////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Jul  5 08:13:45 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13_211;
  wire ddram_a_12_212;
  wire ddram_a_11_213;
  wire ddram_a_10_214;
  wire ddram_a_9_215;
  wire ddram_a_8_216;
  wire ddram_a_7_217;
  wire ddram_a_6_218;
  wire ddram_a_5_219;
  wire ddram_a_4_220;
  wire ddram_a_3_221;
  wire ddram_a_2_222;
  wire ddram_a_1_223;
  wire ddram_a_0_224;
  wire ddram_ba_2_225;
  wire ddram_ba_1_226;
  wire ddram_ba_0_227;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire half_rate_phy_record1_ras_n;
  wire half_rate_phy_record1_we_n;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_585_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_256;
  wire phase_sys2x_257;
  wire wr_data_en_d_258;
  wire half_rate_phy_phase_sys_324;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_391;
  wire \picorv32/mem_valid_460 ;
  wire \picorv32/mem_instr_461 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_840;
  wire xilinxmultiregimpl1_regs1_841;
  wire basesoc_rom_bus_ack_845;
  wire basesoc_sram_bus_ack_846;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_904;
  wire opsis_i2c_scl_drv_reg_905;
  wire opsis_i2c_scl_r_906;
  wire opsis_i2c_sda_r_907;
  wire suart_sink_ready_908;
  wire suart_uart_clk_txen_939;
  wire suart_source_valid_940;
  wire suart_uart_clk_rxen_971;
  wire suart_tx_old_trigger_972;
  wire suart_rx_old_trigger_973;
  wire phase_sys_1006;
  wire dfi_dfi_p1_rddata_valid_1039;
  wire dfi_dfi_p2_rddata_valid_1104;
  wire basesoc_sdram_cmd_payload_cas_1138;
  wire basesoc_sdram_cmd_payload_we_1139;
  wire basesoc_sdram_generator_done_1140;
  wire basesoc_sdram_dfi_p0_rddata_en_1158;
  wire basesoc_sdram_dfi_p1_rddata_en_1176;
  wire basesoc_sdram_dfi_p1_wrdata_en_1177;
  wire basesoc_sdram_bandwidth_cmd_valid_1178;
  wire basesoc_sdram_bandwidth_cmd_ready_1179;
  wire basesoc_sdram_bandwidth_cmd_is_read_1180;
  wire basesoc_sdram_bandwidth_cmd_is_write_1181;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1183;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1185;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1203;
  wire opsis_i2c_slave_addr_re_1220;
  wire xilinxmultiregimpl0_regs0_1249;
  wire xilinxmultiregimpl1_regs0_1250;
  wire basesoc_sdram_dfi_p0_cas_n_1251;
  wire basesoc_sdram_dfi_p0_ras_n_1252;
  wire basesoc_sdram_dfi_p0_we_n_1253;
  wire basesoc_sdram_dfi_p1_cas_n_1254;
  wire basesoc_sdram_dfi_p1_ras_n_1255;
  wire basesoc_sdram_dfi_p1_we_n_1256;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1258;
  wire basesoc_sdram_cmd_payload_ras_1259;
  wire basesoc_interface_we_1266;
  wire opsisi2c_state_FSM_FFd1_1267;
  wire opsisi2c_state_FSM_FFd2_1268;
  wire opsisi2c_state_FSM_FFd3_1269;
  wire opsisi2c_state_FSM_FFd4_1270;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1272;
  wire refresher_state_FSM_FFd1_1273;
  wire bankmachine0_state_FSM_FFd1_1274;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1276;
  wire basesoc_sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1278;
  wire basesoc_sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1280;
  wire basesoc_sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1282;
  wire basesoc_sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1284;
  wire basesoc_sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1286;
  wire basesoc_sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1288;
  wire basesoc_sdram_bankmachine7_row_close;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1301;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1302;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1303;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1304;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1305;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1306;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1307;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1308;
  wire multiplexer_state_FSM_FFd1_1312;
  wire multiplexer_state_FSM_FFd2_1313;
  wire multiplexer_state_FSM_FFd3_1314;
  wire basesoc_sdram_choose_req_cmd_ready;
  wire cache_state_FSM_FFd1_1316;
  wire litedramwishbone2native_state_FSM_FFd1_1317;
  wire basesoc_bus_wishbone_ack_1366;
  wire opsis_i2c_scl_i_1456;
  wire opsis_i2c_sda_i_1457;
  wire opsis_i2c_is_read_1466;
  wire opsis_i2c_data_bit_1467;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975;
  wire basesoc_ctrl_storage_full_31_2149;
  wire basesoc_ctrl_storage_full_30_2150;
  wire basesoc_ctrl_storage_full_29_2151;
  wire basesoc_ctrl_storage_full_27_2152;
  wire basesoc_ctrl_storage_full_26_2153;
  wire basesoc_ctrl_storage_full_24_2154;
  wire basesoc_ctrl_storage_full_23_2155;
  wire basesoc_ctrl_storage_full_22_2156;
  wire basesoc_ctrl_storage_full_19_2157;
  wire basesoc_ctrl_storage_full_17_2158;
  wire basesoc_ctrl_storage_full_16_2159;
  wire basesoc_ctrl_storage_full_15_2160;
  wire basesoc_ctrl_storage_full_13_2161;
  wire basesoc_ctrl_storage_full_11_2162;
  wire basesoc_ctrl_storage_full_8_2163;
  wire basesoc_ctrl_storage_full_7_2164;
  wire basesoc_ctrl_storage_full_2_2165;
  wire basesoc_ctrl_storage_full_1_2166;
  wire basesoc_ctrl_storage_full_0_2167;
  wire opsis_i2c_fx2_reset_storage_full_2170;
  wire opsisi2c_storage_full_2186;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2197;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2198;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2199;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2200;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2201;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2202;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2212;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2213;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2214;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2215;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2216;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2217;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2227;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2228;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2229;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2230;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2231;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2232;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2242;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2243;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2244;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2245;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2246;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2247;
  wire spiflash_bitbang_en_storage_full_2255;
  wire basesoc_en_storage_full_2256;
  wire basesoc_eventmanager_storage_full_2257;
  wire basesoc_ctrl_storage_full_28_2260;
  wire basesoc_ctrl_storage_full_25_2261;
  wire basesoc_ctrl_storage_full_21_2262;
  wire basesoc_ctrl_storage_full_20_2263;
  wire basesoc_ctrl_storage_full_18_2264;
  wire basesoc_ctrl_storage_full_14_2265;
  wire basesoc_ctrl_storage_full_12_2266;
  wire basesoc_ctrl_storage_full_10_2267;
  wire basesoc_ctrl_storage_full_9_2268;
  wire basesoc_ctrl_storage_full_6_2269;
  wire basesoc_ctrl_storage_full_5_2270;
  wire basesoc_ctrl_storage_full_4_2271;
  wire basesoc_ctrl_storage_full_3_2272;
  wire basesoc_zero_pending_2273;
  wire opsis_i2c_data_drv_2274;
  wire suart_tx_busy_2275;
  wire suart_tx_2276;
  wire suart_rx_busy_2277;
  wire suart_tx_pending_2278;
  wire suart_rx_pending_2279;
  wire suart_tx_fifo_readable_2280;
  wire suart_rx_fifo_readable_2281;
  wire spiflash_dq_oe_2282;
  wire spiflash_cs_n_2283;
  wire spiflash_bus_ack_2284;
  wire basesoc_sdram_bankmachine0_row_opened_2285;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2286;
  wire basesoc_sdram_bankmachine0_trccon_ready_2288;
  wire basesoc_sdram_bankmachine0_trascon_ready_2289;
  wire basesoc_sdram_bankmachine1_row_opened_2290;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2291;
  wire basesoc_sdram_bankmachine1_trccon_ready_2293;
  wire basesoc_sdram_bankmachine1_trascon_ready_2294;
  wire basesoc_sdram_bankmachine2_row_opened_2295;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2296;
  wire basesoc_sdram_bankmachine2_trccon_ready_2298;
  wire basesoc_sdram_bankmachine2_trascon_ready_2299;
  wire basesoc_sdram_bankmachine3_row_opened_2300;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2301;
  wire basesoc_sdram_bankmachine3_trccon_ready_2303;
  wire basesoc_sdram_bankmachine3_trascon_ready_2304;
  wire basesoc_sdram_bankmachine4_row_opened_2305;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2306;
  wire basesoc_sdram_bankmachine4_trccon_ready_2308;
  wire basesoc_sdram_bankmachine4_trascon_ready_2309;
  wire basesoc_sdram_bankmachine5_row_opened_2310;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2311;
  wire basesoc_sdram_bankmachine5_trccon_ready_2313;
  wire basesoc_sdram_bankmachine5_trascon_ready_2314;
  wire basesoc_sdram_bankmachine6_row_opened_2315;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2316;
  wire basesoc_sdram_bankmachine6_trccon_ready_2318;
  wire basesoc_sdram_bankmachine6_trascon_ready_2319;
  wire basesoc_sdram_bankmachine7_row_opened_2320;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2321;
  wire basesoc_sdram_bankmachine7_trccon_ready_2323;
  wire basesoc_sdram_bankmachine7_trascon_ready_2324;
  wire basesoc_sdram_trrdcon_count_2332;
  wire basesoc_sdram_trrdcon_ready_2333;
  wire basesoc_sdram_twtrcon_ready_2334;
  wire basesoc_grant_2335;
  wire opsis_i2c_samp_count_2_2366;
  wire basesoc_sdram_bandwidth_counter_22_2367;
  wire basesoc_sdram_bandwidth_counter_21_2368;
  wire basesoc_sdram_bandwidth_counter_20_2369;
  wire basesoc_sdram_bandwidth_counter_19_2370;
  wire basesoc_sdram_bandwidth_counter_18_2371;
  wire basesoc_sdram_bandwidth_counter_17_2372;
  wire basesoc_sdram_bandwidth_counter_16_2373;
  wire basesoc_sdram_bandwidth_counter_15_2374;
  wire basesoc_sdram_bandwidth_counter_14_2375;
  wire basesoc_sdram_bandwidth_counter_13_2376;
  wire basesoc_sdram_bandwidth_counter_12_2377;
  wire basesoc_sdram_bandwidth_counter_11_2378;
  wire basesoc_sdram_bandwidth_counter_10_2379;
  wire basesoc_sdram_bandwidth_counter_9_2380;
  wire basesoc_sdram_bandwidth_counter_8_2381;
  wire basesoc_sdram_bandwidth_counter_7_2382;
  wire basesoc_sdram_bandwidth_counter_6_2383;
  wire basesoc_sdram_bandwidth_counter_5_2384;
  wire basesoc_sdram_bandwidth_counter_4_2385;
  wire basesoc_sdram_bandwidth_counter_3_2386;
  wire basesoc_sdram_bandwidth_counter_2_2387;
  wire basesoc_sdram_bandwidth_counter_23_2388;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2397;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2398;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2399;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2400;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2401;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2402;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2403;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2404;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2405;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2406;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2407;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2408;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2409;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2410;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2411;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2412;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2413;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2414;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2415;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2416;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2417;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2418;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2419;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2420;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2437;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2438;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2439;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2440;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2441;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2442;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2443;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2444;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2445;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2446;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2447;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2448;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2449;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2450;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2451;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2452;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2453;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2454;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2455;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2456;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2457;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2458;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2459;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2460;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2477;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2478;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2479;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2480;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2481;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2482;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2483;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2484;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2485;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2486;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2487;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2488;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2489;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2490;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2491;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2492;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2493;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2494;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2495;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2496;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2497;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2498;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2499;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2500;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2517;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2518;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2519;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2520;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2521;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2522;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2523;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2524;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2525;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2526;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2527;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2528;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2529;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2530;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2531;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2532;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2533;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2534;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2535;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2536;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2537;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2538;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2539;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2540;
  wire basesoc_load_storage_full_31_2549;
  wire basesoc_load_storage_full_30_2550;
  wire basesoc_load_storage_full_29_2551;
  wire basesoc_load_storage_full_28_2552;
  wire basesoc_load_storage_full_27_2553;
  wire basesoc_load_storage_full_26_2554;
  wire basesoc_load_storage_full_25_2555;
  wire basesoc_load_storage_full_24_2556;
  wire basesoc_load_storage_full_23_2557;
  wire basesoc_load_storage_full_22_2558;
  wire basesoc_load_storage_full_21_2559;
  wire basesoc_load_storage_full_20_2560;
  wire basesoc_load_storage_full_19_2561;
  wire basesoc_load_storage_full_18_2562;
  wire basesoc_load_storage_full_17_2563;
  wire basesoc_load_storage_full_16_2564;
  wire basesoc_load_storage_full_15_2565;
  wire basesoc_load_storage_full_14_2566;
  wire basesoc_load_storage_full_13_2567;
  wire basesoc_load_storage_full_12_2568;
  wire basesoc_load_storage_full_11_2569;
  wire basesoc_load_storage_full_10_2570;
  wire basesoc_load_storage_full_9_2571;
  wire basesoc_load_storage_full_8_2572;
  wire basesoc_reload_storage_full_31_2581;
  wire basesoc_reload_storage_full_30_2582;
  wire basesoc_reload_storage_full_29_2583;
  wire basesoc_reload_storage_full_28_2584;
  wire basesoc_reload_storage_full_27_2585;
  wire basesoc_reload_storage_full_26_2586;
  wire basesoc_reload_storage_full_25_2587;
  wire basesoc_reload_storage_full_24_2588;
  wire basesoc_reload_storage_full_23_2589;
  wire basesoc_reload_storage_full_22_2590;
  wire basesoc_reload_storage_full_21_2591;
  wire basesoc_reload_storage_full_20_2592;
  wire basesoc_reload_storage_full_19_2593;
  wire basesoc_reload_storage_full_18_2594;
  wire basesoc_reload_storage_full_17_2595;
  wire basesoc_reload_storage_full_16_2596;
  wire basesoc_reload_storage_full_15_2597;
  wire basesoc_reload_storage_full_14_2598;
  wire basesoc_reload_storage_full_13_2599;
  wire basesoc_reload_storage_full_12_2600;
  wire basesoc_reload_storage_full_11_2601;
  wire basesoc_reload_storage_full_10_2602;
  wire basesoc_reload_storage_full_9_2603;
  wire basesoc_reload_storage_full_8_2604;
  wire xilinxasyncresetsynchronizerimpl1;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire phase_sel_INV_38_o;
  wire _n10231;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_ack;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o;
  wire basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o;
  wire basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire _n6869;
  wire basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire _n6844;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire _n6873;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire _n7236;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire _n7191;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire _n6784;
  wire basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o;
  wire basesoc_sdram_choose_req_ce;
  wire array_muxed13;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire basesoc_write_from_slave;
  wire litedramwishbone2native_state_FSM_FFd2_2988;
  wire litedramwishbone2native_state_FSM_FFd3_2989;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1649_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2592_o ;
  wire spiflash4x_clk_OBUF_2999;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3016;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_739_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_750_o;
  wire suart_sink_valid_suart_sink_ready_AND_997_o;
  wire suart_rx_trigger;
  wire basesoc_sdram_bankmachine0_row_open;
  wire basesoc_sdram_bankmachine1_row_open;
  wire basesoc_sdram_bankmachine2_row_open;
  wire basesoc_sdram_bankmachine3_row_open;
  wire basesoc_sdram_bankmachine4_row_open;
  wire basesoc_sdram_bankmachine5_row_open;
  wire basesoc_sdram_bankmachine6_row_open;
  wire basesoc_sdram_bankmachine7_row_open;
  wire GND_1_o_GND_1_o_MUX_749_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ;
  wire front_panel_done;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1615_o;
  wire _n10302;
  wire _n10320;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ;
  wire rhs_array_muxed47;
  wire basesoc_picorv32_mem_ready;
  wire sys_rst_INV_584_o_3386;
  wire _n10243;
  wire _n10249;
  wire _n10255;
  wire _n10261;
  wire _n10267;
  wire _n10273;
  wire _n10279;
  wire _n10285;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ;
  wire suart_rx_clear;
  wire _n12368;
  wire _n12374;
  wire _n12386;
  wire _n12404;
  wire _n12422;
  wire _n12458;
  wire _n12437;
  wire _n124491_FRB_3417;
  wire _n123711_FRB_3418;
  wire _n12461;
  wire \spiflash_i1[1]_PWR_1_o_equal_1719_o ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_sdram_phaseinjector2_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re_3533;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n6556;
  wire _n6563;
  wire _n6819;
  wire _n6589;
  wire _n6549;
  wire _n7159;
  wire _n6578;
  wire _n6723;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire _n6883;
  wire array_muxed17_INV_394_o;
  wire array_muxed18_INV_395_o;
  wire array_muxed19_INV_396_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o;
  wire array_muxed10_INV_391_o_3576;
  wire array_muxed11_INV_392_o_3577;
  wire array_muxed12_INV_393_o_3578;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ;
  wire \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ;
  wire _n10005;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1728_o ;
  wire \spiflash_counter[7]_PWR_1_o_equal_1731_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1726_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1727_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3641;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3714;
  wire pwled_OBUF_3715;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ;
  wire GND_1_o_GND_1_o_MUX_738_o;
  wire n0012;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ;
  wire basesoc_zero_trigger_INV_289_o;
  wire suart_tx_fifo_do_read;
  wire basesoc_sdram_timer_done;
  wire opsis_i2c_data_drv_stop;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire basesoc_sdram_read_available;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_730_o ;
  wire n0176;
  wire n0197;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_790_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_791_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ;
  wire n2279;
  wire n0518;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire n0693;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire n0780;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire n1041;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire n1128;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_max_time1;
  wire basesoc_done;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire basesoc_port_cmd_ready;
  wire _n10438_inv;
  wire _n10393_inv_3878;
  wire _n10466_inv;
  wire _n10478_inv;
  wire _n10978_inv;
  wire _n10988_inv;
  wire _n10998_inv;
  wire _n11008_inv;
  wire _n11018_inv;
  wire _n11028_inv;
  wire _n11038_inv;
  wire _n11048_inv;
  wire _n11060_inv;
  wire _n11076_inv_3890;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire _n10387_inv;
  wire spiflash_oe_inv;
  wire _n10409_inv;
  wire opsisi2c_sda_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10397_inv;
  wire _n10666_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In2 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3908 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3913;
  wire front_panel_switches_inv;
  wire _n11068_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2016_inv_3993;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire _n10375_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10381_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10412_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10417_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n10445_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>3 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>8 ;
  wire _n10452_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10489_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10494_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10496_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10507_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire _n10512_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10514_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire _n10530_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10525_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n10532_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n10550_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire _n10543_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire _n10548_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10561_inv;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire _n10566_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10568_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire _n10579_inv;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<3>15 ;
  wire _n10586_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10584_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10597_inv;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire \Result<3>16 ;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire _n10602_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire _n10604_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire _n10620_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10615_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10638_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire _n10622_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10624_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10632_inv;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire basesoc_wait_inv_4406;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire write_ctrl;
  wire write_ctrl1_4474;
  wire write_ctrl2_4475;
  wire write_ctrl3_4476;
  wire write_ctrl4_4477;
  wire write_ctrl5_4478;
  wire write_ctrl6_4479;
  wire write_ctrl7_4480;
  wire write_ctrl8_4481;
  wire write_ctrl9_4482;
  wire write_ctrl10_4483;
  wire write_ctrl11_4484;
  wire write_ctrl12_4485;
  wire write_ctrl13_4486;
  wire write_ctrl14_4487;
  wire write_ctrl15_4488;
  wire write_ctrl16_4489;
  wire write_ctrl17_4490;
  wire write_ctrl18_4491;
  wire write_ctrl19_4492;
  wire write_ctrl20_4493;
  wire write_ctrl21_4494;
  wire write_ctrl22_4495;
  wire write_ctrl23_4496;
  wire write_ctrl24_4497;
  wire write_ctrl25_4498;
  wire write_ctrl26_4499;
  wire write_ctrl27_4500;
  wire write_ctrl28_4501;
  wire write_ctrl29_4502;
  wire write_ctrl30_4503;
  wire write_ctrl31_4504;
  wire write_ctrl32_4505;
  wire write_ctrl33_4506;
  wire write_ctrl34_4507;
  wire write_ctrl35_4508;
  wire write_ctrl36_4509;
  wire write_ctrl37_4510;
  wire write_ctrl38_4511;
  wire write_ctrl39_4512;
  wire write_ctrl40_4513;
  wire write_ctrl41_4514;
  wire write_ctrl42_4515;
  wire write_ctrl43_4516;
  wire write_ctrl44_4517;
  wire write_ctrl45_4518;
  wire write_ctrl46_4519;
  wire write_ctrl47_4520;
  wire write_ctrl48_4521;
  wire write_ctrl49_4522;
  wire write_ctrl50_4523;
  wire write_ctrl51_4524;
  wire write_ctrl52_4525;
  wire write_ctrl53_4526;
  wire write_ctrl54_4527;
  wire write_ctrl55_4528;
  wire write_ctrl56_4529;
  wire write_ctrl57_4530;
  wire write_ctrl58_4531;
  wire write_ctrl59_4532;
  wire write_ctrl60_4533;
  wire write_ctrl61_4534;
  wire write_ctrl62_4535;
  wire write_ctrl63_4536;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_5049;
  wire inst_LPM_FF_2_5050;
  wire inst_LPM_FF_1_5051;
  wire inst_LPM_FF_0_5052;
  wire Result2;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_5057;
  wire cache_state_FSM_FFd2_5058;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_5062;
  wire bankmachine2_state_FSM_FFd2_5063;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_5067;
  wire bankmachine0_state_FSM_FFd2_5068;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_5072;
  wire bankmachine1_state_FSM_FFd2_5073;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_5077;
  wire bankmachine5_state_FSM_FFd2_5078;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_5082;
  wire bankmachine3_state_FSM_FFd2_5083;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_5087;
  wire bankmachine4_state_FSM_FFd2_5088;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_5092;
  wire bankmachine6_state_FSM_FFd2_5093;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_5097;
  wire bankmachine7_state_FSM_FFd2_5098;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5101 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5103 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5123 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5125 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ;
  wire basesoc_sdram_choose_req_grant_SF90;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5144;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5145 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5147 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5149 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5151 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5153 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5155 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5157 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5159 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5161 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5163 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5165 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5167 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5169 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5171 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5173 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5175 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5177 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5179 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5181 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5183 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5185 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5187 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5189 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5191 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5193 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5195 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5197 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5199 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5201 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5203 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5205 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ;
  wire \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5307 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5308 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5309 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5310 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5311 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5312 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5313 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5314 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5315 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5316 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5317 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5318 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5319 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5320 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5321 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5322 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5323 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5324 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5325 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5326 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5327 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5328 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5329 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5330 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5331 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5332 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5333 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5334 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5335 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5336 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5337 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5338 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5339 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5340 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5341 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5342 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5343 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5344 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5345 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5346 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5347 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5348 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5349 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5350 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5351 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5352 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5353 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5354 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5355 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5356 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5357 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5358 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5359 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5360 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5361 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5362 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5363 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5364 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5365 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5366 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5367 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5368 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5369 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5370 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5371 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5372 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5373 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5374 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5375 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5376 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5377 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5378 ;
  wire \Madd_n6126_lut[2] ;
  wire \Madd_n6126_lut[4] ;
  wire \Madd_n6126_lut[5] ;
  wire \Madd_n6126_lut[7] ;
  wire \Madd_n6126_lut[9] ;
  wire \Madd_n6126_lut[10] ;
  wire \Madd_n6126_lut[11] ;
  wire \Madd_n6126_lut[12] ;
  wire \Madd_n6126_lut[13] ;
  wire \Madd_n6126_lut[14] ;
  wire \Madd_n6126_lut[15] ;
  wire \Madd_n6126_lut[17] ;
  wire \Madd_n6126_lut[18] ;
  wire \Madd_n6126_lut[20] ;
  wire \Madd_n6126_lut[23] ;
  wire \Madd_n6130_lut[2] ;
  wire \Madd_n6130_lut[4] ;
  wire \Madd_n6130_lut[5] ;
  wire \Madd_n6130_lut[7] ;
  wire \Madd_n6130_lut[9] ;
  wire \Madd_n6130_lut[10] ;
  wire \Madd_n6130_lut[11] ;
  wire \Madd_n6130_lut[12] ;
  wire \Madd_n6130_lut[13] ;
  wire \Madd_n6130_lut[14] ;
  wire \Madd_n6130_lut[15] ;
  wire \Madd_n6130_lut[17] ;
  wire \Madd_n6130_lut[18] ;
  wire \Madd_n6130_lut[20] ;
  wire \Madd_n6130_lut[23] ;
  wire Mmux__n10005_4_5469;
  wire Mmux__n10005_3_5470;
  wire basesoc_done_mmx_out31;
  wire basesoc_done_mmx_out30;
  wire basesoc_done_mmx_out29;
  wire basesoc_done_mmx_out28;
  wire basesoc_done_mmx_out27;
  wire basesoc_done_mmx_out26;
  wire basesoc_done_mmx_out25;
  wire basesoc_done_mmx_out24;
  wire basesoc_done_mmx_out23;
  wire basesoc_done_mmx_out22;
  wire basesoc_done_mmx_out21;
  wire basesoc_done_mmx_out20;
  wire basesoc_done_mmx_out19;
  wire basesoc_done_mmx_out18;
  wire basesoc_done_mmx_out17;
  wire basesoc_done_mmx_out16;
  wire basesoc_done_mmx_out15;
  wire basesoc_done_mmx_out14;
  wire basesoc_done_mmx_out13;
  wire basesoc_done_mmx_out12;
  wire basesoc_done_mmx_out11;
  wire basesoc_done_mmx_out10;
  wire basesoc_done_mmx_out9;
  wire basesoc_done_mmx_out8;
  wire basesoc_done_mmx_out7;
  wire basesoc_done_mmx_out6;
  wire basesoc_done_mmx_out5;
  wire basesoc_done_mmx_out4;
  wire basesoc_done_mmx_out3;
  wire basesoc_done_mmx_out2;
  wire basesoc_done_mmx_out1;
  wire basesoc_done_mmx_out;
  wire opsis_i2c_samp_carry_5503;
  wire spiflash_clk_5504;
  wire opsis_i2c_samp_count_1_5505;
  wire mux101_8_5531;
  wire mux101_133_5532;
  wire mux101_132_5533;
  wire mux101_125_5534;
  wire mux101_71_5535;
  wire mux101_131_5536;
  wire mux101_124_5537;
  wire mux101_123_5538;
  wire mux101_113_5539;
  wire mux101_7_5540;
  wire mux101_13_5541;
  wire mux101_122_5542;
  wire mux101_121_5543;
  wire mux101_112_5544;
  wire mux101_6_5545;
  wire mux101_12_5546;
  wire mux101_111_5547;
  wire mux101_11_5548;
  wire mux101_10_5549;
  wire mux100_8_5550;
  wire mux100_133_5551;
  wire mux100_132_5552;
  wire mux100_125_5553;
  wire mux100_71_5554;
  wire mux100_131_5555;
  wire mux100_124_5556;
  wire mux100_123_5557;
  wire mux100_113_5558;
  wire mux100_7_5559;
  wire mux100_13_5560;
  wire mux100_122_5561;
  wire mux100_121_5562;
  wire mux100_112_5563;
  wire mux100_6_5564;
  wire mux100_12_5565;
  wire mux100_111_5566;
  wire mux100_11_5567;
  wire mux100_10_5568;
  wire mux102_8_5569;
  wire mux102_133_5570;
  wire mux102_132_5571;
  wire mux102_125_5572;
  wire mux102_71_5573;
  wire mux102_131_5574;
  wire mux102_124_5575;
  wire mux102_123_5576;
  wire mux102_113_5577;
  wire mux102_7_5578;
  wire mux102_13_5579;
  wire mux102_122_5580;
  wire mux102_121_5581;
  wire mux102_112_5582;
  wire mux102_6_5583;
  wire mux102_12_5584;
  wire mux102_111_5585;
  wire mux102_11_5586;
  wire mux102_10_5587;
  wire mux103_8_5588;
  wire mux103_133_5589;
  wire mux103_132_5590;
  wire mux103_125_5591;
  wire mux103_71_5592;
  wire mux103_131_5593;
  wire mux103_124_5594;
  wire mux103_123_5595;
  wire mux103_113_5596;
  wire mux103_7_5597;
  wire mux103_13_5598;
  wire mux103_122_5599;
  wire mux103_121_5600;
  wire mux103_112_5601;
  wire mux103_6_5602;
  wire mux103_12_5603;
  wire mux103_111_5604;
  wire mux103_11_5605;
  wire mux103_10_5606;
  wire mux106_133_5607;
  wire mux106_132_5608;
  wire mux106_125_5609;
  wire mux106_71_5610;
  wire mux106_131_5611;
  wire mux106_124_5612;
  wire mux106_123_5613;
  wire mux106_112_5614;
  wire mux106_13_5615;
  wire mux106_122_5616;
  wire mux106_121_5617;
  wire mux106_111_5618;
  wire mux106_6_5619;
  wire mux106_10_f7_5620;
  wire mux106_12_5621;
  wire mux106_11_5622;
  wire \basesoc_interface_adr<2>1 ;
  wire mux104_8_5624;
  wire mux104_133_5625;
  wire mux104_132_5626;
  wire mux104_125_5627;
  wire mux104_71_5628;
  wire mux104_131_5629;
  wire mux104_124_5630;
  wire mux104_123_5631;
  wire mux104_113_5632;
  wire mux104_7_5633;
  wire mux104_13_5634;
  wire mux104_122_5635;
  wire mux104_121_5636;
  wire mux104_112_5637;
  wire mux104_6_5638;
  wire mux104_12_5639;
  wire mux104_111_5640;
  wire mux104_11_5641;
  wire mux104_10_5642;
  wire mux105_8_5643;
  wire mux105_133_5644;
  wire mux105_132_5645;
  wire mux105_125_5646;
  wire mux105_71_5647;
  wire mux105_131_5648;
  wire mux105_124_5649;
  wire mux105_123_5650;
  wire mux105_113_5651;
  wire mux105_13_5652;
  wire mux105_122_5653;
  wire mux105_121_5654;
  wire mux105_112_5655;
  wire mux105_12_5656;
  wire mux105_111_5657;
  wire mux105_11_5658;
  wire mux105_10_5659;
  wire mux107_14_5660;
  wire mux107_133_5661;
  wire mux107_132_5662;
  wire mux107_125_5663;
  wire mux107_71_5664;
  wire mux107_131_5665;
  wire mux107_124_5666;
  wire mux107_123_5667;
  wire mux107_112_5668;
  wire mux107_13_5669;
  wire mux107_122_5670;
  wire mux107_121_5671;
  wire mux107_111_5672;
  wire mux107_6_5673;
  wire mux107_10_f7_5674;
  wire mux107_12_5675;
  wire mux107_11_5676;
  wire \basesoc_interface_adr<2>11_5677 ;
  wire inst_LPM_MUX1_4_f7_5820;
  wire inst_LPM_MUX1_6_5821;
  wire inst_LPM_MUX1_51_5822;
  wire inst_LPM_MUX1_3_f7_5823;
  wire inst_LPM_MUX1_5_5824;
  wire inst_LPM_MUX1_4_5825;
  wire inst_LPM_MUX_4_f7_5826;
  wire inst_LPM_MUX_6_5827;
  wire inst_LPM_MUX_51_5828;
  wire inst_LPM_MUX_3_f7_5829;
  wire inst_LPM_MUX_5_5830;
  wire inst_LPM_MUX_4_5831;
  wire inst_LPM_MUX2_4_f7_5832;
  wire inst_LPM_MUX2_6_5833;
  wire inst_LPM_MUX2_51_5834;
  wire inst_LPM_MUX2_3_f7_5835;
  wire inst_LPM_MUX2_5_5836;
  wire inst_LPM_MUX2_4_5837;
  wire inst_LPM_MUX3_4_f7_5838;
  wire inst_LPM_MUX3_6_5839;
  wire inst_LPM_MUX3_51_5840;
  wire inst_LPM_MUX3_3_f7_5841;
  wire inst_LPM_MUX3_5_5842;
  wire inst_LPM_MUX3_4_5843;
  wire inst_LPM_MUX6_4_f7_5844;
  wire inst_LPM_MUX6_6_5845;
  wire inst_LPM_MUX6_51_5846;
  wire inst_LPM_MUX6_3_f7_5847;
  wire inst_LPM_MUX6_5_5848;
  wire inst_LPM_MUX6_4_5849;
  wire inst_LPM_MUX4_4_f7_5850;
  wire inst_LPM_MUX4_6_5851;
  wire inst_LPM_MUX4_51_5852;
  wire inst_LPM_MUX4_3_f7_5853;
  wire inst_LPM_MUX4_5_5854;
  wire inst_LPM_MUX4_4_5855;
  wire inst_LPM_MUX5_4_f7_5856;
  wire inst_LPM_MUX5_6_5857;
  wire inst_LPM_MUX5_51_5858;
  wire inst_LPM_MUX5_3_f7_5859;
  wire inst_LPM_MUX5_5_5860;
  wire inst_LPM_MUX5_4_5861;
  wire inst_LPM_MUX7_4_f7_5862;
  wire inst_LPM_MUX7_6_5863;
  wire inst_LPM_MUX7_51_5864;
  wire inst_LPM_MUX7_3_f7_5865;
  wire inst_LPM_MUX7_5_5866;
  wire inst_LPM_MUX7_4_5867;
  wire inst_LPM_MUX8_4_f7_5868;
  wire inst_LPM_MUX8_6_5869;
  wire inst_LPM_MUX8_51_5870;
  wire inst_LPM_MUX8_3_f7_5871;
  wire inst_LPM_MUX8_5_5872;
  wire inst_LPM_MUX8_4_5873;
  wire inst_LPM_MUX11_4_f7_5874;
  wire inst_LPM_MUX11_6_5875;
  wire inst_LPM_MUX11_51_5876;
  wire inst_LPM_MUX11_3_f7_5877;
  wire inst_LPM_MUX11_5_5878;
  wire inst_LPM_MUX11_4_5879;
  wire inst_LPM_MUX9_4_f7_5880;
  wire inst_LPM_MUX9_6_5881;
  wire inst_LPM_MUX9_51_5882;
  wire inst_LPM_MUX9_3_f7_5883;
  wire inst_LPM_MUX9_5_5884;
  wire inst_LPM_MUX9_4_5885;
  wire inst_LPM_MUX10_4_f7_5886;
  wire inst_LPM_MUX10_6_5887;
  wire inst_LPM_MUX10_51_5888;
  wire inst_LPM_MUX10_3_f7_5889;
  wire inst_LPM_MUX10_5_5890;
  wire inst_LPM_MUX10_4_5891;
  wire inst_LPM_MUX12_4_f7_5892;
  wire inst_LPM_MUX12_6_5893;
  wire inst_LPM_MUX12_51_5894;
  wire inst_LPM_MUX12_3_f7_5895;
  wire inst_LPM_MUX12_5_5896;
  wire inst_LPM_MUX12_4_5897;
  wire inst_LPM_MUX13_4_f7_5898;
  wire inst_LPM_MUX13_6_5899;
  wire inst_LPM_MUX13_51_5900;
  wire inst_LPM_MUX13_3_f7_5901;
  wire inst_LPM_MUX13_5_5902;
  wire inst_LPM_MUX13_4_5903;
  wire inst_LPM_MUX16_4_f7_5904;
  wire inst_LPM_MUX16_6_5905;
  wire inst_LPM_MUX16_51_5906;
  wire inst_LPM_MUX16_3_f7_5907;
  wire inst_LPM_MUX16_5_5908;
  wire inst_LPM_MUX16_4_5909;
  wire inst_LPM_MUX14_4_f7_5910;
  wire inst_LPM_MUX14_6_5911;
  wire inst_LPM_MUX14_51_5912;
  wire inst_LPM_MUX14_3_f7_5913;
  wire inst_LPM_MUX14_5_5914;
  wire inst_LPM_MUX14_4_5915;
  wire inst_LPM_MUX15_4_f7_5916;
  wire inst_LPM_MUX15_6_5917;
  wire inst_LPM_MUX15_51_5918;
  wire inst_LPM_MUX15_3_f7_5919;
  wire inst_LPM_MUX15_5_5920;
  wire inst_LPM_MUX15_4_5921;
  wire inst_LPM_MUX17_4_f7_5922;
  wire inst_LPM_MUX17_6_5923;
  wire inst_LPM_MUX17_51_5924;
  wire inst_LPM_MUX17_3_f7_5925;
  wire inst_LPM_MUX17_5_5926;
  wire inst_LPM_MUX17_4_5927;
  wire inst_LPM_MUX18_4_f7_5928;
  wire inst_LPM_MUX18_6_5929;
  wire inst_LPM_MUX18_51_5930;
  wire inst_LPM_MUX18_3_f7_5931;
  wire inst_LPM_MUX18_5_5932;
  wire inst_LPM_MUX18_4_5933;
  wire inst_LPM_MUX21_4_f7_5934;
  wire inst_LPM_MUX21_6_5935;
  wire inst_LPM_MUX21_51_5936;
  wire inst_LPM_MUX21_3_f7_5937;
  wire inst_LPM_MUX21_5_5938;
  wire inst_LPM_MUX21_4_5939;
  wire inst_LPM_MUX19_4_f7_5940;
  wire inst_LPM_MUX19_6_5941;
  wire inst_LPM_MUX19_51_5942;
  wire inst_LPM_MUX19_3_f7_5943;
  wire inst_LPM_MUX19_5_5944;
  wire inst_LPM_MUX19_4_5945;
  wire inst_LPM_MUX20_4_f7_5946;
  wire inst_LPM_MUX20_6_5947;
  wire inst_LPM_MUX20_51_5948;
  wire inst_LPM_MUX20_3_f7_5949;
  wire inst_LPM_MUX20_5_5950;
  wire inst_LPM_MUX20_4_5951;
  wire inst_LPM_MUX22_4_f7_5952;
  wire inst_LPM_MUX22_6_5953;
  wire inst_LPM_MUX22_51_5954;
  wire inst_LPM_MUX22_3_f7_5955;
  wire inst_LPM_MUX22_5_5956;
  wire inst_LPM_MUX22_4_5957;
  wire inst_LPM_MUX23_4_f7_5958;
  wire inst_LPM_MUX23_6_5959;
  wire inst_LPM_MUX23_51_5960;
  wire inst_LPM_MUX23_3_f7_5961;
  wire inst_LPM_MUX23_5_5962;
  wire inst_LPM_MUX23_4_5963;
  wire inst_LPM_MUX26_4_f7_5964;
  wire inst_LPM_MUX26_6_5965;
  wire inst_LPM_MUX26_51_5966;
  wire inst_LPM_MUX26_3_f7_5967;
  wire inst_LPM_MUX26_5_5968;
  wire inst_LPM_MUX26_4_5969;
  wire inst_LPM_MUX24_4_f7_5970;
  wire inst_LPM_MUX24_6_5971;
  wire inst_LPM_MUX24_51_5972;
  wire inst_LPM_MUX24_3_f7_5973;
  wire inst_LPM_MUX24_5_5974;
  wire inst_LPM_MUX24_4_5975;
  wire inst_LPM_MUX25_4_f7_5976;
  wire inst_LPM_MUX25_6_5977;
  wire inst_LPM_MUX25_51_5978;
  wire inst_LPM_MUX25_3_f7_5979;
  wire inst_LPM_MUX25_5_5980;
  wire inst_LPM_MUX25_4_5981;
  wire inst_LPM_MUX27_4_f7_5982;
  wire inst_LPM_MUX27_6_5983;
  wire inst_LPM_MUX27_51_5984;
  wire inst_LPM_MUX27_3_f7_5985;
  wire inst_LPM_MUX27_5_5986;
  wire inst_LPM_MUX27_4_5987;
  wire inst_LPM_MUX28_4_f7_5988;
  wire inst_LPM_MUX28_6_5989;
  wire inst_LPM_MUX28_51_5990;
  wire inst_LPM_MUX28_3_f7_5991;
  wire inst_LPM_MUX28_5_5992;
  wire inst_LPM_MUX28_4_5993;
  wire inst_LPM_MUX29_4_f7_5994;
  wire inst_LPM_MUX29_6_5995;
  wire inst_LPM_MUX29_51_5996;
  wire inst_LPM_MUX29_3_f7_5997;
  wire inst_LPM_MUX29_5_5998;
  wire inst_LPM_MUX29_4_5999;
  wire inst_LPM_MUX30_4_f7_6000;
  wire inst_LPM_MUX30_6_6001;
  wire inst_LPM_MUX30_51_6002;
  wire inst_LPM_MUX30_3_f7_6003;
  wire inst_LPM_MUX30_5_6004;
  wire inst_LPM_MUX30_4_6005;
  wire inst_LPM_MUX31_4_f7_6006;
  wire inst_LPM_MUX31_6_6007;
  wire inst_LPM_MUX31_51_6008;
  wire inst_LPM_MUX31_3_f7_6009;
  wire inst_LPM_MUX31_5_6010;
  wire inst_LPM_MUX31_4_6011;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6012 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6013 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6014 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6015 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6016 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6017 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6018 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6019 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6020 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6021 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6022 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6023 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6024 ;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027;
  wire _n124161;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ;
  wire _n123771;
  wire basesoc_port_cmd_ready2_6032;
  wire _n124191;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6034 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6035 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 ;
  wire basesoc_port_cmd_ready12;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6039;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6040;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6041;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6042;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6043;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6044;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6045;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6046;
  wire basesoc_port_cmd_ready3_6047;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048;
  wire _n123861_6049;
  wire _n123801;
  wire _n123831;
  wire GND_1_o_GND_1_o_MUX_749_o1_6052;
  wire basesoc_port_cmd_ready14_6053;
  wire basesoc_zero_clear11_FRB_6054;
  wire _n123741_6055;
  wire _n124281;
  wire _n123681_6057;
  wire _n124162;
  wire \_n12395<5>1 ;
  wire basesoc_port_cmd_ready131;
  wire Mmux_GND_1_o_GND_1_o_MUX_738_o11;
  wire \n0778<3>1 ;
  wire \n0865<3>1 ;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_port_cmd_ready4;
  wire \Mmux_basesoc_data_port_dat_w<0>111_6066 ;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1;
  wire suart_rx_clear11_FRB_6068;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT511 ;
  wire array_muxed17_INV_394_o2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT311 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT312 ;
  wire \Mmux_basesoc_data_port_dat_w<0>113 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ;
  wire basesoc_port_cmd_ready32_6080;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6085;
  wire \picorv32/cpu_state_FSM_FFd5-In11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ;
  wire \picorv32/out191_6088 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ;
  wire \picorv32/cpu_state_FSM_FFd7-In21_6090 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ;
  wire \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o12 ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ;
  wire \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o11 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o1 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_6100 ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 ;
  wire \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>3 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_6105 ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_6106 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ;
  wire \picorv32/Mmux_mem_rdata_word111 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 ;
  wire \picorv32/cpu_state_FSM_FFd6-In1_6112 ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ;
  wire \picorv32/Mmux_mem_rdata_word110 ;
  wire \picorv32/_n1579<4>1_6115 ;
  wire \picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ;
  wire \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 ;
  wire \picorv32/Mcompar_alu_lts_lutdi14_6252 ;
  wire \picorv32/Mcompar_alu_lts_lutdi13_6255 ;
  wire \picorv32/Mcompar_alu_lts_lutdi12_6258 ;
  wire \picorv32/Mcompar_alu_lts_lutdi11_6261 ;
  wire \picorv32/Mcompar_alu_lts_lutdi10_6264 ;
  wire \picorv32/Mcompar_alu_lts_lutdi9_6267 ;
  wire \picorv32/Mcompar_alu_lts_lutdi8_6270 ;
  wire \picorv32/Mcompar_alu_lts_lutdi7_6273 ;
  wire \picorv32/Mcompar_alu_lts_lutdi6_6276 ;
  wire \picorv32/Mcompar_alu_lts_lutdi5_6279 ;
  wire \picorv32/Mcompar_alu_lts_lutdi4_6282 ;
  wire \picorv32/Mcompar_alu_lts_lutdi3_6285 ;
  wire \picorv32/Mcompar_alu_lts_lutdi2_6288 ;
  wire \picorv32/Mcompar_alu_lts_lutdi1_6291 ;
  wire \picorv32/Mcompar_alu_lts_lutdi_6294 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi14_6319 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi13_6322 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi12_6325 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi11_6328 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi10_6331 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi9_6334 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi8_6337 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi7_6340 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi6_6343 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi5_6346 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi4_6349 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi3_6352 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi2_6355 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi1_6358 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi_6361 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>_6393 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_6395 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_6397 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_6399 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_6401 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_6403 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_6405 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_6407 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_6409 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_6411 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_6413 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_6415 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_6417 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_6419 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_6421 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_6423 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_6425 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_6427 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_6429 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_6431 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_6433 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_6435 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_6437 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_6439 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_6441 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_6443 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_6445 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_6447 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_6449 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_6451 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1> ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_6453 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_6517 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_6518 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_6519 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_6520 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_6521 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_6522 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_6523 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_6524 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_6525 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_6526 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_6527 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_6528 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_6529 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_6530 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_6531 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_6532 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_6533 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_6534 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_6535 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_6536 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_6537 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_6538 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_6539 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_6540 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_6541 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_6542 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_6543 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_6544 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_6545 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2> ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_6547 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_6548 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_6549 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_6550 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_6551 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_6552 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_6553 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_6554 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_6555 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_6556 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_6557 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_6558 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_6559 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_6560 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_6561 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_6562 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_6563 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_6564 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_6565 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_6566 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_6567 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_6568 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_6569 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_6570 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_6571 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_6572 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_6573 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_6574 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_6575 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_6576 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_6577 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_6578 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_6579 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_6580 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_6581 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_6582 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_6583 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_6584 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_6585 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_6586 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_6587 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_6588 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_6589 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_6590 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_6591 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_6592 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_6593 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_6594 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_6595 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_6596 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_6597 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_6598 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_6599 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_6600 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_6601 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_6602 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_6603 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_6604 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_6605 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_6606 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_6607 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_6608 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_6609 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_6610 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_6611 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_6612 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_6613 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_6614 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_6615 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_6616 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_6617 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_6618 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_6619 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_6620 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_6621 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_6622 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_6623 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_6624 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_6625 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_6626 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_6627 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_6628 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_6629 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_6630 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_6631 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_6632 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_6633 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_6634 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_6635 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_6636 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_6637 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_6638 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_6639 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_6640 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_6641 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_6642 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_6643 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_6644 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_6645 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_6646 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_6647 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_6648 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_6649 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_6650 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_6651 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_6652 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_6653 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_6654 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_6655 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_6656 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_6657 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_6658 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_6659 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_6660 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_6661 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_6662 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_6663 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_6664 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_6665 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_6666 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_6667 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_6668 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_6669 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_6670 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_6672 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_6673 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_6674 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_6675 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_6676 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_6677 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_6678 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_6679 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_6680 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_6681 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_6682 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_6683 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_6684 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_6685 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_6686 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_6687 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_6688 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_6689 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_6690 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_6691 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_6692 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_6693 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_6694 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_6695 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_6696 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_6697 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_6698 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_6699 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_6700 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_6701 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_6702 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_6703 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_6704 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_6705 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_6706 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_6707 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_6708 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_6709 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_6710 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_6711 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_6712 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_6713 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_6714 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_6715 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_6716 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_6717 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_6718 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_6719 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_6720 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_6721 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_6722 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_6723 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_6724 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_6725 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_6726 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_6727 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_6728 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_6729 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_6730 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_6731 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_6732 ;
  wire \picorv32/irq_state_FSM_FFd1-In ;
  wire \picorv32/irq_state_FSM_FFd2-In ;
  wire \picorv32/Result<63>1 ;
  wire \picorv32/Result<62>1 ;
  wire \picorv32/Result<61>1 ;
  wire \picorv32/Result<60>1 ;
  wire \picorv32/Result<59>1 ;
  wire \picorv32/Result<58>1 ;
  wire \picorv32/Result<57>1 ;
  wire \picorv32/Result<56>1 ;
  wire \picorv32/Result<55>1 ;
  wire \picorv32/Result<54>1 ;
  wire \picorv32/Result<53>1 ;
  wire \picorv32/Result<52>1 ;
  wire \picorv32/Result<51>1 ;
  wire \picorv32/Result<50>1 ;
  wire \picorv32/Result<49>1 ;
  wire \picorv32/Result<48>1 ;
  wire \picorv32/Result<47>1 ;
  wire \picorv32/Result<46>1 ;
  wire \picorv32/Result<45>1 ;
  wire \picorv32/Result<44>1 ;
  wire \picorv32/Result<43>1 ;
  wire \picorv32/Result<42>1 ;
  wire \picorv32/Result<41>1 ;
  wire \picorv32/Result<40>1 ;
  wire \picorv32/Result<39>1 ;
  wire \picorv32/Result<38>1 ;
  wire \picorv32/Result<37>1 ;
  wire \picorv32/Result<36>1 ;
  wire \picorv32/Result<35>1 ;
  wire \picorv32/Result<34>1 ;
  wire \picorv32/Result<33>1 ;
  wire \picorv32/Result<32>1 ;
  wire \picorv32/Result<31>1 ;
  wire \picorv32/Result<30>1 ;
  wire \picorv32/Result<29>1 ;
  wire \picorv32/Result<28>1 ;
  wire \picorv32/Result<27>1 ;
  wire \picorv32/Result<26>1 ;
  wire \picorv32/Result<25>1 ;
  wire \picorv32/Result<24>1 ;
  wire \picorv32/Result<23>1 ;
  wire \picorv32/Result<22>1 ;
  wire \picorv32/Result<21>1 ;
  wire \picorv32/Result<20>1 ;
  wire \picorv32/Result<19>1 ;
  wire \picorv32/Result<18>1 ;
  wire \picorv32/Result<17>1 ;
  wire \picorv32/Result<16>1 ;
  wire \picorv32/Result<15>1 ;
  wire \picorv32/Result<14>1 ;
  wire \picorv32/Result<13>1 ;
  wire \picorv32/Result<12>1 ;
  wire \picorv32/Result<11>1 ;
  wire \picorv32/Result<10>1 ;
  wire \picorv32/Result<9>1 ;
  wire \picorv32/Result<8>1 ;
  wire \picorv32/Result<7>1 ;
  wire \picorv32/Result<6>1 ;
  wire \picorv32/Result<5>1 ;
  wire \picorv32/Result<4>1 ;
  wire \picorv32/Result<3>2 ;
  wire \picorv32/Result<2>2 ;
  wire \picorv32/Result<1>2 ;
  wire \picorv32/Result<0>2 ;
  wire \picorv32/Result<3>1 ;
  wire \picorv32/Result<2>1 ;
  wire \picorv32/Result<1>1 ;
  wire \picorv32/Result<0>1 ;
  wire \picorv32/resetn_pcpi_int_wait_AND_1199_o_inv ;
  wire \picorv32/reg_op1_1_6868 ;
  wire \picorv32/reg_op1_0_6869 ;
  wire \picorv32/cpu_state_FSM_FFd1-In_6870 ;
  wire \picorv32/cpu_state_FSM_FFd2-In_6871 ;
  wire \picorv32/cpu_state_FSM_FFd3-In_6872 ;
  wire \picorv32/cpu_state_FSM_FFd4-In ;
  wire \picorv32/cpu_state_FSM_FFd5-In_6874 ;
  wire \picorv32/cpu_state_FSM_FFd6-In ;
  wire \picorv32/cpu_state_FSM_FFd6-In2_6876 ;
  wire \picorv32/cpu_state_FSM_FFd7-In2 ;
  wire \picorv32/cpu_state_FSM_FFd6-In3_6878 ;
  wire \picorv32/cpu_state_FSM_FFd6-In411 ;
  wire \picorv32/cpu_state_FSM_FFd2-In21_6880 ;
  wire \picorv32/_n1401_inv_6881 ;
  wire \picorv32/resetn_trap_OR_625_o_inv ;
  wire \picorv32/_n1444_inv ;
  wire \picorv32/_n1496_inv ;
  wire \picorv32/_n1331_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable16 ;
  wire \picorv32/_n1491_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable14 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable12 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable10 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable ;
  wire \picorv32/_n1327_inv_6892 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0>_0_0 ;
  wire \picorv32/_n1603 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_689_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_690_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1142_o ;
  wire \picorv32/PWR_11_o_instr_jalr_equal_277_o ;
  wire \picorv32/instr_lbu_reduce_or_156_o ;
  wire \picorv32/instr_sltiu_reduce_or_155_o ;
  wire \picorv32/instr_slti_reduce_or_154_o ;
  wire \picorv32/PWR_11_o_instr_lui_equal_276_o ;
  wire \picorv32/instr_lui_reduce_or_152_o ;
  wire \picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31> ;
  wire \picorv32/_n1273 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/GND_2_o_GND_2_o_equal_501_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1173_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o_7076 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1175_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1176_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1144_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_1170_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1115_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5> ;
  wire \picorv32/alu_eq ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1140_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1180_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1129_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1128_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1127_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1126_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1125_o ;
  wire \picorv32/instr_jalr_is_alu_reg_imm_OR_733_o ;
  wire \picorv32/mem_xfer_mem_state[1]_OR_615_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ;
  wire \picorv32/instr_lui_reduce_or_153_o ;
  wire \picorv32/mem_state[1]_mem_valid_Mux_54_o ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0> ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1> ;
  wire \picorv32/reg_op2_0_7180 ;
  wire \picorv32/reg_op2_1_7181 ;
  wire \picorv32/reg_op2_2_7182 ;
  wire \picorv32/reg_op2_3_7183 ;
  wire \picorv32/reg_op2_4_7184 ;
  wire \picorv32/reg_op2_5_7185 ;
  wire \picorv32/reg_op2_6_7186 ;
  wire \picorv32/reg_op2_7_7187 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<0> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<12>_7224 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<13>_7225 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<14>_7226 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<15>_7227 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<16>_7228 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<17>_7229 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<18>_7230 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<19>_7231 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<31> ;
  wire \picorv32/_n1463 ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> ;
  wire \picorv32/cpu_state[7]_irq_active_Select_559_o ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_574_o ;
  wire \picorv32/cpu_state[7]_latched_is_lh_Select_572_o ;
  wire \picorv32/cpu_state[7]_latched_is_lu_Select_570_o ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o ;
  wire \picorv32/cpu_state[7]_latched_stalu_Select_566_o ;
  wire \picorv32/_n2185_7284 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_2017_o ;
  wire \picorv32/alu_out_0_7318 ;
  wire \picorv32/n0568 ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_160_o ;
  wire \picorv32/cpu_state[7]_cpu_state[7]_MUX_2512_o ;
  wire \picorv32/mem_do_prefetch_mem_done_OR_805_o ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_MUX_2501_o ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o ;
  wire \picorv32/GND_2_o_GND_2_o_MUX_2476_o ;
  wire \picorv32/_n1709 ;
  wire \picorv32/mem_do_rinst_mem_done_AND_1112_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ;
  wire \picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<0> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<1> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<2> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<3> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<4> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<5> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<6> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<7> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<8> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<9> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<10> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<11> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<12> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<13> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<14> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<15> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<16> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<17> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<18> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<19> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<20> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<21> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<22> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<23> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<24> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<25> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<26> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<27> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<28> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<29> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<30> ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<31> ;
  wire \picorv32/timer[31]_reduce_or_376_o ;
  wire \picorv32/PWR_11_o_instr_ori_equal_331_o ;
  wire \picorv32/PWR_11_o_instr_xori_equal_330_o ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ;
  wire \picorv32/_n1595 ;
  wire \picorv32/PWR_11_o_instr_slli_equal_508_o ;
  wire \picorv32/decoded_rs2[5]_reduce_or_357_o ;
  wire \picorv32/decoded_rs1[5]_reduce_or_354_o ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_755_o ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<1> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<12> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<13> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<14> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<15> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<16> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<17> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<18> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<19> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<31> ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1150_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1154_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1164_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1152_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1162_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1156_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1185_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1132_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1131_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1130_o ;
  wire \picorv32/latched_store_latched_branch_AND_1192_o ;
  wire \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_757_o ;
  wire \picorv32/irq_pending[31]_reduce_or_407_o ;
  wire \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ;
  wire \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ;
  wire \picorv32/PWR_11_o_PWR_11_o_OR_793_o ;
  wire \picorv32/mem_xfer ;
  wire \picorv32/resetn_latched_rd[5]_AND_1195_o ;
  wire \picorv32/mem_la_write ;
  wire \picorv32/reg_op2_8_7661 ;
  wire \picorv32/reg_op2_9_7662 ;
  wire \picorv32/reg_op2_10_7663 ;
  wire \picorv32/reg_op2_11_7664 ;
  wire \picorv32/reg_op2_12_7665 ;
  wire \picorv32/reg_op2_13_7666 ;
  wire \picorv32/reg_op2_14_7667 ;
  wire \picorv32/reg_op2_15_7668 ;
  wire \picorv32/reg_op2_16_7669 ;
  wire \picorv32/reg_op2_17_7670 ;
  wire \picorv32/reg_op2_18_7671 ;
  wire \picorv32/reg_op2_19_7672 ;
  wire \picorv32/reg_op2_20_7673 ;
  wire \picorv32/reg_op2_21_7674 ;
  wire \picorv32/reg_op2_22_7675 ;
  wire \picorv32/reg_op2_23_7676 ;
  wire \picorv32/reg_op2_24_7677 ;
  wire \picorv32/reg_op2_25_7678 ;
  wire \picorv32/reg_op2_26_7679 ;
  wire \picorv32/reg_op2_27_7680 ;
  wire \picorv32/reg_op2_28_7681 ;
  wire \picorv32/reg_op2_29_7682 ;
  wire \picorv32/reg_op2_30_7683 ;
  wire \picorv32/reg_op2_31_7684 ;
  wire \picorv32/reg_op1_2_7685 ;
  wire \picorv32/reg_op1_3_7686 ;
  wire \picorv32/reg_op1_4_7687 ;
  wire \picorv32/reg_op1_5_7688 ;
  wire \picorv32/reg_op1_6_7689 ;
  wire \picorv32/reg_op1_7_7690 ;
  wire \picorv32/reg_op1_8_7691 ;
  wire \picorv32/reg_op1_9_7692 ;
  wire \picorv32/reg_op1_10_7693 ;
  wire \picorv32/reg_op1_11_7694 ;
  wire \picorv32/reg_op1_12_7695 ;
  wire \picorv32/reg_op1_13_7696 ;
  wire \picorv32/reg_op1_14_7697 ;
  wire \picorv32/reg_op1_15_7698 ;
  wire \picorv32/reg_op1_16_7699 ;
  wire \picorv32/reg_op1_17_7700 ;
  wire \picorv32/reg_op1_18_7701 ;
  wire \picorv32/reg_op1_19_7702 ;
  wire \picorv32/reg_op1_20_7703 ;
  wire \picorv32/reg_op1_21_7704 ;
  wire \picorv32/reg_op1_22_7705 ;
  wire \picorv32/reg_op1_23_7706 ;
  wire \picorv32/reg_op1_24_7707 ;
  wire \picorv32/reg_op1_25_7708 ;
  wire \picorv32/reg_op1_26_7709 ;
  wire \picorv32/reg_op1_27_7710 ;
  wire \picorv32/reg_op1_28_7711 ;
  wire \picorv32/reg_op1_29_7712 ;
  wire \picorv32/reg_op1_30_7713 ;
  wire \picorv32/reg_op1_31_7714 ;
  wire \picorv32/is_alu_reg_imm_7715 ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_7716 ;
  wire \picorv32/instr_jalr_7717 ;
  wire \picorv32/instr_lw_7718 ;
  wire \picorv32/instr_lhu_7719 ;
  wire \picorv32/instr_lbu_7720 ;
  wire \picorv32/instr_sltu_7721 ;
  wire \picorv32/instr_bltu_7722 ;
  wire \picorv32/instr_sltiu_7723 ;
  wire \picorv32/instr_slt_7724 ;
  wire \picorv32/instr_blt_7725 ;
  wire \picorv32/instr_slti_7726 ;
  wire \picorv32/instr_jal_7727 ;
  wire \picorv32/instr_auipc_7728 ;
  wire \picorv32/instr_lui_7729 ;
  wire \picorv32/instr_rdinstrh_7730 ;
  wire \picorv32/instr_rdinstr_7731 ;
  wire \picorv32/instr_rdcycleh_7732 ;
  wire \picorv32/instr_rdcycle_7733 ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<0> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<1> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<2> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<3> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<4> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<5> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<6> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<7> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<8> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<9> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<10> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<11> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<12> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<13> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<14> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<15> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<16> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<17> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<18> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<19> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<20> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<21> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<22> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<23> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<24> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<25> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<26> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<27> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<28> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<29> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<30> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<31> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<0> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<1> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<2> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<3> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<4> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<5> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<6> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<7> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<8> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<9> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<10> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<11> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<12> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<13> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<14> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<15> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<16> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<17> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<18> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<19> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<20> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<21> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<22> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<23> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<24> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<25> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<26> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<27> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<28> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<29> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<30> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<31> ;
  wire \picorv32/cpu_state_FSM_FFd1_7798 ;
  wire \picorv32/cpu_state_FSM_FFd2_7799 ;
  wire \picorv32/cpu_state_FSM_FFd3_7800 ;
  wire \picorv32/cpu_state_FSM_FFd4_7801 ;
  wire \picorv32/cpu_state_FSM_FFd5_7802 ;
  wire \picorv32/cpu_state_FSM_FFd6_7803 ;
  wire \picorv32/cpu_state_FSM_FFd7_7804 ;
  wire \picorv32/mem_do_rinst_7805 ;
  wire \picorv32/mem_do_prefetch_7841 ;
  wire \picorv32/irq_delay_7842 ;
  wire \picorv32/pcpi_valid_7843 ;
  wire \picorv32/instr_and_8002 ;
  wire \picorv32/instr_or_8003 ;
  wire \picorv32/instr_sra_8004 ;
  wire \picorv32/instr_srl_8005 ;
  wire \picorv32/instr_xor_8006 ;
  wire \picorv32/instr_sll_8007 ;
  wire \picorv32/instr_sub_8008 ;
  wire \picorv32/instr_add_8009 ;
  wire \picorv32/instr_andi_8010 ;
  wire \picorv32/instr_ori_8011 ;
  wire \picorv32/instr_xori_8012 ;
  wire \picorv32/instr_addi_8013 ;
  wire \picorv32/instr_bgeu_8014 ;
  wire \picorv32/instr_bge_8015 ;
  wire \picorv32/instr_bne_8016 ;
  wire \picorv32/instr_beq_8017 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ;
  wire \picorv32/is_sll_srl_sra_8055 ;
  wire \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ;
  wire \picorv32/is_slli_srli_srai_8057 ;
  wire \picorv32/instr_timer_8058 ;
  wire \picorv32/instr_maskirq_8059 ;
  wire \picorv32/instr_setq_8060 ;
  wire \picorv32/instr_getq_8061 ;
  wire \picorv32/instr_ecall_ebreak_8062 ;
  wire \picorv32/instr_srai_8063 ;
  wire \picorv32/instr_srli_8064 ;
  wire \picorv32/instr_slli_8065 ;
  wire \picorv32/instr_sw_8066 ;
  wire \picorv32/instr_sh_8067 ;
  wire \picorv32/instr_sb_8068 ;
  wire \picorv32/instr_lh_8069 ;
  wire \picorv32/instr_lb_8070 ;
  wire \picorv32/pcpi_insn[0] ;
  wire \picorv32/pcpi_insn[1] ;
  wire \picorv32/pcpi_insn[2] ;
  wire \picorv32/pcpi_insn[3] ;
  wire \picorv32/pcpi_insn[4] ;
  wire \picorv32/pcpi_insn[5] ;
  wire \picorv32/pcpi_insn[6] ;
  wire \picorv32/pcpi_insn[12] ;
  wire \picorv32/pcpi_insn[13] ;
  wire \picorv32/pcpi_insn[14] ;
  wire \picorv32/pcpi_insn[25] ;
  wire \picorv32/pcpi_insn[26] ;
  wire \picorv32/pcpi_insn[27] ;
  wire \picorv32/pcpi_insn[28] ;
  wire \picorv32/pcpi_insn[29] ;
  wire \picorv32/pcpi_insn[30] ;
  wire \picorv32/pcpi_insn[31] ;
  wire \picorv32/is_alu_reg_reg_8119 ;
  wire \picorv32/is_sb_sh_sw_8120 ;
  wire \picorv32/instr_waitirq_8121 ;
  wire \picorv32/instr_retirq_8122 ;
  wire \picorv32/irq_state_FSM_FFd1_8123 ;
  wire \picorv32/irq_state_FSM_FFd2_8124 ;
  wire \picorv32/mem_do_wdata_8125 ;
  wire \picorv32/mem_do_rdata_8126 ;
  wire \picorv32/irq_active_8127 ;
  wire \picorv32/latched_is_lb_8128 ;
  wire \picorv32/latched_is_lh_8129 ;
  wire \picorv32/latched_is_lu_8130 ;
  wire \picorv32/latched_branch_8131 ;
  wire \picorv32/latched_stalu_8132 ;
  wire \picorv32/latched_store_8133 ;
  wire \picorv32/do_waitirq_8134 ;
  wire \picorv32/decoder_pseudo_trigger_8135 ;
  wire \picorv32/pcpi_timeout_8200 ;
  wire \picorv32/trap_8201 ;
  wire \picorv32/is_compare_8202 ;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ;
  wire \picorv32/decoder_trigger_8209 ;
  wire \picorv32/is_lbu_lhu_lw_8279 ;
  wire \picorv32/is_sltiu_bltu_sltu_8280 ;
  wire \picorv32/is_slti_blt_slt_8281 ;
  wire \picorv32/is_lui_auipc_jal_8282 ;
  wire \picorv32/pcpi_div/pcpi_ready_8315 ;
  wire \picorv32/pcpi_div/pcpi_wait_8316 ;
  wire \picorv32/pcpi_mul/pcpi_wr_8349 ;
  wire \picorv32/pcpi_mul/pcpi_wait_8350 ;
  wire \picorv32/mem_rdata_word[7] ;
  wire \picorv32/mem_rdata_word[15] ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>21 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter6 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter5 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter4 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter3 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter2 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter1 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0108_lut<0>1_8435 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0109_lut<0>1_8439 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0107_lut<0>1_8443 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0110_lut<0>1_8447 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0111_lut<0>1_8451 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0113_lut<0>1_8455 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0114_lut<0>1_8459 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0112_lut<0>1_8463 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0115_lut<0>1_8467 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0116_lut<0>1_8471 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0118_lut<0>1_8475 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0119_lut<0>1_8479 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0117_lut<0>1_8483 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0120_lut<0>1_8487 ;
  wire \picorv32/pcpi_mul/Madd_n0121_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>1_8490 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv ;
  wire \picorv32/pcpi_mul/instr_any_mulh ;
  wire \picorv32/pcpi_mul/instr_any_mul ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ;
  wire \picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1757_o ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ;
  wire \picorv32/pcpi_mul/_n0331 ;
  wire \picorv32/pcpi_mul/instr_mulhu_8710 ;
  wire \picorv32/pcpi_mul/instr_mulhsu_8711 ;
  wire \picorv32/pcpi_mul/instr_mulh_8712 ;
  wire \picorv32/pcpi_mul/instr_mul_8713 ;
  wire \picorv32/pcpi_mul/mul_waiting_8714 ;
  wire \picorv32/pcpi_mul/rdx[60] ;
  wire \picorv32/pcpi_mul/rdx[56] ;
  wire \picorv32/pcpi_mul/rdx[52] ;
  wire \picorv32/pcpi_mul/rdx[48] ;
  wire \picorv32/pcpi_mul/rdx[44] ;
  wire \picorv32/pcpi_mul/rdx[40] ;
  wire \picorv32/pcpi_mul/rdx[36] ;
  wire \picorv32/pcpi_mul/rdx[32] ;
  wire \picorv32/pcpi_mul/rdx[28] ;
  wire \picorv32/pcpi_mul/rdx[24] ;
  wire \picorv32/pcpi_mul/rdx[20] ;
  wire \picorv32/pcpi_mul/rdx[16] ;
  wire \picorv32/pcpi_mul/rdx[12] ;
  wire \picorv32/pcpi_mul/rdx[8] ;
  wire \picorv32/pcpi_mul/rdx[4] ;
  wire \picorv32/pcpi_mul/mul_finish_8923 ;
  wire \picorv32/pcpi_mul/pcpi_wait_q_8924 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_8925 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_8926 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_8927 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_8928 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_8929 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_8930 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_8931 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_8932 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_8933 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_8934 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_8935 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_8936 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_8937 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_8938 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_8939 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_8940 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_8941 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_8942 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_8943 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_8944 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_8945 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_8946 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_8947 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_8948 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_8949 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_8950 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_8951 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_8952 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_8953 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_8954 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_8955 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_8956 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_8957 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_8958 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_8959 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_8960 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_8961 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_8962 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_8963 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_8964 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_8965 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_8966 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_8967 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_8968 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_8969 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_8970 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_8971 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_8972 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_8973 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_8974 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_8975 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_8976 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_8977 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_8978 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_8979 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_8980 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_8981 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_8982 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_8983 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_8984 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_8985 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_8986 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_8987 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_8988 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_8989 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_8990 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_8991 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_8992 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_8993 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_8994 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_8995 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_8996 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_8997 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_8998 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_8999 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_9000 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_9001 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_9002 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_9003 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_9004 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_9005 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_9006 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_9007 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_9008 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_9009 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_9010 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_9011 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_9012 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_9013 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_9014 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_9015 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_9016 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_9017 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_9018 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_9019 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_9020 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_9021 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_9022 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_9023 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_9024 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_9025 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_9026 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_9027 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_9028 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_9029 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_9030 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_9031 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_9032 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_9033 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_9034 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_9035 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_9036 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_9037 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_9038 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_9039 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_9040 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_9041 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_9042 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_9043 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_9044 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_9045 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_9046 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_9047 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_9048 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_9049 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_9050 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi15_9065 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi14_9068 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi13_9071 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi12_9074 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi11_9077 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi10_9080 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi9_9083 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi8_9086 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi7_9089 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi6_9092 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi5_9095 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi4_9098 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi3_9101 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi2_9104 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi1_9107 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi_9110 ;
  wire \picorv32/pcpi_div/_n0146_inv ;
  wire \picorv32/pcpi_div/_n0151_inv ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv ;
  wire \picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ;
  wire \picorv32/pcpi_div/_n0164_inv ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1894_o ;
  wire \picorv32/pcpi_div/start ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_8_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_7_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_6_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_5_o ;
  wire \picorv32/pcpi_div/_n0137 ;
  wire \picorv32/pcpi_div/instr_remu_9474 ;
  wire \picorv32/pcpi_div/instr_rem_9475 ;
  wire \picorv32/pcpi_div/instr_divu_9476 ;
  wire \picorv32/pcpi_div/instr_div_9477 ;
  wire \picorv32/pcpi_div/running_9478 ;
  wire \picorv32/pcpi_div/outsign_9543 ;
  wire \picorv32/pcpi_div/pcpi_wait_q_9639 ;
  wire \Madd_n6120_cy<0>_inv ;
  wire xilinxasyncresetsynchronizerimpl11_9641;
  wire xilinxasyncresetsynchronizerimpl12_9642;
  wire N1102;
  wire \front_panel_done<25>1_9645 ;
  wire \front_panel_done<25>2_9646 ;
  wire \front_panel_done<25>3_9647 ;
  wire \basesoc_zero_trigger_INV_289_o<31>1_9649 ;
  wire \basesoc_zero_trigger_INV_289_o<31>2_9650 ;
  wire \basesoc_zero_trigger_INV_289_o<31>3_9651 ;
  wire \basesoc_zero_trigger_INV_289_o<31>4_9652 ;
  wire \basesoc_zero_trigger_INV_289_o<31>5_9653 ;
  wire N1104;
  wire basesoc_sdram_read_available1_9655;
  wire basesoc_sdram_read_available2_9656;
  wire basesoc_sdram_write_available1_9657;
  wire basesoc_sdram_write_available2_9658;
  wire \basesoc_done<19>1_9660 ;
  wire \basesoc_done<19>2_9661 ;
  wire N1106;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9664;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9665;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9666;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9667;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9668;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9669;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9670;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9672;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9673;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9674;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9676;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9677;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9678;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9679;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9680;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9681;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9682;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_9684 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_9686 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_9688 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_9690 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9692 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9694 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9696 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9697 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9698 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9700 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9701 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9702 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9704 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9705 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9706 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9708 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9709 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9710 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9712 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9713 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9714 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_9716 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_9718 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9720 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9721 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9722 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9724;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_9726;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_9728 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_9730 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_9732 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_9734 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_9736 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9738 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9740 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9741 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9742 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9744 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9745 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9746 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9748 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9749 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9750 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9752 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9753 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9754 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9756 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9757 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9758 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_9760 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_9762 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9764 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9765 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9766 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed6;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_9768;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_9770;
  wire _n10375_inv1_9771;
  wire _n10375_inv2_9772;
  wire _n10375_inv3_9773;
  wire _n10375_inv4_9774;
  wire _n10375_inv5_9775;
  wire _n10375_inv6_9776;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_9779 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT64_9780 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT65_9781 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_9782;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_9783;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_9784;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_9785;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_9786;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_9787;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_9788;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_9789;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_9790;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_9791;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_9792;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_9793;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_9794;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_9795;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_9796;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_9797;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_9798;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_9799;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_9800;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_9801;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_9802;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_9804 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_9805 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_9807 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9808 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9809 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_9810 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_9811 ;
  wire basesoc_done31_9812;
  wire basesoc_done311_9813;
  wire basesoc_done312_9814;
  wire basesoc_done30;
  wire basesoc_done301_9816;
  wire basesoc_done29;
  wire basesoc_done291_9818;
  wire basesoc_done28;
  wire basesoc_done281_9820;
  wire basesoc_done27;
  wire basesoc_done271_9822;
  wire basesoc_done272_9823;
  wire basesoc_done26;
  wire basesoc_done261_9825;
  wire basesoc_done25;
  wire basesoc_done251_9827;
  wire basesoc_done24_9828;
  wire basesoc_done241_9829;
  wire basesoc_done23_9830;
  wire basesoc_done231_9831;
  wire basesoc_done22_9832;
  wire basesoc_done221_9833;
  wire basesoc_done21_9834;
  wire basesoc_done211_9835;
  wire basesoc_done20;
  wire basesoc_done201_9837;
  wire basesoc_done19;
  wire basesoc_done191_9839;
  wire basesoc_done192_9840;
  wire basesoc_done18;
  wire basesoc_done181_9842;
  wire basesoc_done17;
  wire basesoc_done171_9844;
  wire basesoc_done16;
  wire basesoc_done161_9846;
  wire basesoc_done15;
  wire basesoc_done151_9848;
  wire basesoc_done14;
  wire basesoc_done141_9850;
  wire basesoc_done13_9851;
  wire basesoc_done131_9852;
  wire basesoc_done12_9853;
  wire basesoc_done121_9854;
  wire basesoc_done11_9855;
  wire basesoc_done111_9856;
  wire basesoc_done10;
  wire basesoc_done101_9858;
  wire basesoc_done9;
  wire basesoc_done91_9860;
  wire basesoc_done8;
  wire basesoc_done81_9862;
  wire basesoc_done7;
  wire basesoc_done71_9864;
  wire basesoc_done6;
  wire basesoc_done61_9866;
  wire basesoc_done62_9867;
  wire basesoc_done5;
  wire basesoc_done51_9869;
  wire basesoc_done52_9870;
  wire basesoc_done4;
  wire basesoc_done41_9872;
  wire basesoc_done42_9873;
  wire basesoc_done3;
  wire basesoc_done32_9875;
  wire basesoc_done33_9876;
  wire basesoc_done2;
  wire basesoc_done210;
  wire basesoc_done212_9879;
  wire basesoc_done1;
  wire basesoc_done110;
  wire basesoc_done34_9882;
  wire basesoc_done35_9883;
  wire N1108;
  wire N1110;
  wire N1112;
  wire N1114;
  wire N1116;
  wire N1118;
  wire N1120;
  wire N1122;
  wire N1126;
  wire N1128;
  wire \basesoc_csrcon_dat_r<1>1_9894 ;
  wire \basesoc_csrcon_dat_r<1>2_9895 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_9897 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_9899 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_9901 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_9902 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_9903 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_9905 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_9906 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_9907 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_9909 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_9910 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_9911 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_9913 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_9914 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_9915 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_9917 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_9918 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_9919 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_9921 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_9922 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_9923 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9925 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9928 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9929 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9930 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9931 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9932 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9933 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_9935 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_9936 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_9937 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_9938 ;
  wire N1130;
  wire N1132;
  wire \cache_state_FSM_FFd3-In1_9941 ;
  wire N1134;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_9944 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_9945 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_9946 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_9947 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_9948 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_9950 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_9951 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_9952 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_9953 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_9954 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_9956 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_9957 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_9958 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_9959 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_9960 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_9962 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_9963 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_9964 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_9965 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_9966 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_9968 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_9969 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_9970 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_9971 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_9972 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_9974 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_9975 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_9976 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_9977 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_9978 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_9980 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_9981 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_9982 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_9983 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_9984 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_9986 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In5_9988 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ;
  wire \opsisi2c_state_FSM_FFd4-In11_10062 ;
  wire \opsisi2c_state_FSM_FFd4-In12_10063 ;
  wire \opsisi2c_state_FSM_FFd4-In13_10064 ;
  wire \opsisi2c_state_FSM_FFd1-In31_10065 ;
  wire \opsisi2c_state_FSM_FFd1-In32_10066 ;
  wire \opsisi2c_state_FSM_FFd1-In33_10067 ;
  wire \opsisi2c_state_FSM_FFd1-In34_10068 ;
  wire \opsisi2c_state_FSM_FFd2-In51_10069 ;
  wire \opsisi2c_state_FSM_FFd2-In52_10070 ;
  wire \opsisi2c_state_FSM_FFd2-In53_10071 ;
  wire \opsisi2c_state_FSM_FFd2-In54_10072 ;
  wire basesoc_port_cmd_ready1_10073;
  wire basesoc_port_cmd_ready5_10074;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_10075 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_10076 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1_10077 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_10078 ;
  wire N1136;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_10080 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_10081 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_10082 ;
  wire N1138;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1_10084 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_10085 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_10086 ;
  wire \multiplexer_state_FSM_FFd2-In1_10087 ;
  wire \multiplexer_state_FSM_FFd2-In2_10088 ;
  wire \multiplexer_state_FSM_FFd2-In3_10089 ;
  wire \multiplexer_state_FSM_FFd2-In5_10090 ;
  wire \multiplexer_state_FSM_FFd1-In11_10091 ;
  wire \multiplexer_state_FSM_FFd1-In12_10092 ;
  wire \multiplexer_state_FSM_FFd1-In13_10093 ;
  wire \opsisi2c_state_FSM_FFd3-In31_10094 ;
  wire \opsisi2c_state_FSM_FFd3-In32_10095 ;
  wire N1140;
  wire N1142;
  wire N1144;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o1_10099;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o2_10100;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o3_10101;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o4_10102;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o5_10103;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o6_10104;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o7_10105;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o8_10106;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o9_10107;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N1146;
  wire N1148;
  wire N1150;
  wire N1152;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111_10113 ;
  wire N1154;
  wire \basesoc_csrcon_dat_r<0>1_10115 ;
  wire \basesoc_csrcon_dat_r<0>2_10116 ;
  wire N1156;
  wire N1158;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_10120 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_10121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_10122 ;
  wire N1160;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3111_10124 ;
  wire N1162;
  wire N1164;
  wire N1166;
  wire N1170;
  wire \bankmachine0_state_FSM_FFd3-In1_10129 ;
  wire N1172;
  wire \bankmachine0_state_FSM_FFd1-In1_10131 ;
  wire N1174;
  wire \bankmachine1_state_FSM_FFd3-In1_10133 ;
  wire N1176;
  wire \bankmachine1_state_FSM_FFd1-In1_10135 ;
  wire N1178;
  wire \bankmachine2_state_FSM_FFd3-In1_10137 ;
  wire N1180;
  wire \bankmachine2_state_FSM_FFd1-In1_10139 ;
  wire N1182;
  wire \bankmachine3_state_FSM_FFd3-In1_10141 ;
  wire N1184;
  wire \bankmachine3_state_FSM_FFd1-In1_10143 ;
  wire N1186;
  wire \bankmachine4_state_FSM_FFd3-In1_10145 ;
  wire N1188;
  wire \bankmachine4_state_FSM_FFd1-In1_10147 ;
  wire N1190;
  wire \bankmachine5_state_FSM_FFd3-In1_10149 ;
  wire N1192;
  wire \bankmachine5_state_FSM_FFd1-In1_10151 ;
  wire N1194;
  wire \bankmachine6_state_FSM_FFd3-In1_10153 ;
  wire N1196;
  wire \bankmachine6_state_FSM_FFd1-In1_10155 ;
  wire N1198;
  wire \bankmachine7_state_FSM_FFd3-In1_10157 ;
  wire N1200;
  wire \bankmachine7_state_FSM_FFd1-In1_10159 ;
  wire N1202;
  wire N1208;
  wire N1212;
  wire basesoc_port_cmd_ready41_10163;
  wire basesoc_port_cmd_ready42_10164;
  wire N1214;
  wire N1216;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_10168 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_10169 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_10171 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_10172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_10173 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT44_10174 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_10176 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_10177 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_10178 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_10179 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_10181 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT82_10182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83_10183 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84_10184 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_10186 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT53 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54_10188 ;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_10190;
  wire Mmux_array_muxed2112_10191;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13_10194 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14_10195 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_10196 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_10197 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_10198 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_10199 ;
  wire N1218;
  wire N1220;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_10202 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>2_10203 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_10204 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>2_10205 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_10206 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_10207 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_10208 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_10209 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_10210 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_10211 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_10212 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_10213 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_10214 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_10215 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_10216 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>2_10217 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_10218 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_10219 ;
  wire N1222;
  wire N1224;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o1_10222 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_10223 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_10224 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_10225 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_10226 ;
  wire \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o11 ;
  wire N1228;
  wire \picorv32/cpu_state_FSM_FFd7-In22_10229 ;
  wire \picorv32/cpuregs_wrdata<4>1_10230 ;
  wire \picorv32/cpuregs_wrdata<4>2_10231 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_755_o1_10232 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_755_o2_10233 ;
  wire \picorv32/cpuregs_wrdata<3>1_10234 ;
  wire \picorv32/cpuregs_wrdata<3>2_10235 ;
  wire \picorv32/cpuregs_wrdata<2>1_10236 ;
  wire \picorv32/cpuregs_wrdata<2>2_10237 ;
  wire \picorv32/cpuregs_wrdata<1>1_10238 ;
  wire \picorv32/cpuregs_wrdata<1>2_10239 ;
  wire N1232;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire N1234;
  wire N1242;
  wire N1244;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o1_10245 ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o2_10246 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_10247 ;
  wire \picorv32/cpu_state_FSM_FFd6-In4_10248 ;
  wire \picorv32/cpu_state_FSM_FFd6-In5_10249 ;
  wire \picorv32/cpu_state_FSM_FFd6-In6_10250 ;
  wire \picorv32/cpu_state_FSM_FFd6-In7_10251 ;
  wire \picorv32/cpu_state_FSM_FFd6-In8 ;
  wire \picorv32/cpu_state_FSM_FFd6-In9 ;
  wire N1246;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o1_10255 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o2_10256 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o3 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o4_10258 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o5_10259 ;
  wire N1248;
  wire \picorv32/cpu_state_FSM_FFd4-In1_10261 ;
  wire \picorv32/cpu_state_FSM_FFd4-In2_10262 ;
  wire \picorv32/cpu_state_FSM_FFd4-In3_10263 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_10264 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_10266 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_10268 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_10269 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_10273 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_10274 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_10275 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_10276 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_10277 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_10278 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_10279 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_10280 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_10281 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_10282 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_10283 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_10284 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_10285 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_10286 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_10287 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_10288 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_10289 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_10290 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_10291 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_10292 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_10293 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_10294 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_10295 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_10296 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_10297 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_10298 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_10300 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_10301 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_10302 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_10303 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_10304 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_10305 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_10306 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_10307 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_10308 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_10309 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_10310 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_10311 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2_10312 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_10313 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_10314 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_10315 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_10316 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_10317 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_10318 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2_10319 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_10320 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_10321 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_10322 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_10323 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_10324 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_10325 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2_10326 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_10327 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_10328 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_10329 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_10330 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_10331 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_10332 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4_10333 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_10334 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_10335 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_10336 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_10337 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_10339 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_10340 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_10341 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_10342 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_10343 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_10345 ;
  wire \picorv32/Mmux_mem_rdata_word30 ;
  wire N1250;
  wire N1310;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_10349 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_10350 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_10351 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_10352 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_10353 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_10354 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_10355 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_10356 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_10357 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_10358 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_10359 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_10360 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_10361 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_10362 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_10363 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_10364 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_10365 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_10366 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_10367 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_10368 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_10369 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_10370 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_10371 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_10372 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_10373 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_10374 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_10375 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_10376 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_10377 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_10378 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_10379 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_10380 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_10381 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_10382 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_10383 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_10384 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_10385 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_10386 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_10387 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_10388 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_10389 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_10390 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_10391 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_10392 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_10393 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_10394 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_10395 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_10396 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_10397 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_10398 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_10399 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_10400 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_10401 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_10402 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_10403 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_10404 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_10405 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_10406 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_10407 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_10408 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_10409 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_10411 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_10412 ;
  wire \picorv32/out19 ;
  wire \picorv32/out192_10414 ;
  wire \picorv32/out193_10415 ;
  wire \picorv32/out194_10416 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_10417 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_10418 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_10419 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_10420 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_10421 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_10422 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_10423 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_10424 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_10425 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_10426 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_10427 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_10428 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_10429 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_10430 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_10431 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_10432 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_10433 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_10434 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_10435 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_10436 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_10437 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_10438 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_10439 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_10440 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_10441 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_10442 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_10443 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_10444 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_10445 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_10446 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_10447 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_10448 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_10449 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_10450 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_10451 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_10452 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_10453 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_10454 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_10455 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_10456 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_10457 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_10458 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_10459 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_10460 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_10461 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_10462 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_10463 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_10464 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_10465 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_10466 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_10467 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_10468 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_10469 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_10470 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_10471 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_10472 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_10473 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_10474 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_10475 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_10476 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_10477 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_10478 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_10479 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_10480 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_10481 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_10482 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_10483 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_10484 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_10485 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_10486 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_10487 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_10488 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_10489 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_10490 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_10491 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_10492 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_10493 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_10494 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_10495 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_10496 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_10497 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_10498 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_10499 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_10500 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_10501 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_10502 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_10503 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_10504 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_10505 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_10506 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_10507 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_10508 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_10509 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_10510 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_10511 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_10512 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_10513 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_10514 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_10515 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_10516 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_10517 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_10518 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_10519 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_10520 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_10521 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_10522 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_10523 ;
  wire N1312;
  wire N1314;
  wire N1316;
  wire N1318;
  wire N1320;
  wire N1322;
  wire N1324;
  wire N1326;
  wire N1328;
  wire N1330;
  wire N1332;
  wire N1334;
  wire N1336;
  wire N1338;
  wire N1340;
  wire N1342;
  wire N1344;
  wire N1346;
  wire N1348;
  wire N1350;
  wire N1352;
  wire N1354;
  wire N1356;
  wire N1358;
  wire N1360;
  wire N1362;
  wire N1364;
  wire N1366;
  wire N1368;
  wire N1370;
  wire N1372;
  wire N1374;
  wire N1376;
  wire N1378;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_10559 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_10560 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_10561 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_10562 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_10563 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_10564 ;
  wire N1380;
  wire N1382;
  wire N1384;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_10568 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_10569 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_10570 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_10571 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_10572 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_10573 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_10574 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_10575 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_10576 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_10577 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_10578 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_10579 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_10580 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_10581 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_10582 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_10583 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_10584 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_10585 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_10586 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_10587 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_10588 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_10589 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_10590 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_10591 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_10592 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_10593 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_10594 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_10595 ;
  wire N1386;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_10597 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_10598 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_10599 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_10600 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_10602 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_10603 ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o1_10605 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o12 ;
  wire N1388;
  wire N1406;
  wire \picorv32/out7 ;
  wire \picorv32/out71_10610 ;
  wire \picorv32/out72_10611 ;
  wire \picorv32/out73_10612 ;
  wire \picorv32/out74_10613 ;
  wire \picorv32/out75_10614 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv1_10616 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv2_10617 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv3_10618 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o1_10619 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o2_10620 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o3_10621 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o4_10622 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o7_10623 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv1_10624 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv2_10625 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv3_10626 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o1_10627 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o2_10628 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o3_10629 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o4_10630 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o5_10631 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o6_10632 ;
  wire base50_clk;
  wire N1408;
  wire N1409;
  wire N1410;
  wire N1411;
  wire N1412;
  wire N1413;
  wire basesoc_sdram_cmd_payload_ras_glue_set_10674;
  wire opsis_i2c_data_drv_glue_set_10675;
  wire basesoc_zero_pending_glue_set_10676;
  wire suart_rx_busy_glue_set_10677;
  wire suart_tx_busy_glue_set_10678;
  wire suart_tx_pending_glue_set_10679;
  wire suart_rx_pending_glue_set_10680;
  wire suart_rx_fifo_readable_glue_set_10681;
  wire spiflash_bus_ack_glue_set_10682;
  wire spiflash_dq_oe_glue_set_10683;
  wire spiflash_cs_n_glue_rst_10684;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_10685;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_10686;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_10687;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_10688;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_10689;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_10690;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_10691;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_10692;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_10693;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_10694;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_10695;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_10696;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_10697;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_10698;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_10699;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_10700;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_10701;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_10702;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_10703;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_10704;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_10705;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_10706;
  wire basesoc_sdram_trrdcon_ready_glue_rst_10707;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_10708;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_10709;
  wire basesoc_sdram_twtrcon_ready_glue_rst_10710;
  wire basesoc_grant_glue_set_10711;
  wire suart_tx_fifo_readable_glue_set_10712;
  wire opsis_i2c_sda_drv_reg_glue_set_10713;
  wire suart_tx_glue_rst_10714;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_10715;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_10716;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_10717;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_10718;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_10719;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_10720;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_10721;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_10722;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_10723;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_10724;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_10725;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_10726;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_10727;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_10728;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_10729;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_10730;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_10731;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_10732;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_10733;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_10734;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_10735;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_10736;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_10737;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_10738;
  wire basesoc_sdram_trrdcon_count_glue_set_10739;
  wire basesoc_sdram_time0_0_glue_set_10740;
  wire basesoc_sdram_time0_1_glue_set_10741;
  wire basesoc_sdram_time0_2_glue_set_10742;
  wire basesoc_sdram_time0_3_glue_set_10743;
  wire basesoc_sdram_time0_4_glue_set_10744;
  wire basesoc_sdram_time1_0_glue_set_10745;
  wire basesoc_sdram_time1_1_glue_set_10746;
  wire basesoc_sdram_time1_2_glue_set_10747;
  wire basesoc_sdram_time1_3_glue_set_10748;
  wire \picorv32/pcpi_div/running_glue_set_10749 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_10750 ;
  wire \Madd_n6126_cy<3>_rt_10751 ;
  wire \Madd_n6126_cy<6>_rt_10752 ;
  wire \Madd_n6126_cy<8>_rt_10753 ;
  wire \Madd_n6126_cy<16>_rt_10754 ;
  wire \Madd_n6126_cy<19>_rt_10755 ;
  wire \Madd_n6126_cy<21>_rt_10756 ;
  wire \Madd_n6126_cy<22>_rt_10757 ;
  wire \Madd_n6126_cy<24>_rt_10758 ;
  wire \Madd_n6126_cy<25>_rt_10759 ;
  wire \Madd_n6126_cy<26>_rt_10760 ;
  wire \Madd_n6126_cy<27>_rt_10761 ;
  wire \Madd_n6126_cy<28>_rt_10762 ;
  wire \Madd_n6126_cy<29>_rt_10763 ;
  wire \Madd_n6126_cy<30>_rt_10764 ;
  wire \Madd_n6126_cy<31>_rt_10765 ;
  wire \Madd_n6130_cy<3>_rt_10766 ;
  wire \Madd_n6130_cy<6>_rt_10767 ;
  wire \Madd_n6130_cy<8>_rt_10768 ;
  wire \Madd_n6130_cy<16>_rt_10769 ;
  wire \Madd_n6130_cy<19>_rt_10770 ;
  wire \Madd_n6130_cy<21>_rt_10771 ;
  wire \Madd_n6130_cy<22>_rt_10772 ;
  wire \Madd_n6130_cy<24>_rt_10773 ;
  wire \Madd_n6130_cy<25>_rt_10774 ;
  wire \Madd_n6130_cy<26>_rt_10775 ;
  wire \Madd_n6130_cy<27>_rt_10776 ;
  wire \Madd_n6130_cy<28>_rt_10777 ;
  wire \Madd_n6130_cy<29>_rt_10778 ;
  wire \Madd_n6130_cy<30>_rt_10779 ;
  wire \Madd_n6130_cy<31>_rt_10780 ;
  wire \Madd_n6202_cy<1>_rt_10781 ;
  wire \Madd_n6202_cy<2>_rt_10782 ;
  wire \Madd_n6202_cy<3>_rt_10783 ;
  wire \Madd_n6202_cy<4>_rt_10784 ;
  wire \Madd_n6202_cy<5>_rt_10785 ;
  wire \Madd_n6202_cy<6>_rt_10786 ;
  wire \Madd_n6202_cy<7>_rt_10787 ;
  wire \Madd_n6202_cy<8>_rt_10788 ;
  wire \Madd_n6202_cy<9>_rt_10789 ;
  wire \Madd_n6202_cy<10>_rt_10790 ;
  wire \Madd_n6202_cy<11>_rt_10791 ;
  wire \Madd_n6202_cy<12>_rt_10792 ;
  wire \Madd_n6202_cy<13>_rt_10793 ;
  wire \Madd_n6202_cy<14>_rt_10794 ;
  wire \Madd_n6202_cy<15>_rt_10795 ;
  wire \Madd_n6202_cy<16>_rt_10796 ;
  wire \Madd_n6202_cy<17>_rt_10797 ;
  wire \Madd_n6202_cy<18>_rt_10798 ;
  wire \Madd_n6202_cy<19>_rt_10799 ;
  wire \Madd_n6202_cy<20>_rt_10800 ;
  wire \Madd_n6202_cy<21>_rt_10801 ;
  wire \Madd_n6202_cy<22>_rt_10802 ;
  wire \Madd_n6202_cy<23>_rt_10803 ;
  wire \Mcount_crg_por_cy<0>_rt_10804 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10805 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10806 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10807 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10808 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10809 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10810 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10811 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10812 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10813 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10814 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10815 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10816 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10817 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10818 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10819 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10820 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10821 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10822 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10823 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10824 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10825 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10826 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10827 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10828 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10829 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10830 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10831 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10832 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10833 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10834 ;
  wire \picorv32/Mcount_count_instr_cy<62>_rt_10835 ;
  wire \picorv32/Mcount_count_instr_cy<61>_rt_10836 ;
  wire \picorv32/Mcount_count_instr_cy<60>_rt_10837 ;
  wire \picorv32/Mcount_count_instr_cy<59>_rt_10838 ;
  wire \picorv32/Mcount_count_instr_cy<58>_rt_10839 ;
  wire \picorv32/Mcount_count_instr_cy<57>_rt_10840 ;
  wire \picorv32/Mcount_count_instr_cy<56>_rt_10841 ;
  wire \picorv32/Mcount_count_instr_cy<55>_rt_10842 ;
  wire \picorv32/Mcount_count_instr_cy<54>_rt_10843 ;
  wire \picorv32/Mcount_count_instr_cy<53>_rt_10844 ;
  wire \picorv32/Mcount_count_instr_cy<52>_rt_10845 ;
  wire \picorv32/Mcount_count_instr_cy<51>_rt_10846 ;
  wire \picorv32/Mcount_count_instr_cy<50>_rt_10847 ;
  wire \picorv32/Mcount_count_instr_cy<49>_rt_10848 ;
  wire \picorv32/Mcount_count_instr_cy<48>_rt_10849 ;
  wire \picorv32/Mcount_count_instr_cy<47>_rt_10850 ;
  wire \picorv32/Mcount_count_instr_cy<46>_rt_10851 ;
  wire \picorv32/Mcount_count_instr_cy<45>_rt_10852 ;
  wire \picorv32/Mcount_count_instr_cy<44>_rt_10853 ;
  wire \picorv32/Mcount_count_instr_cy<43>_rt_10854 ;
  wire \picorv32/Mcount_count_instr_cy<42>_rt_10855 ;
  wire \picorv32/Mcount_count_instr_cy<41>_rt_10856 ;
  wire \picorv32/Mcount_count_instr_cy<40>_rt_10857 ;
  wire \picorv32/Mcount_count_instr_cy<39>_rt_10858 ;
  wire \picorv32/Mcount_count_instr_cy<38>_rt_10859 ;
  wire \picorv32/Mcount_count_instr_cy<37>_rt_10860 ;
  wire \picorv32/Mcount_count_instr_cy<36>_rt_10861 ;
  wire \picorv32/Mcount_count_instr_cy<35>_rt_10862 ;
  wire \picorv32/Mcount_count_instr_cy<34>_rt_10863 ;
  wire \picorv32/Mcount_count_instr_cy<33>_rt_10864 ;
  wire \picorv32/Mcount_count_instr_cy<32>_rt_10865 ;
  wire \picorv32/Mcount_count_instr_cy<31>_rt_10866 ;
  wire \picorv32/Mcount_count_instr_cy<30>_rt_10867 ;
  wire \picorv32/Mcount_count_instr_cy<29>_rt_10868 ;
  wire \picorv32/Mcount_count_instr_cy<28>_rt_10869 ;
  wire \picorv32/Mcount_count_instr_cy<27>_rt_10870 ;
  wire \picorv32/Mcount_count_instr_cy<26>_rt_10871 ;
  wire \picorv32/Mcount_count_instr_cy<25>_rt_10872 ;
  wire \picorv32/Mcount_count_instr_cy<24>_rt_10873 ;
  wire \picorv32/Mcount_count_instr_cy<23>_rt_10874 ;
  wire \picorv32/Mcount_count_instr_cy<22>_rt_10875 ;
  wire \picorv32/Mcount_count_instr_cy<21>_rt_10876 ;
  wire \picorv32/Mcount_count_instr_cy<20>_rt_10877 ;
  wire \picorv32/Mcount_count_instr_cy<19>_rt_10878 ;
  wire \picorv32/Mcount_count_instr_cy<18>_rt_10879 ;
  wire \picorv32/Mcount_count_instr_cy<17>_rt_10880 ;
  wire \picorv32/Mcount_count_instr_cy<16>_rt_10881 ;
  wire \picorv32/Mcount_count_instr_cy<15>_rt_10882 ;
  wire \picorv32/Mcount_count_instr_cy<14>_rt_10883 ;
  wire \picorv32/Mcount_count_instr_cy<13>_rt_10884 ;
  wire \picorv32/Mcount_count_instr_cy<12>_rt_10885 ;
  wire \picorv32/Mcount_count_instr_cy<11>_rt_10886 ;
  wire \picorv32/Mcount_count_instr_cy<10>_rt_10887 ;
  wire \picorv32/Mcount_count_instr_cy<9>_rt_10888 ;
  wire \picorv32/Mcount_count_instr_cy<8>_rt_10889 ;
  wire \picorv32/Mcount_count_instr_cy<7>_rt_10890 ;
  wire \picorv32/Mcount_count_instr_cy<6>_rt_10891 ;
  wire \picorv32/Mcount_count_instr_cy<5>_rt_10892 ;
  wire \picorv32/Mcount_count_instr_cy<4>_rt_10893 ;
  wire \picorv32/Mcount_count_instr_cy<3>_rt_10894 ;
  wire \picorv32/Mcount_count_instr_cy<2>_rt_10895 ;
  wire \picorv32/Mcount_count_instr_cy<1>_rt_10896 ;
  wire \picorv32/Mcount_count_cycle_cy<62>_rt_10897 ;
  wire \picorv32/Mcount_count_cycle_cy<61>_rt_10898 ;
  wire \picorv32/Mcount_count_cycle_cy<60>_rt_10899 ;
  wire \picorv32/Mcount_count_cycle_cy<59>_rt_10900 ;
  wire \picorv32/Mcount_count_cycle_cy<58>_rt_10901 ;
  wire \picorv32/Mcount_count_cycle_cy<57>_rt_10902 ;
  wire \picorv32/Mcount_count_cycle_cy<56>_rt_10903 ;
  wire \picorv32/Mcount_count_cycle_cy<55>_rt_10904 ;
  wire \picorv32/Mcount_count_cycle_cy<54>_rt_10905 ;
  wire \picorv32/Mcount_count_cycle_cy<53>_rt_10906 ;
  wire \picorv32/Mcount_count_cycle_cy<52>_rt_10907 ;
  wire \picorv32/Mcount_count_cycle_cy<51>_rt_10908 ;
  wire \picorv32/Mcount_count_cycle_cy<50>_rt_10909 ;
  wire \picorv32/Mcount_count_cycle_cy<49>_rt_10910 ;
  wire \picorv32/Mcount_count_cycle_cy<48>_rt_10911 ;
  wire \picorv32/Mcount_count_cycle_cy<47>_rt_10912 ;
  wire \picorv32/Mcount_count_cycle_cy<46>_rt_10913 ;
  wire \picorv32/Mcount_count_cycle_cy<45>_rt_10914 ;
  wire \picorv32/Mcount_count_cycle_cy<44>_rt_10915 ;
  wire \picorv32/Mcount_count_cycle_cy<43>_rt_10916 ;
  wire \picorv32/Mcount_count_cycle_cy<42>_rt_10917 ;
  wire \picorv32/Mcount_count_cycle_cy<41>_rt_10918 ;
  wire \picorv32/Mcount_count_cycle_cy<40>_rt_10919 ;
  wire \picorv32/Mcount_count_cycle_cy<39>_rt_10920 ;
  wire \picorv32/Mcount_count_cycle_cy<38>_rt_10921 ;
  wire \picorv32/Mcount_count_cycle_cy<37>_rt_10922 ;
  wire \picorv32/Mcount_count_cycle_cy<36>_rt_10923 ;
  wire \picorv32/Mcount_count_cycle_cy<35>_rt_10924 ;
  wire \picorv32/Mcount_count_cycle_cy<34>_rt_10925 ;
  wire \picorv32/Mcount_count_cycle_cy<33>_rt_10926 ;
  wire \picorv32/Mcount_count_cycle_cy<32>_rt_10927 ;
  wire \picorv32/Mcount_count_cycle_cy<31>_rt_10928 ;
  wire \picorv32/Mcount_count_cycle_cy<30>_rt_10929 ;
  wire \picorv32/Mcount_count_cycle_cy<29>_rt_10930 ;
  wire \picorv32/Mcount_count_cycle_cy<28>_rt_10931 ;
  wire \picorv32/Mcount_count_cycle_cy<27>_rt_10932 ;
  wire \picorv32/Mcount_count_cycle_cy<26>_rt_10933 ;
  wire \picorv32/Mcount_count_cycle_cy<25>_rt_10934 ;
  wire \picorv32/Mcount_count_cycle_cy<24>_rt_10935 ;
  wire \picorv32/Mcount_count_cycle_cy<23>_rt_10936 ;
  wire \picorv32/Mcount_count_cycle_cy<22>_rt_10937 ;
  wire \picorv32/Mcount_count_cycle_cy<21>_rt_10938 ;
  wire \picorv32/Mcount_count_cycle_cy<20>_rt_10939 ;
  wire \picorv32/Mcount_count_cycle_cy<19>_rt_10940 ;
  wire \picorv32/Mcount_count_cycle_cy<18>_rt_10941 ;
  wire \picorv32/Mcount_count_cycle_cy<17>_rt_10942 ;
  wire \picorv32/Mcount_count_cycle_cy<16>_rt_10943 ;
  wire \picorv32/Mcount_count_cycle_cy<15>_rt_10944 ;
  wire \picorv32/Mcount_count_cycle_cy<14>_rt_10945 ;
  wire \picorv32/Mcount_count_cycle_cy<13>_rt_10946 ;
  wire \picorv32/Mcount_count_cycle_cy<12>_rt_10947 ;
  wire \picorv32/Mcount_count_cycle_cy<11>_rt_10948 ;
  wire \picorv32/Mcount_count_cycle_cy<10>_rt_10949 ;
  wire \picorv32/Mcount_count_cycle_cy<9>_rt_10950 ;
  wire \picorv32/Mcount_count_cycle_cy<8>_rt_10951 ;
  wire \picorv32/Mcount_count_cycle_cy<7>_rt_10952 ;
  wire \picorv32/Mcount_count_cycle_cy<6>_rt_10953 ;
  wire \picorv32/Mcount_count_cycle_cy<5>_rt_10954 ;
  wire \picorv32/Mcount_count_cycle_cy<4>_rt_10955 ;
  wire \picorv32/Mcount_count_cycle_cy<3>_rt_10956 ;
  wire \picorv32/Mcount_count_cycle_cy<2>_rt_10957 ;
  wire \picorv32/Mcount_count_cycle_cy<1>_rt_10958 ;
  wire \picorv32/_n1579<30>1_10959 ;
  wire \picorv32/_n1579<29>1_10960 ;
  wire \picorv32/_n1579<28>1_10961 ;
  wire \picorv32/_n1579<27>1_10962 ;
  wire \picorv32/_n1579<26>1_10963 ;
  wire \picorv32/_n1579<25>1_10964 ;
  wire \picorv32/_n1579<24>1_10965 ;
  wire \picorv32/_n1579<23>1_10966 ;
  wire \picorv32/_n1579<22>1_10967 ;
  wire \picorv32/_n1579<21>1_10968 ;
  wire \picorv32/_n1579<20>1_10969 ;
  wire \picorv32/_n1579<19>1_10970 ;
  wire \picorv32/_n1579<18>1_10971 ;
  wire \picorv32/_n1579<17>1_10972 ;
  wire \picorv32/_n1579<16>1_10973 ;
  wire \picorv32/_n1579<15>1_10974 ;
  wire \picorv32/_n1579<14>1_10975 ;
  wire \picorv32/_n1579<13>1_10976 ;
  wire \picorv32/_n1579<12>1_10977 ;
  wire \picorv32/_n1579<11>1_10978 ;
  wire \picorv32/_n1579<10>1_10979 ;
  wire \picorv32/_n1579<9>1_10980 ;
  wire \picorv32/_n1579<8>1_10981 ;
  wire \picorv32/_n1579<7>1_10982 ;
  wire \picorv32/_n1579<6>1_10983 ;
  wire \picorv32/_n1579<5>1_10984 ;
  wire \picorv32/_n1579<4>2 ;
  wire \picorv32/_n1579<3>1_10986 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_10987 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_10988 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_10989 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_10990 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_10991 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_10992 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_10993 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_10994 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_10995 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_10996 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_10997 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_10998 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_10999 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_11000 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_11001 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_11002 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_11003 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_11004 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_11005 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_11006 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_11007 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_11008 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_11009 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_11010 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_11011 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_11012 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_11013 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_11014 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_11015 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_11016 ;
  wire \picorv32/Mcount_count_instr_xor<63>_rt_11017 ;
  wire \picorv32/Mcount_count_cycle_xor<63>_rt_11018 ;
  wire \picorv32/_n1579<31>1_11019 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_11020 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_11021 ;
  wire spiflash_clk_rstpot_11022;
  wire basesoc_bus_wishbone_ack_rstpot_11023;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_11024;
  wire opsisi2c_storage_full_rstpot_11025;
  wire basesoc_en_storage_full_rstpot_11026;
  wire spiflash_bitbang_en_storage_full_rstpot_11027;
  wire basesoc_eventmanager_storage_full_rstpot_11028;
  wire opsis_i2c_is_read_rstpot_11029;
  wire opsis_i2c_data_bit_rstpot_11030;
  wire \picorv32/pcpi_valid_rstpot_11031 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_11032 ;
  wire \picorv32/pcpi_mul/mul_waiting_rstpot_11033 ;
  wire basesoc_sram_bus_ack_rstpot_11034;
  wire opsis_i2c_slave_addr_re_rstpot_11035;
  wire basesoc_interface_we_rstpot_11036;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_11037 ;
  wire \picorv32/pcpi_mul/pcpi_wr_rstpot ;
  wire \picorv32/pcpi_div/pcpi_wait_q_rstpot_11039 ;
  wire \picorv32/pcpi_div/pcpi_wait_rstpot_11040 ;
  wire \picorv32/pcpi_div/outsign_rstpot_11041 ;
  wire \picorv32/mem_do_wdata_rstpot_11042 ;
  wire \picorv32/mem_do_rdata_rstpot_11043 ;
  wire \picorv32/mem_do_rinst_rstpot_11044 ;
  wire \picorv32/mem_valid_rstpot1_11045 ;
  wire \picorv32/mem_do_prefetch_rstpot1_11046 ;
  wire \picorv32/mem_instr_rstpot1_11047 ;
  wire N1437;
  wire N1438;
  wire N1439;
  wire N1440;
  wire N1441;
  wire N1442;
  wire N1444;
  wire N1446;
  wire N1448;
  wire N1450;
  wire N1452;
  wire N1457;
  wire N1458;
  wire half_rate_phy_drive_dq_n1_BRB0_11061;
  wire half_rate_phy_record0_cas_n_BRB0_11062;
  wire half_rate_phy_record0_cas_n_BRB1_11063;
  wire half_rate_phy_record0_cas_n_BRB2_11064;
  wire half_rate_phy_record0_cas_n_BRB3_11065;
  wire half_rate_phy_record0_cas_n_BRB4_11066;
  wire half_rate_phy_record0_ras_n_BRB2_11067;
  wire half_rate_phy_record0_ras_n_BRB3_11068;
  wire half_rate_phy_record0_we_n_BRB2_11069;
  wire half_rate_phy_record0_we_n_BRB3_11070;
  wire half_rate_phy_record1_cas_n_BRB1_11071;
  wire half_rate_phy_record1_cas_n_BRB2_11072;
  wire half_rate_phy_record1_cas_n_BRB3_11073;
  wire half_rate_phy_record1_cas_n_BRB4_11074;
  wire half_rate_phy_record1_ras_n_BRB2_11075;
  wire half_rate_phy_record1_ras_n_BRB3_11076;
  wire half_rate_phy_record1_we_n_BRB2_11077;
  wire half_rate_phy_record1_we_n_BRB3_11078;
  wire half_rate_phy_record0_reset_n_BRB0_11079;
  wire half_rate_phy_record0_reset_n_BRB1_11080;
  wire half_rate_phy_record0_odt_BRB0_11081;
  wire half_rate_phy_record0_cke_BRB0_11082;
  wire half_rate_phy_phase_sel_BRB0_11083;
  wire half_rate_phy_phase_sel_BRB1_11084;
  wire new_master_wdata_ready0_BRB0_11085;
  wire new_master_wdata_ready0_BRB1_11086;
  wire new_master_wdata_ready0_BRB2_11087;
  wire new_master_wdata_ready0_BRB3_11088;
  wire new_master_wdata_ready0_BRB4_11089;
  wire new_master_wdata_ready0_BRB5_11090;
  wire N1516;
  wire new_master_rdata_valid1_BRB0_11092;
  wire new_master_rdata_valid2_BRB0_11093;
  wire N1573;
  wire N1574;
  wire N1575;
  wire N1576;
  wire N1577;
  wire N1581;
  wire N1582;
  wire N1583;
  wire N1584;
  wire N1594;
  wire N1595;
  wire new_master_rdata_valid3_BRB0_11105;
  wire new_master_rdata_valid3_BRB1_11106;
  wire new_master_rdata_valid3_BRB2_11107;
  wire new_master_rdata_valid3_BRB3_11108;
  wire new_master_rdata_valid3_BRB4_11109;
  wire new_master_rdata_valid3_BRB5_11110;
  wire new_master_rdata_valid2_BRB6_11111;
  wire new_master_rdata_valid2_BRB7_11112;
  wire new_master_rdata_valid2_BRB8_11113;
  wire new_master_rdata_valid2_BRB9_11114;
  wire N1664;
  wire half_rate_phy_rddata_sr_1_BRB0_11116;
  wire half_rate_phy_rddata_sr_1_BRB1_11117;
  wire half_rate_phy_rddata_sr_1_BRB2_11118;
  wire half_rate_phy_rddata_sr_1_BRB3_11119;
  wire half_rate_phy_rddata_sr_1_BRB4_11120;
  wire half_rate_phy_rddata_sr_1_BRB5_11121;
  wire new_master_rdata_valid2_BRB4_11122;
  wire new_master_rdata_valid2_BRB10_11123;
  wire new_master_rdata_valid2_BRB11_11124;
  wire new_master_rdata_valid2_BRB12_11125;
  wire new_master_rdata_valid2_BRB13_11126;
  wire new_master_rdata_valid2_BRB14_11127;
  wire new_master_rdata_valid2_BRB1_11128;
  wire new_master_rdata_valid2_BRB15_11129;
  wire new_master_rdata_valid2_BRB16_11130;
  wire new_master_rdata_valid2_BRB17_11131;
  wire new_master_rdata_valid2_BRB18_11132;
  wire new_master_rdata_valid2_BRB19_11133;
  wire new_master_rdata_valid2_BRB2_11134;
  wire new_master_rdata_valid2_BRB20_11135;
  wire new_master_rdata_valid2_BRB21_11136;
  wire new_master_rdata_valid2_BRB22_11137;
  wire new_master_rdata_valid2_BRB23_11138;
  wire new_master_rdata_valid2_BRB24_11139;
  wire new_master_rdata_valid2_BRB3_11140;
  wire new_master_rdata_valid2_BRB25_11141;
  wire new_master_rdata_valid2_BRB26_11142;
  wire new_master_rdata_valid2_BRB27_11143;
  wire new_master_rdata_valid2_BRB28_11144;
  wire new_master_rdata_valid2_BRB29_11145;
  wire half_rate_phy_rddata_sr_2_BRB6_11146;
  wire half_rate_phy_rddata_sr_2_BRB7_11147;
  wire half_rate_phy_rddata_sr_2_BRB8_11148;
  wire half_rate_phy_rddata_sr_2_BRB5_11149;
  wire half_rate_phy_rddata_sr_2_BRB10_11150;
  wire half_rate_phy_rddata_sr_2_BRB11_11151;
  wire half_rate_phy_rddata_sr_2_BRB12_11152;
  wire new_master_rdata_valid1_BRB5_11153;
  wire new_master_rdata_valid1_BRB30_11154;
  wire new_master_rdata_valid1_BRB31_11155;
  wire new_master_rdata_valid1_BRB32_11156;
  wire new_master_rdata_valid1_BRB33_11157;
  wire new_master_rdata_valid1_BRB34_11158;
  wire new_master_rdata_valid1_BRB6_11159;
  wire new_master_rdata_valid1_BRB35_11160;
  wire new_master_rdata_valid1_BRB36_11161;
  wire new_master_rdata_valid1_BRB37_11162;
  wire new_master_rdata_valid1_BRB38_11163;
  wire new_master_rdata_valid1_BRB39_11164;
  wire new_master_rdata_valid1_BRB7_11165;
  wire new_master_rdata_valid1_BRB40_11166;
  wire new_master_rdata_valid1_BRB41_11167;
  wire new_master_rdata_valid1_BRB42_11168;
  wire new_master_rdata_valid1_BRB43_11169;
  wire new_master_rdata_valid1_BRB44_11170;
  wire new_master_rdata_valid1_BRB8_11171;
  wire new_master_rdata_valid1_BRB45_11172;
  wire new_master_rdata_valid1_BRB46_11173;
  wire new_master_rdata_valid1_BRB47_11174;
  wire new_master_rdata_valid1_BRB48_11175;
  wire new_master_rdata_valid1_BRB49_11176;
  wire half_rate_phy_rddata_sr_3_BRB4_11177;
  wire half_rate_phy_rddata_sr_3_BRB9_11178;
  wire half_rate_phy_rddata_sr_3_BRB13_11179;
  wire half_rate_phy_rddata_sr_3_BRB14_11180;
  wire half_rate_phy_rddata_sr_3_BRB15_11181;
  wire wr_data_en_d_rstpot_11182;
  wire \picorv32/_n1579<31>11_11183 ;
  wire N1741;
  wire N1743;
  wire N1745;
  wire N1747;
  wire N1749;
  wire N1751;
  wire N1753;
  wire N1755;
  wire N1757;
  wire N1759;
  wire N1761;
  wire N1763;
  wire N1765;
  wire N1767;
  wire N1769;
  wire N1771;
  wire N1773;
  wire N1775;
  wire N1777;
  wire N1779;
  wire N1781;
  wire N1783;
  wire N1785;
  wire N1787;
  wire N1789;
  wire N1791;
  wire N1793;
  wire N1795;
  wire N1797;
  wire N1799;
  wire N1801;
  wire N1803;
  wire N1805;
  wire N1807;
  wire N1809;
  wire N1811;
  wire N1813;
  wire N1815;
  wire N1817;
  wire N1819;
  wire N1821;
  wire N1823;
  wire N1825;
  wire N1827;
  wire N1829;
  wire N1831;
  wire N1833;
  wire N1835;
  wire N1837;
  wire N1839;
  wire N1841;
  wire N1843;
  wire N1845;
  wire N1847;
  wire N1849;
  wire N1851;
  wire N1853;
  wire N1855;
  wire N1857;
  wire N1859;
  wire N1861;
  wire N1863;
  wire N1865;
  wire N1867;
  wire N1869;
  wire N1871;
  wire N1873;
  wire N1875;
  wire N1877;
  wire N1879;
  wire N1881;
  wire N1883;
  wire N1885;
  wire basesoc_sdram_storage_full_0_1_11257;
  wire phase_sel_1_11258;
  wire half_rate_phy_record0_bank_0_rstpot_11259;
  wire half_rate_phy_record0_bank_1_rstpot_11260;
  wire half_rate_phy_record0_bank_2_rstpot_11261;
  wire half_rate_phy_record1_bank_0_rstpot_11262;
  wire half_rate_phy_record1_bank_1_rstpot_11263;
  wire half_rate_phy_record1_bank_2_rstpot_11264;
  wire basesoc_interface_adr_5_1_11265;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_11266 ;
  wire basesoc_interface_adr_2_1_11267;
  wire phase_sel_2_11268;
  wire phase_sel_3_11269;
  wire basesoc_sdram_storage_full_0_2_11270;
  wire basesoc_sdram_storage_full_0_3_11271;
  wire basesoc_sdram_storage_full_0_4_11272;
  wire basesoc_interface_adr_1_1_11273;
  wire basesoc_interface_adr_5_2_11274;
  wire basesoc_interface_we_1_11275;
  wire basesoc_sdram_storage_full_0_5_11276;
  wire phase_sel_4_11277;
  wire basesoc_interface_we_2_11278;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 ;
  wire N1887;
  wire N1888;
  wire N1889;
  wire N1890;
  wire N1891;
  wire N1892;
  wire N1893;
  wire N1894;
  wire N1895;
  wire N1896;
  wire N1897;
  wire N1898;
  wire N1899;
  wire N1900;
  wire N1901;
  wire N1902;
  wire N1903;
  wire N1904;
  wire N1905;
  wire N1906;
  wire N1907;
  wire N1909;
  wire N1910;
  wire N1911;
  wire N1912;
  wire N1913;
  wire N1914;
  wire N1915;
  wire N1916;
  wire N1917;
  wire N1918;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_11311;
  wire half_rate_phy_rddata_sr_1_BRB01_11312;
  wire Mshreg_half_rate_phy_r_drive_dq_4_11313;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_11314;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_11315;
  wire half_rate_phy_rddata_sr_1_BRB11_11316;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_11317;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_11318;
  wire Mshreg_new_master_rdata_valid2_BRB4_11319;
  wire Mshreg_new_master_rdata_valid2_BRB10_11320;
  wire Mshreg_new_master_rdata_valid2_BRB11_11321;
  wire Mshreg_new_master_rdata_valid2_BRB12_11322;
  wire Mshreg_new_master_rdata_valid2_BRB13_11323;
  wire Mshreg_new_master_rdata_valid2_BRB14_11324;
  wire Mshreg_new_master_rdata_valid2_BRB1_11325;
  wire Mshreg_new_master_rdata_valid2_BRB15_11326;
  wire Mshreg_new_master_rdata_valid2_BRB16_11327;
  wire Mshreg_new_master_rdata_valid2_BRB17_11328;
  wire Mshreg_new_master_rdata_valid2_BRB18_11329;
  wire Mshreg_new_master_rdata_valid2_BRB19_11330;
  wire Mshreg_new_master_rdata_valid2_BRB2_11331;
  wire Mshreg_new_master_rdata_valid2_BRB20_11332;
  wire Mshreg_new_master_rdata_valid2_BRB21_11333;
  wire Mshreg_new_master_rdata_valid2_BRB22_11334;
  wire Mshreg_new_master_rdata_valid2_BRB23_11335;
  wire Mshreg_new_master_rdata_valid2_BRB24_11336;
  wire Mshreg_new_master_rdata_valid2_BRB3_11337;
  wire Mshreg_new_master_rdata_valid2_BRB25_11338;
  wire Mshreg_new_master_rdata_valid2_BRB26_11339;
  wire Mshreg_new_master_rdata_valid2_BRB27_11340;
  wire Mshreg_new_master_rdata_valid2_BRB28_11341;
  wire Mshreg_new_master_rdata_valid2_BRB29_11342;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_11343;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_11344;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_11345;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB5_11346;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB11_11347;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB12_11348;
  wire Mshreg_new_master_rdata_valid1_BRB5_11349;
  wire Mshreg_new_master_rdata_valid1_BRB30_11350;
  wire Mshreg_new_master_rdata_valid1_BRB31_11351;
  wire Mshreg_new_master_rdata_valid1_BRB32_11352;
  wire Mshreg_new_master_rdata_valid1_BRB33_11353;
  wire Mshreg_new_master_rdata_valid1_BRB34_11354;
  wire Mshreg_new_master_rdata_valid1_BRB6_11355;
  wire Mshreg_new_master_rdata_valid1_BRB35_11356;
  wire Mshreg_new_master_rdata_valid1_BRB36_11357;
  wire Mshreg_new_master_rdata_valid1_BRB37_11358;
  wire Mshreg_new_master_rdata_valid1_BRB38_11359;
  wire Mshreg_new_master_rdata_valid1_BRB39_11360;
  wire Mshreg_new_master_rdata_valid1_BRB7_11361;
  wire Mshreg_new_master_rdata_valid1_BRB40_11362;
  wire Mshreg_new_master_rdata_valid1_BRB41_11363;
  wire Mshreg_new_master_rdata_valid1_BRB42_11364;
  wire Mshreg_new_master_rdata_valid1_BRB43_11365;
  wire Mshreg_new_master_rdata_valid1_BRB44_11366;
  wire Mshreg_new_master_rdata_valid1_BRB8_11367;
  wire Mshreg_new_master_rdata_valid1_BRB45_11368;
  wire Mshreg_new_master_rdata_valid1_BRB46_11369;
  wire Mshreg_new_master_rdata_valid1_BRB47_11370;
  wire Mshreg_new_master_rdata_valid1_BRB48_11371;
  wire Mshreg_new_master_rdata_valid1_BRB49_11372;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB4_11373;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB9_11374;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB13_11375;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB14_11376;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB15_11377;
  wire sys2x_rst_shift1_11378;
  wire sys2x_rst_shift2_11379;
  wire sys2x_rst_shift3_11380;
  wire sys2x_rst_shift4_11381;
  wire half_rate_phy_rddata_sr_1_BRB011_11382;
  wire half_rate_phy_rddata_sr_1_BRB111_11383;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record3_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 2] \picorv32/mem_addr ;
  wire [31 : 0] \picorv32/mem_wdata ;
  wire [3 : 0] \picorv32/mem_wstrb ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6381;
  wire [7 : 0] _n6382;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6522;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 3] basesoc_sdram_timer_count;
  wire [2 : 0] rhs_array_muxed2;
  wire [2 : 0] rhs_array_muxed8;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [13 : 0] rhs_array_muxed1;
  wire [13 : 0] rhs_array_muxed7;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [4 : 0] basesoc_slave_sel;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 2] n6126;
  wire [31 : 2] n6130;
  wire [15 : 0] basesoc_data_port_we;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [2 : 2] n6120;
  wire [23 : 3] n6202;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6126_cy;
  wire [31 : 2] Madd_n6130_cy;
  wire [2 : 2] Madd_n6120_cy;
  wire [23 : 0] Madd_n6202_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [6 : 0] dna_cnt;
  wire [4 : 4] Mcount_dna_cnt_cy;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_suart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_tx_fifo_level0_lut;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [2 : 2] Mcount_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_rx_fifo_level0_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [2 : 2] \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy ;
  wire [62 : 0] \picorv32/Mcount_count_instr_cy ;
  wire [0 : 0] \picorv32/Mcount_count_instr_lut ;
  wire [62 : 0] \picorv32/Mcount_count_cycle_cy ;
  wire [0 : 0] \picorv32/Mcount_count_cycle_lut ;
  wire [3 : 0] \picorv32/pcpi_timeout_counter ;
  wire [15 : 0] \picorv32/Mcompar_alu_lts_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_lut ;
  wire [10 : 0] \picorv32/Mcompar_alu_eq_lut ;
  wire [9 : 0] \picorv32/Mcompar_alu_eq_cy ;
  wire [15 : 0] \picorv32/Mcompar_alu_ltu_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_ltu_lut ;
  wire [30 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy ;
  wire [2 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_lut ;
  wire [31 : 0] \picorv32/Maddsub_alu_add_sub_lut ;
  wire [30 : 0] \picorv32/Maddsub_alu_add_sub_cy ;
  wire [31 : 0] \picorv32/decoded_imm ;
  wire [63 : 0] \picorv32/Result ;
  wire [31 : 1] \picorv32/_n2184 ;
  wire [31 : 1] \picorv32/PWR_11_o_PWR_11_o_mux_427_OUT ;
  wire [31 : 0] \picorv32/cpuregs_wrdata ;
  wire [0 : 0] \picorv32/_n1534 ;
  wire [31 : 2] \picorv32/mem_la_addr ;
  wire [30 : 1] \picorv32/_n1579 ;
  wire [0 : 0] \picorv32/_n1536 ;
  wire [3 : 1] \picorv32/mem_la_wstrb ;
  wire [31 : 8] \picorv32/mem_la_wdata ;
  wire [0 : 0] \picorv32/_n1538 ;
  wire [31 : 2] \picorv32/PWR_11_o_GND_2_o_add_412_OUT ;
  wire [31 : 0] \picorv32/cpuregs_rs1 ;
  wire [31 : 0] \picorv32/_n1282 ;
  wire [31 : 0] \picorv32/alu_add_sub ;
  wire [5 : 0] \picorv32/latched_rd ;
  wire [20 : 20] \picorv32/_n1530 ;
  wire [31 : 0] \picorv32/irq_mask ;
  wire [63 : 0] \picorv32/count_instr ;
  wire [31 : 1] \picorv32/reg_next_pc ;
  wire [31 : 1] \picorv32/reg_pc ;
  wire [31 : 0] \picorv32/timer ;
  wire [1 : 0] \picorv32/mem_state ;
  wire [1 : 0] \picorv32/mem_wordsize ;
  wire [5 : 0] \picorv32/decoded_rs1 ;
  wire [4 : 0] \picorv32/decoded_rd ;
  wire [20 : 1] \picorv32/decoded_imm_uj ;
  wire [63 : 0] \picorv32/count_cycle ;
  wire [4 : 0] \picorv32/irq_pending ;
  wire [31 : 0] \picorv32/alu_out_q ;
  wire [31 : 0] \picorv32/reg_out ;
  wire [4 : 0] \picorv32/reg_sh ;
  wire [31 : 0] \picorv32/mem_rdata_q ;
  wire [31 : 0] \picorv32/pcpi_div/pcpi_rd ;
  wire [31 : 0] \picorv32/pcpi_mul/pcpi_rd ;
  wire [31 : 0] \picorv32/mem_rdata_latched_noshuffle ;
  wire [1 : 1] \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy ;
  wire [6 : 0] \picorv32/pcpi_mul/mul_counter ;
  wire [4 : 4] \picorv32/pcpi_mul/Mcount_mul_counter_cy ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0108_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0109_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0107_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0110_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0111_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0113_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0114_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0112_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0115_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0116_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0118_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0119_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0117_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0120_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0121_lut ;
  wire [3 : 0] \picorv32/pcpi_mul/n0106 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0107 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0108 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0109 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0110 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0111 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0112 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0113 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0114 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0115 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0116 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0117 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0118 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0119 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0120 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0121 ;
  wire [31 : 0] \picorv32/pcpi_mul/n0151 ;
  wire [63 : 0] \picorv32/pcpi_mul/rd ;
  wire [63 : 0] \picorv32/pcpi_mul/rs2 ;
  wire [63 : 0] \picorv32/pcpi_mul/rs1 ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_cy ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_lut ;
  wire [31 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut ;
  wire [30 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy ;
  wire [30 : 0] \picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT ;
  wire [62 : 0] \picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT ;
  wire [31 : 0] \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT ;
  wire [31 : 0] \picorv32/pcpi_div/quotient ;
  wire [31 : 0] \picorv32/pcpi_div/quotient_msk ;
  wire [62 : 0] \picorv32/pcpi_div/divisor ;
  wire [31 : 0] \picorv32/pcpi_div/dividend ;
  wire [25 : 25] front_panel_done_12;
  wire [31 : 31] basesoc_zero_trigger_INV_289_o_13;
  wire [19 : 19] basesoc_done_14;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10438_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_38_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_845)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [15]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_904)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_738_o),
    .R(sys_rst),
    .Q(suart_sink_ready_908)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_973)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1138)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_1139)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1140)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_393_o_3578),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1253)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_391_o_3576),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1251)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_392_o_3577),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1252)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_394_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1254)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_395_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1255)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_396_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1256)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10393_inv_3878),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10393_inv_3878),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10393_inv_3878),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10393_inv_3878),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10466_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(\Madd_n6120_cy<0>_inv ),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5503)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6120[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5505)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6120_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6202[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6202[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6202[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6202[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6202[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6202[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6202[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6202[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6202[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6202[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2378)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6202[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2377)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6202[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6202[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2375)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6202[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2374)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6202[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6202[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6202[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2371)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6202[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2370)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6202[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2369)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6202[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6202[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2367)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6202_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_257),
    .R(sys_rst),
    .Q(phase_sys_1006)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1104)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2366),
    .D(xilinxmultiregimpl0_regs1_840),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2156)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2157)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2158)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2159)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2162)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2160)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2161)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2163)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2166)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2167)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2201)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2202)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2217)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2216)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2227)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2228)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2231)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2232)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2244)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2242)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2243)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2245)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2246)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2247)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2260)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2261)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2264)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2262)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2263)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2265)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2266)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2267)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2268)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2271)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2269)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2270)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2272)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2420)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2419)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2415)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2414)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2413)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2404)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2403)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2402)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2401)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2400)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2399)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2398)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2397)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2412)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2411)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2410)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2409)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2408)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2407)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2406)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2405)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2460)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2500)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2497)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2494)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2572)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2603)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2601)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2600)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2599)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2595)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1456),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_906)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_739_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_939)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata_valid_1039)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2388),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n11076_inv_3890),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n11076_inv_3890),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_609 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_610 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_611 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata_mask[0])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10387_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3533),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_256)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(basesoc_sdram_choose_req_cmd_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1179)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1185)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10409_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1411),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1410),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1409),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1408),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_750_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_971)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1158)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1176)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1177)
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N1413),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1250)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FD   ddram_ras_n_1140 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_229)
  );
  FD   ddram_cas_n_1141 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_230)
  );
  FD   ddram_we_n_1142 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_231)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1250),
    .Q(xilinxmultiregimpl1_regs1_841)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2366),
    .D(xilinxmultiregimpl1_regs1_841),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1457)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1457),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_907)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_749_o),
    .R(sys_rst),
    .Q(suart_source_valid_940)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_791_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_790_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_sda_i_1457),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10666_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_905)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N1412),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1249)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1249),
    .Q(xilinxmultiregimpl0_regs1_840)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1178)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1180)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1181)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_227)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_226)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_225)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_224)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_223)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_222)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_221)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_220)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_219)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_218)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_217)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_216)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_215)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_214)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_213)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_212)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_211)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2388),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_4406),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_4406),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[6]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[9]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[16]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[18]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_4406),
    .I1(basesoc_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6381[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6381[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6381[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6381[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6381[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6381[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6381[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6381[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6382[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6382[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6382[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6382[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6382[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6382[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6382[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6382[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6047),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1269)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3908 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2988)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3913)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2989)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1317)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n11068_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2016_inv_3993),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10381_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10381_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10375_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10417_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10417_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10417_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10417_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10445_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10445_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10445_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10445_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10445_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10489_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10489_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10489_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10489_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10494_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10494_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10494_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10507_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10507_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10507_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10507_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6047),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6047),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6047),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10512_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10512_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10512_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10525_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10525_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10525_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10525_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10543_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10543_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10543_inv),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10543_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10550_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10550_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10548_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10548_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10548_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10561_inv),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10561_inv),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10561_inv),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10561_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10568_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10568_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10566_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10566_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10566_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10586_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10586_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10579_inv),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10579_inv),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10579_inv),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10579_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10597_inv),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10597_inv),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10597_inv),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10597_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10584_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10584_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10584_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10604_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10604_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10602_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10602_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10602_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10620_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10620_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10620_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10638_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10615_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10615_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10615_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10615_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10622_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10622_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10624_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10624_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10624_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1272)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_5057)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_5062)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_5058)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_5067)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_5063)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_5072)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_5068)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_5077)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_5073)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_5082)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_5078)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1284)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_5087)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_5083)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1280)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_5088)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1282)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1286)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_5092)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_5093)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_5097)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_5098)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1302)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .Q(inst_LPM_FF_3_5049)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .Q(inst_LPM_FF_2_5050)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .Q(inst_LPM_FF_1_5051)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .Q(inst_LPM_FF_0_5052)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_10750 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5145 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_10750 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5145 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5147 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5145 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5147 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5149 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5147 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5149 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5151 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5149 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5151 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5153 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5151 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5153 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5155 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5153 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5155 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5157 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5155 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5157 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5159 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5157 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5159 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5161 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5159 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5161 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5163 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5161 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5163 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5165 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5163 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5165 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5167 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5165 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5167 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5169 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5167 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5169 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5171 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5169 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5171 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5173 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5171 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5173 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5175 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5173 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5175 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5177 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5175 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5177 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5179 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5177 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5179 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5181 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5179 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5181 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5183 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5181 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5183 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5185 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5183 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5185 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5187 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5185 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5187 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5189 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5187 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5189 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5191 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5189 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5191 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5193 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5191 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5193 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5195 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5193 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5195 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5197 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5195 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5197 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5199 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5197 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5199 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5201 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5199 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5201 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5203 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5201 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5203 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5205 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5203 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5205 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[13]),
    .I1(basesoc_sdram_bankmachine0_row[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[13]),
    .I1(basesoc_sdram_bankmachine1_row[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[13]),
    .I1(basesoc_sdram_bankmachine2_row[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[13]),
    .I1(basesoc_sdram_bankmachine3_row[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[2]),
    .I1(basesoc_sdram_bankmachine4_row[1]),
    .I2(basesoc_sdram_bankmachine4_row[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[5]),
    .I1(basesoc_sdram_bankmachine4_row[4]),
    .I2(basesoc_sdram_bankmachine4_row[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[8]),
    .I1(basesoc_sdram_bankmachine4_row[7]),
    .I2(basesoc_sdram_bankmachine4_row[6]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[11]),
    .I1(basesoc_sdram_bankmachine4_row[10]),
    .I2(basesoc_sdram_bankmachine4_row[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[13]),
    .I1(basesoc_sdram_bankmachine4_row[12]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[2]),
    .I1(basesoc_sdram_bankmachine5_row[1]),
    .I2(basesoc_sdram_bankmachine5_row[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[5]),
    .I1(basesoc_sdram_bankmachine5_row[4]),
    .I2(basesoc_sdram_bankmachine5_row[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[8]),
    .I1(basesoc_sdram_bankmachine5_row[7]),
    .I2(basesoc_sdram_bankmachine5_row[6]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[11]),
    .I1(basesoc_sdram_bankmachine5_row[10]),
    .I2(basesoc_sdram_bankmachine5_row[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[13]),
    .I1(basesoc_sdram_bankmachine5_row[12]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[2]),
    .I1(basesoc_sdram_bankmachine6_row[1]),
    .I2(basesoc_sdram_bankmachine6_row[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[5]),
    .I1(basesoc_sdram_bankmachine6_row[4]),
    .I2(basesoc_sdram_bankmachine6_row[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[8]),
    .I1(basesoc_sdram_bankmachine6_row[7]),
    .I2(basesoc_sdram_bankmachine6_row[6]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[11]),
    .I1(basesoc_sdram_bankmachine6_row[10]),
    .I2(basesoc_sdram_bankmachine6_row[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[13]),
    .I1(basesoc_sdram_bankmachine6_row[12]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[2]),
    .I1(basesoc_sdram_bankmachine7_row[1]),
    .I2(basesoc_sdram_bankmachine7_row[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[5]),
    .I1(basesoc_sdram_bankmachine7_row[4]),
    .I2(basesoc_sdram_bankmachine7_row[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[8]),
    .I1(basesoc_sdram_bankmachine7_row[7]),
    .I2(basesoc_sdram_bankmachine7_row[6]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[11]),
    .I1(basesoc_sdram_bankmachine7_row[10]),
    .I2(basesoc_sdram_bankmachine7_row[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[13]),
    .I1(basesoc_sdram_bankmachine7_row[12]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5307 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5307 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5308 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5309 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5308 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5309 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5310 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5311 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5310 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5311 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5312 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5313 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5312 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5313 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5314 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5315 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5314 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5315 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5316 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5316 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5317 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5318 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5317 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5318 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5319 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5320 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5319 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5320 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5321 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5322 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5321 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5322 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5323 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5324 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5323 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5324 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5325 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5325 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5326 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5327 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5326 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5327 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5328 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5329 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5328 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5329 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5330 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5331 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5330 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5331 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5332 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5333 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5332 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5333 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5334 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5334 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5335 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5336 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5335 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5336 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5337 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5338 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5337 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5338 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5339 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5340 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5339 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5340 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5341 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5342 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5341 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5342 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5343 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5343 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5344 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5345 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5344 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5345 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5346 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5347 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5346 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5347 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5348 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5349 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5348 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5349 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5350 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5351 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5350 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5351 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5352 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5352 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5353 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5354 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5353 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5354 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5355 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5356 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5355 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5356 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5357 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5358 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5357 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5358 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5359 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5360 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5359 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5360 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5361 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5361 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5362 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5363 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5362 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5363 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5364 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5365 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5364 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5365 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5366 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5367 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5366 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5367 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5368 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5369 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5368 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5369 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5370 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5370 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5371 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5372 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5371 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5372 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5373 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5374 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5373 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5374 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5375 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5376 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5375 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5376 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5377 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5378 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5377 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5378 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )

  );
  MUXCY   \Madd_n6126_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[2] ),
    .O(Madd_n6126_cy[2])
  );
  XORCY   \Madd_n6126_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6126_lut[2] ),
    .O(n6126[2])
  );
  MUXCY   \Madd_n6126_cy<3>  (
    .CI(Madd_n6126_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<3>_rt_10751 ),
    .O(Madd_n6126_cy[3])
  );
  XORCY   \Madd_n6126_xor<3>  (
    .CI(Madd_n6126_cy[2]),
    .LI(\Madd_n6126_cy<3>_rt_10751 ),
    .O(n6126[3])
  );
  MUXCY   \Madd_n6126_cy<4>  (
    .CI(Madd_n6126_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[4] ),
    .O(Madd_n6126_cy[4])
  );
  XORCY   \Madd_n6126_xor<4>  (
    .CI(Madd_n6126_cy[3]),
    .LI(\Madd_n6126_lut[4] ),
    .O(n6126[4])
  );
  MUXCY   \Madd_n6126_cy<5>  (
    .CI(Madd_n6126_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[5] ),
    .O(Madd_n6126_cy[5])
  );
  XORCY   \Madd_n6126_xor<5>  (
    .CI(Madd_n6126_cy[4]),
    .LI(\Madd_n6126_lut[5] ),
    .O(n6126[5])
  );
  MUXCY   \Madd_n6126_cy<6>  (
    .CI(Madd_n6126_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<6>_rt_10752 ),
    .O(Madd_n6126_cy[6])
  );
  XORCY   \Madd_n6126_xor<6>  (
    .CI(Madd_n6126_cy[5]),
    .LI(\Madd_n6126_cy<6>_rt_10752 ),
    .O(n6126[6])
  );
  MUXCY   \Madd_n6126_cy<7>  (
    .CI(Madd_n6126_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[7] ),
    .O(Madd_n6126_cy[7])
  );
  XORCY   \Madd_n6126_xor<7>  (
    .CI(Madd_n6126_cy[6]),
    .LI(\Madd_n6126_lut[7] ),
    .O(n6126[7])
  );
  MUXCY   \Madd_n6126_cy<8>  (
    .CI(Madd_n6126_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<8>_rt_10753 ),
    .O(Madd_n6126_cy[8])
  );
  XORCY   \Madd_n6126_xor<8>  (
    .CI(Madd_n6126_cy[7]),
    .LI(\Madd_n6126_cy<8>_rt_10753 ),
    .O(n6126[8])
  );
  MUXCY   \Madd_n6126_cy<9>  (
    .CI(Madd_n6126_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[9] ),
    .O(Madd_n6126_cy[9])
  );
  XORCY   \Madd_n6126_xor<9>  (
    .CI(Madd_n6126_cy[8]),
    .LI(\Madd_n6126_lut[9] ),
    .O(n6126[9])
  );
  MUXCY   \Madd_n6126_cy<10>  (
    .CI(Madd_n6126_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[10] ),
    .O(Madd_n6126_cy[10])
  );
  XORCY   \Madd_n6126_xor<10>  (
    .CI(Madd_n6126_cy[9]),
    .LI(\Madd_n6126_lut[10] ),
    .O(n6126[10])
  );
  MUXCY   \Madd_n6126_cy<11>  (
    .CI(Madd_n6126_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[11] ),
    .O(Madd_n6126_cy[11])
  );
  XORCY   \Madd_n6126_xor<11>  (
    .CI(Madd_n6126_cy[10]),
    .LI(\Madd_n6126_lut[11] ),
    .O(n6126[11])
  );
  MUXCY   \Madd_n6126_cy<12>  (
    .CI(Madd_n6126_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[12] ),
    .O(Madd_n6126_cy[12])
  );
  XORCY   \Madd_n6126_xor<12>  (
    .CI(Madd_n6126_cy[11]),
    .LI(\Madd_n6126_lut[12] ),
    .O(n6126[12])
  );
  MUXCY   \Madd_n6126_cy<13>  (
    .CI(Madd_n6126_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[13] ),
    .O(Madd_n6126_cy[13])
  );
  XORCY   \Madd_n6126_xor<13>  (
    .CI(Madd_n6126_cy[12]),
    .LI(\Madd_n6126_lut[13] ),
    .O(n6126[13])
  );
  MUXCY   \Madd_n6126_cy<14>  (
    .CI(Madd_n6126_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[14] ),
    .O(Madd_n6126_cy[14])
  );
  XORCY   \Madd_n6126_xor<14>  (
    .CI(Madd_n6126_cy[13]),
    .LI(\Madd_n6126_lut[14] ),
    .O(n6126[14])
  );
  MUXCY   \Madd_n6126_cy<15>  (
    .CI(Madd_n6126_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[15] ),
    .O(Madd_n6126_cy[15])
  );
  XORCY   \Madd_n6126_xor<15>  (
    .CI(Madd_n6126_cy[14]),
    .LI(\Madd_n6126_lut[15] ),
    .O(n6126[15])
  );
  MUXCY   \Madd_n6126_cy<16>  (
    .CI(Madd_n6126_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<16>_rt_10754 ),
    .O(Madd_n6126_cy[16])
  );
  XORCY   \Madd_n6126_xor<16>  (
    .CI(Madd_n6126_cy[15]),
    .LI(\Madd_n6126_cy<16>_rt_10754 ),
    .O(n6126[16])
  );
  MUXCY   \Madd_n6126_cy<17>  (
    .CI(Madd_n6126_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[17] ),
    .O(Madd_n6126_cy[17])
  );
  XORCY   \Madd_n6126_xor<17>  (
    .CI(Madd_n6126_cy[16]),
    .LI(\Madd_n6126_lut[17] ),
    .O(n6126[17])
  );
  MUXCY   \Madd_n6126_cy<18>  (
    .CI(Madd_n6126_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[18] ),
    .O(Madd_n6126_cy[18])
  );
  XORCY   \Madd_n6126_xor<18>  (
    .CI(Madd_n6126_cy[17]),
    .LI(\Madd_n6126_lut[18] ),
    .O(n6126[18])
  );
  MUXCY   \Madd_n6126_cy<19>  (
    .CI(Madd_n6126_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<19>_rt_10755 ),
    .O(Madd_n6126_cy[19])
  );
  XORCY   \Madd_n6126_xor<19>  (
    .CI(Madd_n6126_cy[18]),
    .LI(\Madd_n6126_cy<19>_rt_10755 ),
    .O(n6126[19])
  );
  MUXCY   \Madd_n6126_cy<20>  (
    .CI(Madd_n6126_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[20] ),
    .O(Madd_n6126_cy[20])
  );
  XORCY   \Madd_n6126_xor<20>  (
    .CI(Madd_n6126_cy[19]),
    .LI(\Madd_n6126_lut[20] ),
    .O(n6126[20])
  );
  MUXCY   \Madd_n6126_cy<21>  (
    .CI(Madd_n6126_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<21>_rt_10756 ),
    .O(Madd_n6126_cy[21])
  );
  XORCY   \Madd_n6126_xor<21>  (
    .CI(Madd_n6126_cy[20]),
    .LI(\Madd_n6126_cy<21>_rt_10756 ),
    .O(n6126[21])
  );
  MUXCY   \Madd_n6126_cy<22>  (
    .CI(Madd_n6126_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<22>_rt_10757 ),
    .O(Madd_n6126_cy[22])
  );
  XORCY   \Madd_n6126_xor<22>  (
    .CI(Madd_n6126_cy[21]),
    .LI(\Madd_n6126_cy<22>_rt_10757 ),
    .O(n6126[22])
  );
  MUXCY   \Madd_n6126_cy<23>  (
    .CI(Madd_n6126_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[23] ),
    .O(Madd_n6126_cy[23])
  );
  XORCY   \Madd_n6126_xor<23>  (
    .CI(Madd_n6126_cy[22]),
    .LI(\Madd_n6126_lut[23] ),
    .O(n6126[23])
  );
  MUXCY   \Madd_n6126_cy<24>  (
    .CI(Madd_n6126_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<24>_rt_10758 ),
    .O(Madd_n6126_cy[24])
  );
  XORCY   \Madd_n6126_xor<24>  (
    .CI(Madd_n6126_cy[23]),
    .LI(\Madd_n6126_cy<24>_rt_10758 ),
    .O(n6126[24])
  );
  MUXCY   \Madd_n6126_cy<25>  (
    .CI(Madd_n6126_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<25>_rt_10759 ),
    .O(Madd_n6126_cy[25])
  );
  XORCY   \Madd_n6126_xor<25>  (
    .CI(Madd_n6126_cy[24]),
    .LI(\Madd_n6126_cy<25>_rt_10759 ),
    .O(n6126[25])
  );
  MUXCY   \Madd_n6126_cy<26>  (
    .CI(Madd_n6126_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<26>_rt_10760 ),
    .O(Madd_n6126_cy[26])
  );
  XORCY   \Madd_n6126_xor<26>  (
    .CI(Madd_n6126_cy[25]),
    .LI(\Madd_n6126_cy<26>_rt_10760 ),
    .O(n6126[26])
  );
  MUXCY   \Madd_n6126_cy<27>  (
    .CI(Madd_n6126_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<27>_rt_10761 ),
    .O(Madd_n6126_cy[27])
  );
  XORCY   \Madd_n6126_xor<27>  (
    .CI(Madd_n6126_cy[26]),
    .LI(\Madd_n6126_cy<27>_rt_10761 ),
    .O(n6126[27])
  );
  MUXCY   \Madd_n6126_cy<28>  (
    .CI(Madd_n6126_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<28>_rt_10762 ),
    .O(Madd_n6126_cy[28])
  );
  XORCY   \Madd_n6126_xor<28>  (
    .CI(Madd_n6126_cy[27]),
    .LI(\Madd_n6126_cy<28>_rt_10762 ),
    .O(n6126[28])
  );
  MUXCY   \Madd_n6126_cy<29>  (
    .CI(Madd_n6126_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<29>_rt_10763 ),
    .O(Madd_n6126_cy[29])
  );
  XORCY   \Madd_n6126_xor<29>  (
    .CI(Madd_n6126_cy[28]),
    .LI(\Madd_n6126_cy<29>_rt_10763 ),
    .O(n6126[29])
  );
  MUXCY   \Madd_n6126_cy<30>  (
    .CI(Madd_n6126_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<30>_rt_10764 ),
    .O(Madd_n6126_cy[30])
  );
  XORCY   \Madd_n6126_xor<30>  (
    .CI(Madd_n6126_cy[29]),
    .LI(\Madd_n6126_cy<30>_rt_10764 ),
    .O(n6126[30])
  );
  MUXCY   \Madd_n6126_cy<31>  (
    .CI(Madd_n6126_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<31>_rt_10765 ),
    .O(Madd_n6126_cy[31])
  );
  XORCY   \Madd_n6126_xor<31>  (
    .CI(Madd_n6126_cy[30]),
    .LI(\Madd_n6126_cy<31>_rt_10765 ),
    .O(n6126[31])
  );
  MUXCY   \Madd_n6130_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[2] ),
    .O(Madd_n6130_cy[2])
  );
  XORCY   \Madd_n6130_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6130_lut[2] ),
    .O(n6130[2])
  );
  MUXCY   \Madd_n6130_cy<3>  (
    .CI(Madd_n6130_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<3>_rt_10766 ),
    .O(Madd_n6130_cy[3])
  );
  XORCY   \Madd_n6130_xor<3>  (
    .CI(Madd_n6130_cy[2]),
    .LI(\Madd_n6130_cy<3>_rt_10766 ),
    .O(n6130[3])
  );
  MUXCY   \Madd_n6130_cy<4>  (
    .CI(Madd_n6130_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[4] ),
    .O(Madd_n6130_cy[4])
  );
  XORCY   \Madd_n6130_xor<4>  (
    .CI(Madd_n6130_cy[3]),
    .LI(\Madd_n6130_lut[4] ),
    .O(n6130[4])
  );
  MUXCY   \Madd_n6130_cy<5>  (
    .CI(Madd_n6130_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[5] ),
    .O(Madd_n6130_cy[5])
  );
  XORCY   \Madd_n6130_xor<5>  (
    .CI(Madd_n6130_cy[4]),
    .LI(\Madd_n6130_lut[5] ),
    .O(n6130[5])
  );
  MUXCY   \Madd_n6130_cy<6>  (
    .CI(Madd_n6130_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<6>_rt_10767 ),
    .O(Madd_n6130_cy[6])
  );
  XORCY   \Madd_n6130_xor<6>  (
    .CI(Madd_n6130_cy[5]),
    .LI(\Madd_n6130_cy<6>_rt_10767 ),
    .O(n6130[6])
  );
  MUXCY   \Madd_n6130_cy<7>  (
    .CI(Madd_n6130_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[7] ),
    .O(Madd_n6130_cy[7])
  );
  XORCY   \Madd_n6130_xor<7>  (
    .CI(Madd_n6130_cy[6]),
    .LI(\Madd_n6130_lut[7] ),
    .O(n6130[7])
  );
  MUXCY   \Madd_n6130_cy<8>  (
    .CI(Madd_n6130_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<8>_rt_10768 ),
    .O(Madd_n6130_cy[8])
  );
  XORCY   \Madd_n6130_xor<8>  (
    .CI(Madd_n6130_cy[7]),
    .LI(\Madd_n6130_cy<8>_rt_10768 ),
    .O(n6130[8])
  );
  MUXCY   \Madd_n6130_cy<9>  (
    .CI(Madd_n6130_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[9] ),
    .O(Madd_n6130_cy[9])
  );
  XORCY   \Madd_n6130_xor<9>  (
    .CI(Madd_n6130_cy[8]),
    .LI(\Madd_n6130_lut[9] ),
    .O(n6130[9])
  );
  MUXCY   \Madd_n6130_cy<10>  (
    .CI(Madd_n6130_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[10] ),
    .O(Madd_n6130_cy[10])
  );
  XORCY   \Madd_n6130_xor<10>  (
    .CI(Madd_n6130_cy[9]),
    .LI(\Madd_n6130_lut[10] ),
    .O(n6130[10])
  );
  MUXCY   \Madd_n6130_cy<11>  (
    .CI(Madd_n6130_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[11] ),
    .O(Madd_n6130_cy[11])
  );
  XORCY   \Madd_n6130_xor<11>  (
    .CI(Madd_n6130_cy[10]),
    .LI(\Madd_n6130_lut[11] ),
    .O(n6130[11])
  );
  MUXCY   \Madd_n6130_cy<12>  (
    .CI(Madd_n6130_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[12] ),
    .O(Madd_n6130_cy[12])
  );
  XORCY   \Madd_n6130_xor<12>  (
    .CI(Madd_n6130_cy[11]),
    .LI(\Madd_n6130_lut[12] ),
    .O(n6130[12])
  );
  MUXCY   \Madd_n6130_cy<13>  (
    .CI(Madd_n6130_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[13] ),
    .O(Madd_n6130_cy[13])
  );
  XORCY   \Madd_n6130_xor<13>  (
    .CI(Madd_n6130_cy[12]),
    .LI(\Madd_n6130_lut[13] ),
    .O(n6130[13])
  );
  MUXCY   \Madd_n6130_cy<14>  (
    .CI(Madd_n6130_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[14] ),
    .O(Madd_n6130_cy[14])
  );
  XORCY   \Madd_n6130_xor<14>  (
    .CI(Madd_n6130_cy[13]),
    .LI(\Madd_n6130_lut[14] ),
    .O(n6130[14])
  );
  MUXCY   \Madd_n6130_cy<15>  (
    .CI(Madd_n6130_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[15] ),
    .O(Madd_n6130_cy[15])
  );
  XORCY   \Madd_n6130_xor<15>  (
    .CI(Madd_n6130_cy[14]),
    .LI(\Madd_n6130_lut[15] ),
    .O(n6130[15])
  );
  MUXCY   \Madd_n6130_cy<16>  (
    .CI(Madd_n6130_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<16>_rt_10769 ),
    .O(Madd_n6130_cy[16])
  );
  XORCY   \Madd_n6130_xor<16>  (
    .CI(Madd_n6130_cy[15]),
    .LI(\Madd_n6130_cy<16>_rt_10769 ),
    .O(n6130[16])
  );
  MUXCY   \Madd_n6130_cy<17>  (
    .CI(Madd_n6130_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[17] ),
    .O(Madd_n6130_cy[17])
  );
  XORCY   \Madd_n6130_xor<17>  (
    .CI(Madd_n6130_cy[16]),
    .LI(\Madd_n6130_lut[17] ),
    .O(n6130[17])
  );
  MUXCY   \Madd_n6130_cy<18>  (
    .CI(Madd_n6130_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[18] ),
    .O(Madd_n6130_cy[18])
  );
  XORCY   \Madd_n6130_xor<18>  (
    .CI(Madd_n6130_cy[17]),
    .LI(\Madd_n6130_lut[18] ),
    .O(n6130[18])
  );
  MUXCY   \Madd_n6130_cy<19>  (
    .CI(Madd_n6130_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<19>_rt_10770 ),
    .O(Madd_n6130_cy[19])
  );
  XORCY   \Madd_n6130_xor<19>  (
    .CI(Madd_n6130_cy[18]),
    .LI(\Madd_n6130_cy<19>_rt_10770 ),
    .O(n6130[19])
  );
  MUXCY   \Madd_n6130_cy<20>  (
    .CI(Madd_n6130_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[20] ),
    .O(Madd_n6130_cy[20])
  );
  XORCY   \Madd_n6130_xor<20>  (
    .CI(Madd_n6130_cy[19]),
    .LI(\Madd_n6130_lut[20] ),
    .O(n6130[20])
  );
  MUXCY   \Madd_n6130_cy<21>  (
    .CI(Madd_n6130_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<21>_rt_10771 ),
    .O(Madd_n6130_cy[21])
  );
  XORCY   \Madd_n6130_xor<21>  (
    .CI(Madd_n6130_cy[20]),
    .LI(\Madd_n6130_cy<21>_rt_10771 ),
    .O(n6130[21])
  );
  MUXCY   \Madd_n6130_cy<22>  (
    .CI(Madd_n6130_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<22>_rt_10772 ),
    .O(Madd_n6130_cy[22])
  );
  XORCY   \Madd_n6130_xor<22>  (
    .CI(Madd_n6130_cy[21]),
    .LI(\Madd_n6130_cy<22>_rt_10772 ),
    .O(n6130[22])
  );
  MUXCY   \Madd_n6130_cy<23>  (
    .CI(Madd_n6130_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[23] ),
    .O(Madd_n6130_cy[23])
  );
  XORCY   \Madd_n6130_xor<23>  (
    .CI(Madd_n6130_cy[22]),
    .LI(\Madd_n6130_lut[23] ),
    .O(n6130[23])
  );
  MUXCY   \Madd_n6130_cy<24>  (
    .CI(Madd_n6130_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<24>_rt_10773 ),
    .O(Madd_n6130_cy[24])
  );
  XORCY   \Madd_n6130_xor<24>  (
    .CI(Madd_n6130_cy[23]),
    .LI(\Madd_n6130_cy<24>_rt_10773 ),
    .O(n6130[24])
  );
  MUXCY   \Madd_n6130_cy<25>  (
    .CI(Madd_n6130_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<25>_rt_10774 ),
    .O(Madd_n6130_cy[25])
  );
  XORCY   \Madd_n6130_xor<25>  (
    .CI(Madd_n6130_cy[24]),
    .LI(\Madd_n6130_cy<25>_rt_10774 ),
    .O(n6130[25])
  );
  MUXCY   \Madd_n6130_cy<26>  (
    .CI(Madd_n6130_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<26>_rt_10775 ),
    .O(Madd_n6130_cy[26])
  );
  XORCY   \Madd_n6130_xor<26>  (
    .CI(Madd_n6130_cy[25]),
    .LI(\Madd_n6130_cy<26>_rt_10775 ),
    .O(n6130[26])
  );
  MUXCY   \Madd_n6130_cy<27>  (
    .CI(Madd_n6130_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<27>_rt_10776 ),
    .O(Madd_n6130_cy[27])
  );
  XORCY   \Madd_n6130_xor<27>  (
    .CI(Madd_n6130_cy[26]),
    .LI(\Madd_n6130_cy<27>_rt_10776 ),
    .O(n6130[27])
  );
  MUXCY   \Madd_n6130_cy<28>  (
    .CI(Madd_n6130_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<28>_rt_10777 ),
    .O(Madd_n6130_cy[28])
  );
  XORCY   \Madd_n6130_xor<28>  (
    .CI(Madd_n6130_cy[27]),
    .LI(\Madd_n6130_cy<28>_rt_10777 ),
    .O(n6130[28])
  );
  MUXCY   \Madd_n6130_cy<29>  (
    .CI(Madd_n6130_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<29>_rt_10778 ),
    .O(Madd_n6130_cy[29])
  );
  XORCY   \Madd_n6130_xor<29>  (
    .CI(Madd_n6130_cy[28]),
    .LI(\Madd_n6130_cy<29>_rt_10778 ),
    .O(n6130[29])
  );
  MUXCY   \Madd_n6130_cy<30>  (
    .CI(Madd_n6130_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<30>_rt_10779 ),
    .O(Madd_n6130_cy[30])
  );
  XORCY   \Madd_n6130_xor<30>  (
    .CI(Madd_n6130_cy[29]),
    .LI(\Madd_n6130_cy<30>_rt_10779 ),
    .O(n6130[30])
  );
  MUXCY   \Madd_n6130_cy<31>  (
    .CI(Madd_n6130_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<31>_rt_10780 ),
    .O(Madd_n6130_cy[31])
  );
  XORCY   \Madd_n6130_xor<31>  (
    .CI(Madd_n6130_cy[30]),
    .LI(\Madd_n6130_cy<31>_rt_10780 ),
    .O(n6130[31])
  );
  MUXF7   Mmux__n10005_2_f7 (
    .I0(Mmux__n10005_4_5469),
    .I1(Mmux__n10005_3_5470),
    .S(opsis_i2c_counter[2]),
    .O(_n10005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10005_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n10005_4_5469)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10005_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n10005_3_5470)
  );
  MUXCY   \Madd_n6202_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6120_cy<0>_inv ),
    .O(Madd_n6202_cy[0])
  );
  MUXCY   \Madd_n6202_cy<1>  (
    .CI(Madd_n6202_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<1>_rt_10781 ),
    .O(Madd_n6202_cy[1])
  );
  MUXCY   \Madd_n6202_cy<2>  (
    .CI(Madd_n6202_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<2>_rt_10782 ),
    .O(Madd_n6202_cy[2])
  );
  MUXCY   \Madd_n6202_cy<3>  (
    .CI(Madd_n6202_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<3>_rt_10783 ),
    .O(Madd_n6202_cy[3])
  );
  XORCY   \Madd_n6202_xor<3>  (
    .CI(Madd_n6202_cy[2]),
    .LI(\Madd_n6202_cy<3>_rt_10783 ),
    .O(n6202[3])
  );
  MUXCY   \Madd_n6202_cy<4>  (
    .CI(Madd_n6202_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<4>_rt_10784 ),
    .O(Madd_n6202_cy[4])
  );
  XORCY   \Madd_n6202_xor<4>  (
    .CI(Madd_n6202_cy[3]),
    .LI(\Madd_n6202_cy<4>_rt_10784 ),
    .O(n6202[4])
  );
  MUXCY   \Madd_n6202_cy<5>  (
    .CI(Madd_n6202_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<5>_rt_10785 ),
    .O(Madd_n6202_cy[5])
  );
  XORCY   \Madd_n6202_xor<5>  (
    .CI(Madd_n6202_cy[4]),
    .LI(\Madd_n6202_cy<5>_rt_10785 ),
    .O(n6202[5])
  );
  MUXCY   \Madd_n6202_cy<6>  (
    .CI(Madd_n6202_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<6>_rt_10786 ),
    .O(Madd_n6202_cy[6])
  );
  XORCY   \Madd_n6202_xor<6>  (
    .CI(Madd_n6202_cy[5]),
    .LI(\Madd_n6202_cy<6>_rt_10786 ),
    .O(n6202[6])
  );
  MUXCY   \Madd_n6202_cy<7>  (
    .CI(Madd_n6202_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<7>_rt_10787 ),
    .O(Madd_n6202_cy[7])
  );
  XORCY   \Madd_n6202_xor<7>  (
    .CI(Madd_n6202_cy[6]),
    .LI(\Madd_n6202_cy<7>_rt_10787 ),
    .O(n6202[7])
  );
  MUXCY   \Madd_n6202_cy<8>  (
    .CI(Madd_n6202_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<8>_rt_10788 ),
    .O(Madd_n6202_cy[8])
  );
  XORCY   \Madd_n6202_xor<8>  (
    .CI(Madd_n6202_cy[7]),
    .LI(\Madd_n6202_cy<8>_rt_10788 ),
    .O(n6202[8])
  );
  MUXCY   \Madd_n6202_cy<9>  (
    .CI(Madd_n6202_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<9>_rt_10789 ),
    .O(Madd_n6202_cy[9])
  );
  XORCY   \Madd_n6202_xor<9>  (
    .CI(Madd_n6202_cy[8]),
    .LI(\Madd_n6202_cy<9>_rt_10789 ),
    .O(n6202[9])
  );
  MUXCY   \Madd_n6202_cy<10>  (
    .CI(Madd_n6202_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<10>_rt_10790 ),
    .O(Madd_n6202_cy[10])
  );
  XORCY   \Madd_n6202_xor<10>  (
    .CI(Madd_n6202_cy[9]),
    .LI(\Madd_n6202_cy<10>_rt_10790 ),
    .O(n6202[10])
  );
  MUXCY   \Madd_n6202_cy<11>  (
    .CI(Madd_n6202_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<11>_rt_10791 ),
    .O(Madd_n6202_cy[11])
  );
  XORCY   \Madd_n6202_xor<11>  (
    .CI(Madd_n6202_cy[10]),
    .LI(\Madd_n6202_cy<11>_rt_10791 ),
    .O(n6202[11])
  );
  MUXCY   \Madd_n6202_cy<12>  (
    .CI(Madd_n6202_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<12>_rt_10792 ),
    .O(Madd_n6202_cy[12])
  );
  XORCY   \Madd_n6202_xor<12>  (
    .CI(Madd_n6202_cy[11]),
    .LI(\Madd_n6202_cy<12>_rt_10792 ),
    .O(n6202[12])
  );
  MUXCY   \Madd_n6202_cy<13>  (
    .CI(Madd_n6202_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<13>_rt_10793 ),
    .O(Madd_n6202_cy[13])
  );
  XORCY   \Madd_n6202_xor<13>  (
    .CI(Madd_n6202_cy[12]),
    .LI(\Madd_n6202_cy<13>_rt_10793 ),
    .O(n6202[13])
  );
  MUXCY   \Madd_n6202_cy<14>  (
    .CI(Madd_n6202_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<14>_rt_10794 ),
    .O(Madd_n6202_cy[14])
  );
  XORCY   \Madd_n6202_xor<14>  (
    .CI(Madd_n6202_cy[13]),
    .LI(\Madd_n6202_cy<14>_rt_10794 ),
    .O(n6202[14])
  );
  MUXCY   \Madd_n6202_cy<15>  (
    .CI(Madd_n6202_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<15>_rt_10795 ),
    .O(Madd_n6202_cy[15])
  );
  XORCY   \Madd_n6202_xor<15>  (
    .CI(Madd_n6202_cy[14]),
    .LI(\Madd_n6202_cy<15>_rt_10795 ),
    .O(n6202[15])
  );
  MUXCY   \Madd_n6202_cy<16>  (
    .CI(Madd_n6202_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<16>_rt_10796 ),
    .O(Madd_n6202_cy[16])
  );
  XORCY   \Madd_n6202_xor<16>  (
    .CI(Madd_n6202_cy[15]),
    .LI(\Madd_n6202_cy<16>_rt_10796 ),
    .O(n6202[16])
  );
  MUXCY   \Madd_n6202_cy<17>  (
    .CI(Madd_n6202_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<17>_rt_10797 ),
    .O(Madd_n6202_cy[17])
  );
  XORCY   \Madd_n6202_xor<17>  (
    .CI(Madd_n6202_cy[16]),
    .LI(\Madd_n6202_cy<17>_rt_10797 ),
    .O(n6202[17])
  );
  MUXCY   \Madd_n6202_cy<18>  (
    .CI(Madd_n6202_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<18>_rt_10798 ),
    .O(Madd_n6202_cy[18])
  );
  XORCY   \Madd_n6202_xor<18>  (
    .CI(Madd_n6202_cy[17]),
    .LI(\Madd_n6202_cy<18>_rt_10798 ),
    .O(n6202[18])
  );
  MUXCY   \Madd_n6202_cy<19>  (
    .CI(Madd_n6202_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<19>_rt_10799 ),
    .O(Madd_n6202_cy[19])
  );
  XORCY   \Madd_n6202_xor<19>  (
    .CI(Madd_n6202_cy[18]),
    .LI(\Madd_n6202_cy<19>_rt_10799 ),
    .O(n6202[19])
  );
  MUXCY   \Madd_n6202_cy<20>  (
    .CI(Madd_n6202_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<20>_rt_10800 ),
    .O(Madd_n6202_cy[20])
  );
  XORCY   \Madd_n6202_xor<20>  (
    .CI(Madd_n6202_cy[19]),
    .LI(\Madd_n6202_cy<20>_rt_10800 ),
    .O(n6202[20])
  );
  MUXCY   \Madd_n6202_cy<21>  (
    .CI(Madd_n6202_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<21>_rt_10801 ),
    .O(Madd_n6202_cy[21])
  );
  XORCY   \Madd_n6202_xor<21>  (
    .CI(Madd_n6202_cy[20]),
    .LI(\Madd_n6202_cy<21>_rt_10801 ),
    .O(n6202[21])
  );
  MUXCY   \Madd_n6202_cy<22>  (
    .CI(Madd_n6202_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<22>_rt_10802 ),
    .O(Madd_n6202_cy[22])
  );
  XORCY   \Madd_n6202_xor<22>  (
    .CI(Madd_n6202_cy[21]),
    .LI(\Madd_n6202_cy<22>_rt_10802 ),
    .O(n6202[22])
  );
  MUXCY   \Madd_n6202_cy<23>  (
    .CI(Madd_n6202_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<23>_rt_10803 ),
    .O(Madd_n6202_cy[23])
  );
  XORCY   \Madd_n6202_xor<23>  (
    .CI(Madd_n6202_cy[22]),
    .LI(\Madd_n6202_cy<23>_rt_10803 ),
    .O(n6202[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5532),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5533),
    .I4(mux101_125_5534),
    .O(mux101_8_5531)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5532)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5533)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5534)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5537),
    .I3(mux101_131_5536),
    .I4(mux101_123_5538),
    .I5(mux101_113_5539),
    .O(mux101_71_5535)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2523),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2539),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2531),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5536)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2246),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5537)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5538)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2491),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2499),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2483),
    .O(mux101_113_5539)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5542),
    .I3(mux101_13_5541),
    .I4(mux101_121_5543),
    .I5(mux101_112_5544),
    .O(mux101_7_5540)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2231),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5541)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5542)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2459),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2451),
    .O(mux101_121_5543)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2443),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2216),
    .O(mux101_112_5544)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5547),
    .I3(mux101_12_5546),
    .I4(mux101_11_5548),
    .I5(mux101_10_5549),
    .O(mux101_6_5545)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5546)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2419),
    .O(mux101_111_5547)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2411),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2403),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5548)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2201),
    .O(mux101_10_5549)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5551),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5552),
    .I4(mux100_125_5553),
    .O(mux100_8_5550)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5551)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5552)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5553)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5556),
    .I3(mux100_131_5555),
    .I4(mux100_123_5557),
    .I5(mux100_113_5558),
    .O(mux100_71_5554)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2524),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2540),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2532),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5555)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2247),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5556)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5557)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2492),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2500),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2484),
    .O(mux100_113_5558)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_122_5561),
    .I3(mux100_13_5560),
    .I4(mux100_121_5562),
    .I5(mux100_112_5563),
    .O(mux100_7_5559)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2232),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5560)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5561)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2460),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2452),
    .O(mux100_121_5562)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2444),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2217),
    .O(mux100_112_5563)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_111_5566),
    .I3(mux100_12_5565),
    .I4(mux100_11_5567),
    .I5(mux100_10_5568),
    .O(mux100_6_5564)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5565)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2420),
    .O(mux100_111_5566)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2412),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2404),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5567)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2202),
    .O(mux100_10_5568)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5570),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5571),
    .I4(mux102_125_5572),
    .O(mux102_8_5569)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5570)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5571)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5572)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5575),
    .I3(mux102_131_5574),
    .I4(mux102_123_5576),
    .I5(mux102_113_5577),
    .O(mux102_71_5573)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2522),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2538),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2530),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5574)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2245),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5575)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5576)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2490),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2498),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2482),
    .O(mux102_113_5577)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5580),
    .I3(mux102_13_5579),
    .I4(mux102_121_5581),
    .I5(mux102_112_5582),
    .O(mux102_7_5578)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2230),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5579)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5580)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2458),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2450),
    .O(mux102_121_5581)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2442),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2215),
    .O(mux102_112_5582)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5585),
    .I3(mux102_12_5584),
    .I4(mux102_11_5586),
    .I5(mux102_10_5587),
    .O(mux102_6_5583)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5584)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2418),
    .O(mux102_111_5585)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2410),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2402),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5586)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2200),
    .O(mux102_10_5587)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5589),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5590),
    .I4(mux103_125_5591),
    .O(mux103_8_5588)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5589)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5590)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5591)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5594),
    .I3(mux103_131_5593),
    .I4(mux103_123_5595),
    .I5(mux103_113_5596),
    .O(mux103_71_5592)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2529),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2521),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2537),
    .O(mux103_131_5593)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2244),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5594)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5595)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2489),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2497),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2481),
    .O(mux103_113_5596)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5599),
    .I3(mux103_13_5598),
    .I4(mux103_121_5600),
    .I5(mux103_112_5601),
    .O(mux103_7_5597)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2229),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5598)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5599)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2457),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2449),
    .O(mux103_121_5600)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2214),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2441),
    .O(mux103_112_5601)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5604),
    .I3(mux103_12_5603),
    .I4(mux103_11_5605),
    .I5(mux103_10_5606),
    .O(mux103_6_5602)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5603)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2417),
    .O(mux103_111_5604)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2401),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2409),
    .O(mux103_11_5605)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2199),
    .O(mux103_10_5606)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5607)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5608)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5609)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5612),
    .I3(mux106_131_5611),
    .I4(mux106_123_5613),
    .I5(mux106_112_5614),
    .O(mux106_71_5610)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2526),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2518),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2534),
    .O(mux106_131_5611)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5612)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5613)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2486),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2494),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2478),
    .O(mux106_112_5614)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5615)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5616)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2454),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2446),
    .O(mux106_121_5617)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2438),
    .O(mux106_111_5618)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux106_10_f7_5620),
    .O(mux106_6_5619)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5621),
    .I1(mux106_11_5622),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5620)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2414),
    .O(mux106_12_5621)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5622)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5625),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5626),
    .I4(mux104_125_5627),
    .O(mux104_8_5624)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5625)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5626)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5627)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5630),
    .I3(mux104_131_5629),
    .I4(mux104_123_5631),
    .I5(mux104_113_5632),
    .O(mux104_71_5628)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2528),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2520),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2536),
    .O(mux104_131_5629)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2243),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5630)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5631)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2488),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2496),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2480),
    .O(mux104_113_5632)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_122_5635),
    .I3(mux104_13_5634),
    .I4(mux104_121_5636),
    .I5(mux104_112_5637),
    .O(mux104_7_5633)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2228),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5634)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5635)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2456),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2448),
    .O(mux104_121_5636)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2213),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2440),
    .O(mux104_112_5637)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_111_5640),
    .I3(mux104_12_5639),
    .I4(mux104_11_5641),
    .I5(mux104_10_5642),
    .O(mux104_6_5638)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5639)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2416),
    .O(mux104_111_5640)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2400),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2408),
    .O(mux104_11_5641)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2198),
    .O(mux104_10_5642)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5644),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5645),
    .I4(mux105_125_5646),
    .O(mux105_8_5643)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5644)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5645)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5646)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5649),
    .I3(mux105_131_5648),
    .I4(mux105_123_5650),
    .I5(mux105_113_5651),
    .O(mux105_71_5647)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2527),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2519),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2535),
    .O(mux105_131_5648)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2242),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5649)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5650)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2487),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2495),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2479),
    .O(mux105_113_5651)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2227),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5652)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5653)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2455),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2447),
    .O(mux105_121_5654)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2212),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2439),
    .O(mux105_112_5655)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5656)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2415),
    .O(mux105_111_5657)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2399),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2407),
    .O(mux105_11_5658)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2197),
    .O(mux105_10_5659)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(mux107_14_5660)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5661)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5662)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5663)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5666),
    .I3(mux107_131_5665),
    .I4(mux107_123_5667),
    .I5(mux107_112_5668),
    .O(mux107_71_5664)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2525),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2517),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2533),
    .O(mux107_131_5665)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5666)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5667)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2485),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2493),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2477),
    .O(mux107_112_5668)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5669)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5670)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2453),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2445),
    .O(mux107_121_5671)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2437),
    .O(mux107_111_5672)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5677 ),
    .I2(mux107_10_f7_5674),
    .O(mux107_6_5673)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5675),
    .I1(mux107_11_5676),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5674)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2413),
    .O(mux107_12_5675)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5676)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_10804 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_10804 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10805 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10805 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10806 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10806 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10807 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10807 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10808 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10808 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10809 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10809 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10810 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10810 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10811 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10811 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10812 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10812 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10813 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10813 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10814 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10814 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10815 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10815 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10816 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10816 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10817 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10817 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10818 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10818 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10819 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10819 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10820 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10820 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10821 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10821 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10822 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10822 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10823 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10823 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10824 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10824 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10825 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10825 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10826 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10826 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10827 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10827 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10828 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10828 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10829 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10829 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10830 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10830 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10831 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10831 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10832 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10832 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10833 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10833 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10834 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10834 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_11016 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5820),
    .I1(inst_LPM_MUX1_3_f7_5823),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5821),
    .I1(inst_LPM_MUX1_51_5822),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX1_4_f7_5820)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5821)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5822)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5824),
    .I1(inst_LPM_MUX1_4_5825),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX1_3_f7_5823)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5824)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5825)
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5826),
    .I1(inst_LPM_MUX_3_f7_5829),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5827),
    .I1(inst_LPM_MUX_51_5828),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX_4_f7_5826)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5827)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5828)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5830),
    .I1(inst_LPM_MUX_4_5831),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX_3_f7_5829)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5830)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5831)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5832),
    .I1(inst_LPM_MUX2_3_f7_5835),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5833),
    .I1(inst_LPM_MUX2_51_5834),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX2_4_f7_5832)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5833)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5834)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5836),
    .I1(inst_LPM_MUX2_4_5837),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX2_3_f7_5835)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5836)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5837)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5838),
    .I1(inst_LPM_MUX3_3_f7_5841),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5839),
    .I1(inst_LPM_MUX3_51_5840),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX3_4_f7_5838)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5839)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5840)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5842),
    .I1(inst_LPM_MUX3_4_5843),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX3_3_f7_5841)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5842)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5843)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5844),
    .I1(inst_LPM_MUX6_3_f7_5847),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5845),
    .I1(inst_LPM_MUX6_51_5846),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX6_4_f7_5844)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5845)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5846)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5848),
    .I1(inst_LPM_MUX6_4_5849),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX6_3_f7_5847)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5848)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5849)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5850),
    .I1(inst_LPM_MUX4_3_f7_5853),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5851),
    .I1(inst_LPM_MUX4_51_5852),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX4_4_f7_5850)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5851)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5852)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5854),
    .I1(inst_LPM_MUX4_4_5855),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX4_3_f7_5853)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5854)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5855)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5856),
    .I1(inst_LPM_MUX5_3_f7_5859),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5857),
    .I1(inst_LPM_MUX5_51_5858),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX5_4_f7_5856)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5857)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5858)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5860),
    .I1(inst_LPM_MUX5_4_5861),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX5_3_f7_5859)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5860)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5861)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5862),
    .I1(inst_LPM_MUX7_3_f7_5865),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5863),
    .I1(inst_LPM_MUX7_51_5864),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX7_4_f7_5862)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5863)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5864)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5866),
    .I1(inst_LPM_MUX7_4_5867),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX7_3_f7_5865)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5866)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5867)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5868),
    .I1(inst_LPM_MUX8_3_f7_5871),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5869),
    .I1(inst_LPM_MUX8_51_5870),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX8_4_f7_5868)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5869)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5870)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5872),
    .I1(inst_LPM_MUX8_4_5873),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX8_3_f7_5871)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5872)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5873)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5874),
    .I1(inst_LPM_MUX11_3_f7_5877),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5875),
    .I1(inst_LPM_MUX11_51_5876),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX11_4_f7_5874)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5875)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5876)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5878),
    .I1(inst_LPM_MUX11_4_5879),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX11_3_f7_5877)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5878)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5879)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5880),
    .I1(inst_LPM_MUX9_3_f7_5883),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5881),
    .I1(inst_LPM_MUX9_51_5882),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX9_4_f7_5880)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5881)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5882)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5884),
    .I1(inst_LPM_MUX9_4_5885),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX9_3_f7_5883)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5884)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5885)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5886),
    .I1(inst_LPM_MUX10_3_f7_5889),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5887),
    .I1(inst_LPM_MUX10_51_5888),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX10_4_f7_5886)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5887)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5888)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5890),
    .I1(inst_LPM_MUX10_4_5891),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX10_3_f7_5889)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5890)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5891)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5892),
    .I1(inst_LPM_MUX12_3_f7_5895),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5893),
    .I1(inst_LPM_MUX12_51_5894),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX12_4_f7_5892)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5893)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5894)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5896),
    .I1(inst_LPM_MUX12_4_5897),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX12_3_f7_5895)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5896)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5897)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5898),
    .I1(inst_LPM_MUX13_3_f7_5901),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5899),
    .I1(inst_LPM_MUX13_51_5900),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX13_4_f7_5898)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5899)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5900)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5902),
    .I1(inst_LPM_MUX13_4_5903),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX13_3_f7_5901)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5902)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5903)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5904),
    .I1(inst_LPM_MUX16_3_f7_5907),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5905),
    .I1(inst_LPM_MUX16_51_5906),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX16_4_f7_5904)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5905)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5906)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5908),
    .I1(inst_LPM_MUX16_4_5909),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX16_3_f7_5907)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5908)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5909)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5910),
    .I1(inst_LPM_MUX14_3_f7_5913),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5911),
    .I1(inst_LPM_MUX14_51_5912),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX14_4_f7_5910)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5911)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5912)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5914),
    .I1(inst_LPM_MUX14_4_5915),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX14_3_f7_5913)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5914)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5915)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5916),
    .I1(inst_LPM_MUX15_3_f7_5919),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5917),
    .I1(inst_LPM_MUX15_51_5918),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX15_4_f7_5916)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5917)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5918)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5920),
    .I1(inst_LPM_MUX15_4_5921),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX15_3_f7_5919)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5920)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5921)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5922),
    .I1(inst_LPM_MUX17_3_f7_5925),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5923),
    .I1(inst_LPM_MUX17_51_5924),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX17_4_f7_5922)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5923)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5924)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5926),
    .I1(inst_LPM_MUX17_4_5927),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX17_3_f7_5925)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5926)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5927)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5928),
    .I1(inst_LPM_MUX18_3_f7_5931),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5929),
    .I1(inst_LPM_MUX18_51_5930),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX18_4_f7_5928)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5929)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5930)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5932),
    .I1(inst_LPM_MUX18_4_5933),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX18_3_f7_5931)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5932)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5933)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5934),
    .I1(inst_LPM_MUX21_3_f7_5937),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5935),
    .I1(inst_LPM_MUX21_51_5936),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX21_4_f7_5934)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5935)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5936)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5938),
    .I1(inst_LPM_MUX21_4_5939),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX21_3_f7_5937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5938)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5939)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5940),
    .I1(inst_LPM_MUX19_3_f7_5943),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5941),
    .I1(inst_LPM_MUX19_51_5942),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX19_4_f7_5940)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5941)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5942)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5944),
    .I1(inst_LPM_MUX19_4_5945),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX19_3_f7_5943)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5944)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5945)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5946),
    .I1(inst_LPM_MUX20_3_f7_5949),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5947),
    .I1(inst_LPM_MUX20_51_5948),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX20_4_f7_5946)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5947)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5948)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5950),
    .I1(inst_LPM_MUX20_4_5951),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX20_3_f7_5949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5950)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5951)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5952),
    .I1(inst_LPM_MUX22_3_f7_5955),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5953),
    .I1(inst_LPM_MUX22_51_5954),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX22_4_f7_5952)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5953)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5954)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5956),
    .I1(inst_LPM_MUX22_4_5957),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX22_3_f7_5955)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5956)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5957)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5958),
    .I1(inst_LPM_MUX23_3_f7_5961),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5959),
    .I1(inst_LPM_MUX23_51_5960),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX23_4_f7_5958)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5959)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5960)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5962),
    .I1(inst_LPM_MUX23_4_5963),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX23_3_f7_5961)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5962)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5963)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5964),
    .I1(inst_LPM_MUX26_3_f7_5967),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5965),
    .I1(inst_LPM_MUX26_51_5966),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX26_4_f7_5964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5965)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5966)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5968),
    .I1(inst_LPM_MUX26_4_5969),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX26_3_f7_5967)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5968)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5969)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5970),
    .I1(inst_LPM_MUX24_3_f7_5973),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5971),
    .I1(inst_LPM_MUX24_51_5972),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX24_4_f7_5970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5971)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5972)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5974),
    .I1(inst_LPM_MUX24_4_5975),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX24_3_f7_5973)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5974)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5975)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5976),
    .I1(inst_LPM_MUX25_3_f7_5979),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5977),
    .I1(inst_LPM_MUX25_51_5978),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX25_4_f7_5976)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5977)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5978)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5980),
    .I1(inst_LPM_MUX25_4_5981),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX25_3_f7_5979)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5980)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5981)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5982),
    .I1(inst_LPM_MUX27_3_f7_5985),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5983),
    .I1(inst_LPM_MUX27_51_5984),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX27_4_f7_5982)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5983)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5984)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5986),
    .I1(inst_LPM_MUX27_4_5987),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX27_3_f7_5985)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5986)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5987)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5988),
    .I1(inst_LPM_MUX28_3_f7_5991),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5989),
    .I1(inst_LPM_MUX28_51_5990),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX28_4_f7_5988)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5989)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5990)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_5992),
    .I1(inst_LPM_MUX28_4_5993),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX28_3_f7_5991)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_5992)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_5993)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5994),
    .I1(inst_LPM_MUX29_3_f7_5997),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5995),
    .I1(inst_LPM_MUX29_51_5996),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX29_4_f7_5994)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5995)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5996)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5998),
    .I1(inst_LPM_MUX29_4_5999),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX29_3_f7_5997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5998)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5999)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_6000),
    .I1(inst_LPM_MUX30_3_f7_6003),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_6001),
    .I1(inst_LPM_MUX30_51_6002),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX30_4_f7_6000)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_6001)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_6002)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_6004),
    .I1(inst_LPM_MUX30_4_6005),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX30_3_f7_6003)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_6004)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_6005)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_6006),
    .I1(inst_LPM_MUX31_3_f7_6009),
    .S(inst_LPM_FF_0_5052),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_6007),
    .I1(inst_LPM_MUX31_51_6008),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX31_4_f7_6006)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_6007)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_6008)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_6010),
    .I1(inst_LPM_MUX31_4_6011),
    .S(inst_LPM_FF_1_5051),
    .O(inst_LPM_MUX31_3_f7_6009)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_6010)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_5050),
    .I1(inst_LPM_FF_3_5049),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_6011)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>  (
    .I0(\picorv32/mem_addr [15]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(_n6522[2]),
    .I4(_n6522[1]),
    .I5(_n6522[0]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6012 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6012 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6013 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>  (
    .I0(\picorv32/mem_addr [18]),
    .I1(\picorv32/mem_addr [17]),
    .I2(\picorv32/mem_addr [16]),
    .I3(_n6522[5]),
    .I4(_n6522[4]),
    .I5(_n6522[3]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6014 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6013 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6014 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6015 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>  (
    .I0(\picorv32/mem_addr [21]),
    .I1(\picorv32/mem_addr [20]),
    .I2(\picorv32/mem_addr [19]),
    .I3(_n6522[8]),
    .I4(_n6522[7]),
    .I5(_n6522[6]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6016 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6015 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6016 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6017 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [23]),
    .I2(\picorv32/mem_addr [22]),
    .I3(_n6522[11]),
    .I4(_n6522[10]),
    .I5(_n6522[9]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6018 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6017 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6018 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6019 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>  (
    .I0(\picorv32/mem_addr [27]),
    .I1(\picorv32/mem_addr [26]),
    .I2(\picorv32/mem_addr [25]),
    .I3(_n6522[14]),
    .I4(_n6522[13]),
    .I5(_n6522[12]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6020 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6019 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6020 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6021 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .I3(_n6522[17]),
    .I4(_n6522[16]),
    .I5(_n6522[15]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6022 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6021 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6022 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6023 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>  (
    .I0(_n6522[19]),
    .I1(_n6522[20]),
    .I2(_n6522[21]),
    .I3(_n6522[22]),
    .I4(_n6522[18]),
    .I5(\picorv32/mem_addr [31]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6024 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6023 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6024 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3398 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3417 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3434 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_585_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3440 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2592_o ),
    .DOUT(dna_do)
  );
  XORCY   \picorv32/Mcount_count_instr_xor<63>  (
    .CI(\picorv32/Mcount_count_instr_cy [62]),
    .LI(\picorv32/Mcount_count_instr_xor<63>_rt_11017 ),
    .O(\picorv32/Result<63>1 )
  );
  XORCY   \picorv32/Mcount_count_instr_xor<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .LI(\picorv32/Mcount_count_instr_cy<62>_rt_10835 ),
    .O(\picorv32/Result<62>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<62>_rt_10835 ),
    .O(\picorv32/Mcount_count_instr_cy [62])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .LI(\picorv32/Mcount_count_instr_cy<61>_rt_10836 ),
    .O(\picorv32/Result<61>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<61>_rt_10836 ),
    .O(\picorv32/Mcount_count_instr_cy [61])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .LI(\picorv32/Mcount_count_instr_cy<60>_rt_10837 ),
    .O(\picorv32/Result<60>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<60>_rt_10837 ),
    .O(\picorv32/Mcount_count_instr_cy [60])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .LI(\picorv32/Mcount_count_instr_cy<59>_rt_10838 ),
    .O(\picorv32/Result<59>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<59>_rt_10838 ),
    .O(\picorv32/Mcount_count_instr_cy [59])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .LI(\picorv32/Mcount_count_instr_cy<58>_rt_10839 ),
    .O(\picorv32/Result<58>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<58>_rt_10839 ),
    .O(\picorv32/Mcount_count_instr_cy [58])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .LI(\picorv32/Mcount_count_instr_cy<57>_rt_10840 ),
    .O(\picorv32/Result<57>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<57>_rt_10840 ),
    .O(\picorv32/Mcount_count_instr_cy [57])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .LI(\picorv32/Mcount_count_instr_cy<56>_rt_10841 ),
    .O(\picorv32/Result<56>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<56>_rt_10841 ),
    .O(\picorv32/Mcount_count_instr_cy [56])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .LI(\picorv32/Mcount_count_instr_cy<55>_rt_10842 ),
    .O(\picorv32/Result<55>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<55>_rt_10842 ),
    .O(\picorv32/Mcount_count_instr_cy [55])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .LI(\picorv32/Mcount_count_instr_cy<54>_rt_10843 ),
    .O(\picorv32/Result<54>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<54>_rt_10843 ),
    .O(\picorv32/Mcount_count_instr_cy [54])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .LI(\picorv32/Mcount_count_instr_cy<53>_rt_10844 ),
    .O(\picorv32/Result<53>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<53>_rt_10844 ),
    .O(\picorv32/Mcount_count_instr_cy [53])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .LI(\picorv32/Mcount_count_instr_cy<52>_rt_10845 ),
    .O(\picorv32/Result<52>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<52>_rt_10845 ),
    .O(\picorv32/Mcount_count_instr_cy [52])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .LI(\picorv32/Mcount_count_instr_cy<51>_rt_10846 ),
    .O(\picorv32/Result<51>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<51>_rt_10846 ),
    .O(\picorv32/Mcount_count_instr_cy [51])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .LI(\picorv32/Mcount_count_instr_cy<50>_rt_10847 ),
    .O(\picorv32/Result<50>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<50>_rt_10847 ),
    .O(\picorv32/Mcount_count_instr_cy [50])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .LI(\picorv32/Mcount_count_instr_cy<49>_rt_10848 ),
    .O(\picorv32/Result<49>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<49>_rt_10848 ),
    .O(\picorv32/Mcount_count_instr_cy [49])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .LI(\picorv32/Mcount_count_instr_cy<48>_rt_10849 ),
    .O(\picorv32/Result<48>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<48>_rt_10849 ),
    .O(\picorv32/Mcount_count_instr_cy [48])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .LI(\picorv32/Mcount_count_instr_cy<47>_rt_10850 ),
    .O(\picorv32/Result<47>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<47>_rt_10850 ),
    .O(\picorv32/Mcount_count_instr_cy [47])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .LI(\picorv32/Mcount_count_instr_cy<46>_rt_10851 ),
    .O(\picorv32/Result<46>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<46>_rt_10851 ),
    .O(\picorv32/Mcount_count_instr_cy [46])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .LI(\picorv32/Mcount_count_instr_cy<45>_rt_10852 ),
    .O(\picorv32/Result<45>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<45>_rt_10852 ),
    .O(\picorv32/Mcount_count_instr_cy [45])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .LI(\picorv32/Mcount_count_instr_cy<44>_rt_10853 ),
    .O(\picorv32/Result<44>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<44>_rt_10853 ),
    .O(\picorv32/Mcount_count_instr_cy [44])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .LI(\picorv32/Mcount_count_instr_cy<43>_rt_10854 ),
    .O(\picorv32/Result<43>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<43>_rt_10854 ),
    .O(\picorv32/Mcount_count_instr_cy [43])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .LI(\picorv32/Mcount_count_instr_cy<42>_rt_10855 ),
    .O(\picorv32/Result<42>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<42>_rt_10855 ),
    .O(\picorv32/Mcount_count_instr_cy [42])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .LI(\picorv32/Mcount_count_instr_cy<41>_rt_10856 ),
    .O(\picorv32/Result<41>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<41>_rt_10856 ),
    .O(\picorv32/Mcount_count_instr_cy [41])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .LI(\picorv32/Mcount_count_instr_cy<40>_rt_10857 ),
    .O(\picorv32/Result<40>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<40>_rt_10857 ),
    .O(\picorv32/Mcount_count_instr_cy [40])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .LI(\picorv32/Mcount_count_instr_cy<39>_rt_10858 ),
    .O(\picorv32/Result<39>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<39>_rt_10858 ),
    .O(\picorv32/Mcount_count_instr_cy [39])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .LI(\picorv32/Mcount_count_instr_cy<38>_rt_10859 ),
    .O(\picorv32/Result<38>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<38>_rt_10859 ),
    .O(\picorv32/Mcount_count_instr_cy [38])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .LI(\picorv32/Mcount_count_instr_cy<37>_rt_10860 ),
    .O(\picorv32/Result<37>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<37>_rt_10860 ),
    .O(\picorv32/Mcount_count_instr_cy [37])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .LI(\picorv32/Mcount_count_instr_cy<36>_rt_10861 ),
    .O(\picorv32/Result<36>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<36>_rt_10861 ),
    .O(\picorv32/Mcount_count_instr_cy [36])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .LI(\picorv32/Mcount_count_instr_cy<35>_rt_10862 ),
    .O(\picorv32/Result<35>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<35>_rt_10862 ),
    .O(\picorv32/Mcount_count_instr_cy [35])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .LI(\picorv32/Mcount_count_instr_cy<34>_rt_10863 ),
    .O(\picorv32/Result<34>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<34>_rt_10863 ),
    .O(\picorv32/Mcount_count_instr_cy [34])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .LI(\picorv32/Mcount_count_instr_cy<33>_rt_10864 ),
    .O(\picorv32/Result<33>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<33>_rt_10864 ),
    .O(\picorv32/Mcount_count_instr_cy [33])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .LI(\picorv32/Mcount_count_instr_cy<32>_rt_10865 ),
    .O(\picorv32/Result<32>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<32>_rt_10865 ),
    .O(\picorv32/Mcount_count_instr_cy [32])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .LI(\picorv32/Mcount_count_instr_cy<31>_rt_10866 ),
    .O(\picorv32/Result<31>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<31>_rt_10866 ),
    .O(\picorv32/Mcount_count_instr_cy [31])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .LI(\picorv32/Mcount_count_instr_cy<30>_rt_10867 ),
    .O(\picorv32/Result<30>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<30>_rt_10867 ),
    .O(\picorv32/Mcount_count_instr_cy [30])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .LI(\picorv32/Mcount_count_instr_cy<29>_rt_10868 ),
    .O(\picorv32/Result<29>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<29>_rt_10868 ),
    .O(\picorv32/Mcount_count_instr_cy [29])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .LI(\picorv32/Mcount_count_instr_cy<28>_rt_10869 ),
    .O(\picorv32/Result<28>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<28>_rt_10869 ),
    .O(\picorv32/Mcount_count_instr_cy [28])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .LI(\picorv32/Mcount_count_instr_cy<27>_rt_10870 ),
    .O(\picorv32/Result<27>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<27>_rt_10870 ),
    .O(\picorv32/Mcount_count_instr_cy [27])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .LI(\picorv32/Mcount_count_instr_cy<26>_rt_10871 ),
    .O(\picorv32/Result<26>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<26>_rt_10871 ),
    .O(\picorv32/Mcount_count_instr_cy [26])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .LI(\picorv32/Mcount_count_instr_cy<25>_rt_10872 ),
    .O(\picorv32/Result<25>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<25>_rt_10872 ),
    .O(\picorv32/Mcount_count_instr_cy [25])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .LI(\picorv32/Mcount_count_instr_cy<24>_rt_10873 ),
    .O(\picorv32/Result<24>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<24>_rt_10873 ),
    .O(\picorv32/Mcount_count_instr_cy [24])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .LI(\picorv32/Mcount_count_instr_cy<23>_rt_10874 ),
    .O(\picorv32/Result<23>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<23>_rt_10874 ),
    .O(\picorv32/Mcount_count_instr_cy [23])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .LI(\picorv32/Mcount_count_instr_cy<22>_rt_10875 ),
    .O(\picorv32/Result<22>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<22>_rt_10875 ),
    .O(\picorv32/Mcount_count_instr_cy [22])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .LI(\picorv32/Mcount_count_instr_cy<21>_rt_10876 ),
    .O(\picorv32/Result<21>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<21>_rt_10876 ),
    .O(\picorv32/Mcount_count_instr_cy [21])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .LI(\picorv32/Mcount_count_instr_cy<20>_rt_10877 ),
    .O(\picorv32/Result<20>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<20>_rt_10877 ),
    .O(\picorv32/Mcount_count_instr_cy [20])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .LI(\picorv32/Mcount_count_instr_cy<19>_rt_10878 ),
    .O(\picorv32/Result<19>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<19>_rt_10878 ),
    .O(\picorv32/Mcount_count_instr_cy [19])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .LI(\picorv32/Mcount_count_instr_cy<18>_rt_10879 ),
    .O(\picorv32/Result<18>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<18>_rt_10879 ),
    .O(\picorv32/Mcount_count_instr_cy [18])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .LI(\picorv32/Mcount_count_instr_cy<17>_rt_10880 ),
    .O(\picorv32/Result<17>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<17>_rt_10880 ),
    .O(\picorv32/Mcount_count_instr_cy [17])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .LI(\picorv32/Mcount_count_instr_cy<16>_rt_10881 ),
    .O(\picorv32/Result<16>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<16>_rt_10881 ),
    .O(\picorv32/Mcount_count_instr_cy [16])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .LI(\picorv32/Mcount_count_instr_cy<15>_rt_10882 ),
    .O(\picorv32/Result<15>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<15>_rt_10882 ),
    .O(\picorv32/Mcount_count_instr_cy [15])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .LI(\picorv32/Mcount_count_instr_cy<14>_rt_10883 ),
    .O(\picorv32/Result<14>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<14>_rt_10883 ),
    .O(\picorv32/Mcount_count_instr_cy [14])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .LI(\picorv32/Mcount_count_instr_cy<13>_rt_10884 ),
    .O(\picorv32/Result<13>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<13>_rt_10884 ),
    .O(\picorv32/Mcount_count_instr_cy [13])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .LI(\picorv32/Mcount_count_instr_cy<12>_rt_10885 ),
    .O(\picorv32/Result<12>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<12>_rt_10885 ),
    .O(\picorv32/Mcount_count_instr_cy [12])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .LI(\picorv32/Mcount_count_instr_cy<11>_rt_10886 ),
    .O(\picorv32/Result<11>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<11>_rt_10886 ),
    .O(\picorv32/Mcount_count_instr_cy [11])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .LI(\picorv32/Mcount_count_instr_cy<10>_rt_10887 ),
    .O(\picorv32/Result<10>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<10>_rt_10887 ),
    .O(\picorv32/Mcount_count_instr_cy [10])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .LI(\picorv32/Mcount_count_instr_cy<9>_rt_10888 ),
    .O(\picorv32/Result<9>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<9>_rt_10888 ),
    .O(\picorv32/Mcount_count_instr_cy [9])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .LI(\picorv32/Mcount_count_instr_cy<8>_rt_10889 ),
    .O(\picorv32/Result<8>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<8>_rt_10889 ),
    .O(\picorv32/Mcount_count_instr_cy [8])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .LI(\picorv32/Mcount_count_instr_cy<7>_rt_10890 ),
    .O(\picorv32/Result<7>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<7>_rt_10890 ),
    .O(\picorv32/Mcount_count_instr_cy [7])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .LI(\picorv32/Mcount_count_instr_cy<6>_rt_10891 ),
    .O(\picorv32/Result<6>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<6>_rt_10891 ),
    .O(\picorv32/Mcount_count_instr_cy [6])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .LI(\picorv32/Mcount_count_instr_cy<5>_rt_10892 ),
    .O(\picorv32/Result<5>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<5>_rt_10892 ),
    .O(\picorv32/Mcount_count_instr_cy [5])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .LI(\picorv32/Mcount_count_instr_cy<4>_rt_10893 ),
    .O(\picorv32/Result<4>1 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<4>_rt_10893 ),
    .O(\picorv32/Mcount_count_instr_cy [4])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .LI(\picorv32/Mcount_count_instr_cy<3>_rt_10894 ),
    .O(\picorv32/Result<3>2 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<3>_rt_10894 ),
    .O(\picorv32/Mcount_count_instr_cy [3])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .LI(\picorv32/Mcount_count_instr_cy<2>_rt_10895 ),
    .O(\picorv32/Result<2>2 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<2>_rt_10895 ),
    .O(\picorv32/Mcount_count_instr_cy [2])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .LI(\picorv32/Mcount_count_instr_cy<1>_rt_10896 ),
    .O(\picorv32/Result<1>2 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_instr_cy<1>_rt_10896 ),
    .O(\picorv32/Mcount_count_instr_cy [1])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Result<0>2 )
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Mcount_count_instr_cy [0])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<63>  (
    .CI(\picorv32/Mcount_count_cycle_cy [62]),
    .LI(\picorv32/Mcount_count_cycle_xor<63>_rt_11018 ),
    .O(\picorv32/Result [63])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .LI(\picorv32/Mcount_count_cycle_cy<62>_rt_10897 ),
    .O(\picorv32/Result [62])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<62>_rt_10897 ),
    .O(\picorv32/Mcount_count_cycle_cy [62])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .LI(\picorv32/Mcount_count_cycle_cy<61>_rt_10898 ),
    .O(\picorv32/Result [61])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<61>_rt_10898 ),
    .O(\picorv32/Mcount_count_cycle_cy [61])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .LI(\picorv32/Mcount_count_cycle_cy<60>_rt_10899 ),
    .O(\picorv32/Result [60])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<60>_rt_10899 ),
    .O(\picorv32/Mcount_count_cycle_cy [60])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .LI(\picorv32/Mcount_count_cycle_cy<59>_rt_10900 ),
    .O(\picorv32/Result [59])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<59>_rt_10900 ),
    .O(\picorv32/Mcount_count_cycle_cy [59])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .LI(\picorv32/Mcount_count_cycle_cy<58>_rt_10901 ),
    .O(\picorv32/Result [58])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<58>_rt_10901 ),
    .O(\picorv32/Mcount_count_cycle_cy [58])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .LI(\picorv32/Mcount_count_cycle_cy<57>_rt_10902 ),
    .O(\picorv32/Result [57])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<57>_rt_10902 ),
    .O(\picorv32/Mcount_count_cycle_cy [57])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .LI(\picorv32/Mcount_count_cycle_cy<56>_rt_10903 ),
    .O(\picorv32/Result [56])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<56>_rt_10903 ),
    .O(\picorv32/Mcount_count_cycle_cy [56])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .LI(\picorv32/Mcount_count_cycle_cy<55>_rt_10904 ),
    .O(\picorv32/Result [55])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<55>_rt_10904 ),
    .O(\picorv32/Mcount_count_cycle_cy [55])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .LI(\picorv32/Mcount_count_cycle_cy<54>_rt_10905 ),
    .O(\picorv32/Result [54])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<54>_rt_10905 ),
    .O(\picorv32/Mcount_count_cycle_cy [54])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .LI(\picorv32/Mcount_count_cycle_cy<53>_rt_10906 ),
    .O(\picorv32/Result [53])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<53>_rt_10906 ),
    .O(\picorv32/Mcount_count_cycle_cy [53])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .LI(\picorv32/Mcount_count_cycle_cy<52>_rt_10907 ),
    .O(\picorv32/Result [52])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<52>_rt_10907 ),
    .O(\picorv32/Mcount_count_cycle_cy [52])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .LI(\picorv32/Mcount_count_cycle_cy<51>_rt_10908 ),
    .O(\picorv32/Result [51])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<51>_rt_10908 ),
    .O(\picorv32/Mcount_count_cycle_cy [51])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .LI(\picorv32/Mcount_count_cycle_cy<50>_rt_10909 ),
    .O(\picorv32/Result [50])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<50>_rt_10909 ),
    .O(\picorv32/Mcount_count_cycle_cy [50])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .LI(\picorv32/Mcount_count_cycle_cy<49>_rt_10910 ),
    .O(\picorv32/Result [49])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<49>_rt_10910 ),
    .O(\picorv32/Mcount_count_cycle_cy [49])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .LI(\picorv32/Mcount_count_cycle_cy<48>_rt_10911 ),
    .O(\picorv32/Result [48])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<48>_rt_10911 ),
    .O(\picorv32/Mcount_count_cycle_cy [48])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .LI(\picorv32/Mcount_count_cycle_cy<47>_rt_10912 ),
    .O(\picorv32/Result [47])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<47>_rt_10912 ),
    .O(\picorv32/Mcount_count_cycle_cy [47])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .LI(\picorv32/Mcount_count_cycle_cy<46>_rt_10913 ),
    .O(\picorv32/Result [46])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<46>_rt_10913 ),
    .O(\picorv32/Mcount_count_cycle_cy [46])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .LI(\picorv32/Mcount_count_cycle_cy<45>_rt_10914 ),
    .O(\picorv32/Result [45])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<45>_rt_10914 ),
    .O(\picorv32/Mcount_count_cycle_cy [45])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .LI(\picorv32/Mcount_count_cycle_cy<44>_rt_10915 ),
    .O(\picorv32/Result [44])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<44>_rt_10915 ),
    .O(\picorv32/Mcount_count_cycle_cy [44])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .LI(\picorv32/Mcount_count_cycle_cy<43>_rt_10916 ),
    .O(\picorv32/Result [43])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<43>_rt_10916 ),
    .O(\picorv32/Mcount_count_cycle_cy [43])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .LI(\picorv32/Mcount_count_cycle_cy<42>_rt_10917 ),
    .O(\picorv32/Result [42])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<42>_rt_10917 ),
    .O(\picorv32/Mcount_count_cycle_cy [42])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .LI(\picorv32/Mcount_count_cycle_cy<41>_rt_10918 ),
    .O(\picorv32/Result [41])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<41>_rt_10918 ),
    .O(\picorv32/Mcount_count_cycle_cy [41])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .LI(\picorv32/Mcount_count_cycle_cy<40>_rt_10919 ),
    .O(\picorv32/Result [40])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<40>_rt_10919 ),
    .O(\picorv32/Mcount_count_cycle_cy [40])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .LI(\picorv32/Mcount_count_cycle_cy<39>_rt_10920 ),
    .O(\picorv32/Result [39])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<39>_rt_10920 ),
    .O(\picorv32/Mcount_count_cycle_cy [39])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .LI(\picorv32/Mcount_count_cycle_cy<38>_rt_10921 ),
    .O(\picorv32/Result [38])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<38>_rt_10921 ),
    .O(\picorv32/Mcount_count_cycle_cy [38])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .LI(\picorv32/Mcount_count_cycle_cy<37>_rt_10922 ),
    .O(\picorv32/Result [37])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<37>_rt_10922 ),
    .O(\picorv32/Mcount_count_cycle_cy [37])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .LI(\picorv32/Mcount_count_cycle_cy<36>_rt_10923 ),
    .O(\picorv32/Result [36])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<36>_rt_10923 ),
    .O(\picorv32/Mcount_count_cycle_cy [36])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .LI(\picorv32/Mcount_count_cycle_cy<35>_rt_10924 ),
    .O(\picorv32/Result [35])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<35>_rt_10924 ),
    .O(\picorv32/Mcount_count_cycle_cy [35])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .LI(\picorv32/Mcount_count_cycle_cy<34>_rt_10925 ),
    .O(\picorv32/Result [34])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<34>_rt_10925 ),
    .O(\picorv32/Mcount_count_cycle_cy [34])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .LI(\picorv32/Mcount_count_cycle_cy<33>_rt_10926 ),
    .O(\picorv32/Result [33])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<33>_rt_10926 ),
    .O(\picorv32/Mcount_count_cycle_cy [33])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .LI(\picorv32/Mcount_count_cycle_cy<32>_rt_10927 ),
    .O(\picorv32/Result [32])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<32>_rt_10927 ),
    .O(\picorv32/Mcount_count_cycle_cy [32])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .LI(\picorv32/Mcount_count_cycle_cy<31>_rt_10928 ),
    .O(\picorv32/Result [31])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<31>_rt_10928 ),
    .O(\picorv32/Mcount_count_cycle_cy [31])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .LI(\picorv32/Mcount_count_cycle_cy<30>_rt_10929 ),
    .O(\picorv32/Result [30])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<30>_rt_10929 ),
    .O(\picorv32/Mcount_count_cycle_cy [30])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .LI(\picorv32/Mcount_count_cycle_cy<29>_rt_10930 ),
    .O(\picorv32/Result [29])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<29>_rt_10930 ),
    .O(\picorv32/Mcount_count_cycle_cy [29])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .LI(\picorv32/Mcount_count_cycle_cy<28>_rt_10931 ),
    .O(\picorv32/Result [28])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<28>_rt_10931 ),
    .O(\picorv32/Mcount_count_cycle_cy [28])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .LI(\picorv32/Mcount_count_cycle_cy<27>_rt_10932 ),
    .O(\picorv32/Result [27])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<27>_rt_10932 ),
    .O(\picorv32/Mcount_count_cycle_cy [27])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .LI(\picorv32/Mcount_count_cycle_cy<26>_rt_10933 ),
    .O(\picorv32/Result [26])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<26>_rt_10933 ),
    .O(\picorv32/Mcount_count_cycle_cy [26])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .LI(\picorv32/Mcount_count_cycle_cy<25>_rt_10934 ),
    .O(\picorv32/Result [25])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<25>_rt_10934 ),
    .O(\picorv32/Mcount_count_cycle_cy [25])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .LI(\picorv32/Mcount_count_cycle_cy<24>_rt_10935 ),
    .O(\picorv32/Result [24])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<24>_rt_10935 ),
    .O(\picorv32/Mcount_count_cycle_cy [24])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .LI(\picorv32/Mcount_count_cycle_cy<23>_rt_10936 ),
    .O(\picorv32/Result [23])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<23>_rt_10936 ),
    .O(\picorv32/Mcount_count_cycle_cy [23])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .LI(\picorv32/Mcount_count_cycle_cy<22>_rt_10937 ),
    .O(\picorv32/Result [22])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<22>_rt_10937 ),
    .O(\picorv32/Mcount_count_cycle_cy [22])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .LI(\picorv32/Mcount_count_cycle_cy<21>_rt_10938 ),
    .O(\picorv32/Result [21])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<21>_rt_10938 ),
    .O(\picorv32/Mcount_count_cycle_cy [21])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .LI(\picorv32/Mcount_count_cycle_cy<20>_rt_10939 ),
    .O(\picorv32/Result [20])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<20>_rt_10939 ),
    .O(\picorv32/Mcount_count_cycle_cy [20])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .LI(\picorv32/Mcount_count_cycle_cy<19>_rt_10940 ),
    .O(\picorv32/Result [19])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<19>_rt_10940 ),
    .O(\picorv32/Mcount_count_cycle_cy [19])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .LI(\picorv32/Mcount_count_cycle_cy<18>_rt_10941 ),
    .O(\picorv32/Result [18])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<18>_rt_10941 ),
    .O(\picorv32/Mcount_count_cycle_cy [18])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .LI(\picorv32/Mcount_count_cycle_cy<17>_rt_10942 ),
    .O(\picorv32/Result [17])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<17>_rt_10942 ),
    .O(\picorv32/Mcount_count_cycle_cy [17])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .LI(\picorv32/Mcount_count_cycle_cy<16>_rt_10943 ),
    .O(\picorv32/Result [16])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<16>_rt_10943 ),
    .O(\picorv32/Mcount_count_cycle_cy [16])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .LI(\picorv32/Mcount_count_cycle_cy<15>_rt_10944 ),
    .O(\picorv32/Result [15])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<15>_rt_10944 ),
    .O(\picorv32/Mcount_count_cycle_cy [15])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .LI(\picorv32/Mcount_count_cycle_cy<14>_rt_10945 ),
    .O(\picorv32/Result [14])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<14>_rt_10945 ),
    .O(\picorv32/Mcount_count_cycle_cy [14])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .LI(\picorv32/Mcount_count_cycle_cy<13>_rt_10946 ),
    .O(\picorv32/Result [13])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<13>_rt_10946 ),
    .O(\picorv32/Mcount_count_cycle_cy [13])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .LI(\picorv32/Mcount_count_cycle_cy<12>_rt_10947 ),
    .O(\picorv32/Result [12])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<12>_rt_10947 ),
    .O(\picorv32/Mcount_count_cycle_cy [12])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .LI(\picorv32/Mcount_count_cycle_cy<11>_rt_10948 ),
    .O(\picorv32/Result [11])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<11>_rt_10948 ),
    .O(\picorv32/Mcount_count_cycle_cy [11])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .LI(\picorv32/Mcount_count_cycle_cy<10>_rt_10949 ),
    .O(\picorv32/Result [10])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<10>_rt_10949 ),
    .O(\picorv32/Mcount_count_cycle_cy [10])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .LI(\picorv32/Mcount_count_cycle_cy<9>_rt_10950 ),
    .O(\picorv32/Result [9])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<9>_rt_10950 ),
    .O(\picorv32/Mcount_count_cycle_cy [9])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .LI(\picorv32/Mcount_count_cycle_cy<8>_rt_10951 ),
    .O(\picorv32/Result [8])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<8>_rt_10951 ),
    .O(\picorv32/Mcount_count_cycle_cy [8])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .LI(\picorv32/Mcount_count_cycle_cy<7>_rt_10952 ),
    .O(\picorv32/Result [7])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<7>_rt_10952 ),
    .O(\picorv32/Mcount_count_cycle_cy [7])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .LI(\picorv32/Mcount_count_cycle_cy<6>_rt_10953 ),
    .O(\picorv32/Result [6])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<6>_rt_10953 ),
    .O(\picorv32/Mcount_count_cycle_cy [6])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .LI(\picorv32/Mcount_count_cycle_cy<5>_rt_10954 ),
    .O(\picorv32/Result [5])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<5>_rt_10954 ),
    .O(\picorv32/Mcount_count_cycle_cy [5])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .LI(\picorv32/Mcount_count_cycle_cy<4>_rt_10955 ),
    .O(\picorv32/Result [4])
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<4>_rt_10955 ),
    .O(\picorv32/Mcount_count_cycle_cy [4])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .LI(\picorv32/Mcount_count_cycle_cy<3>_rt_10956 ),
    .O(\picorv32/Result<3>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<3>_rt_10956 ),
    .O(\picorv32/Mcount_count_cycle_cy [3])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .LI(\picorv32/Mcount_count_cycle_cy<2>_rt_10957 ),
    .O(\picorv32/Result<2>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<2>_rt_10957 ),
    .O(\picorv32/Mcount_count_cycle_cy [2])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .LI(\picorv32/Mcount_count_cycle_cy<1>_rt_10958 ),
    .O(\picorv32/Result<1>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcount_count_cycle_cy<1>_rt_10958 ),
    .O(\picorv32/Mcount_count_cycle_cy [1])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Result<0>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Mcount_count_cycle_cy [0])
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<14>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [13]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi14_6252 ),
    .S(\picorv32/Mcompar_alu_lts_lut [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<14>  (
    .I0(\picorv32/reg_op2_28_7681 ),
    .I1(\picorv32/reg_op1_28_7711 ),
    .I2(\picorv32/reg_op2_29_7682 ),
    .I3(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/Mcompar_alu_lts_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi14  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/reg_op1_28_7711 ),
    .I2(\picorv32/reg_op2_28_7681 ),
    .I3(\picorv32/reg_op2_29_7682 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi14_6252 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<13>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [12]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi13_6255 ),
    .S(\picorv32/Mcompar_alu_lts_lut [13]),
    .O(\picorv32/Mcompar_alu_lts_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<13>  (
    .I0(\picorv32/reg_op2_26_7679 ),
    .I1(\picorv32/reg_op1_26_7709 ),
    .I2(\picorv32/reg_op2_27_7680 ),
    .I3(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/Mcompar_alu_lts_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi13  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/reg_op1_26_7709 ),
    .I2(\picorv32/reg_op2_26_7679 ),
    .I3(\picorv32/reg_op2_27_7680 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi13_6255 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<12>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [11]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi12_6258 ),
    .S(\picorv32/Mcompar_alu_lts_lut [12]),
    .O(\picorv32/Mcompar_alu_lts_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<12>  (
    .I0(\picorv32/reg_op2_24_7677 ),
    .I1(\picorv32/reg_op1_24_7707 ),
    .I2(\picorv32/reg_op2_25_7678 ),
    .I3(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/Mcompar_alu_lts_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi12  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/reg_op1_24_7707 ),
    .I2(\picorv32/reg_op2_24_7677 ),
    .I3(\picorv32/reg_op2_25_7678 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi12_6258 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<11>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [10]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi11_6261 ),
    .S(\picorv32/Mcompar_alu_lts_lut [11]),
    .O(\picorv32/Mcompar_alu_lts_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<11>  (
    .I0(\picorv32/reg_op2_22_7675 ),
    .I1(\picorv32/reg_op1_22_7705 ),
    .I2(\picorv32/reg_op2_23_7676 ),
    .I3(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/Mcompar_alu_lts_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi11  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/reg_op1_22_7705 ),
    .I2(\picorv32/reg_op2_22_7675 ),
    .I3(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi11_6261 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<10>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [9]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi10_6264 ),
    .S(\picorv32/Mcompar_alu_lts_lut [10]),
    .O(\picorv32/Mcompar_alu_lts_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<10>  (
    .I0(\picorv32/reg_op2_20_7673 ),
    .I1(\picorv32/reg_op1_20_7703 ),
    .I2(\picorv32/reg_op2_21_7674 ),
    .I3(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/Mcompar_alu_lts_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi10  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/reg_op1_20_7703 ),
    .I2(\picorv32/reg_op2_20_7673 ),
    .I3(\picorv32/reg_op2_21_7674 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi10_6264 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<9>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [8]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi9_6267 ),
    .S(\picorv32/Mcompar_alu_lts_lut [9]),
    .O(\picorv32/Mcompar_alu_lts_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<9>  (
    .I0(\picorv32/reg_op2_18_7671 ),
    .I1(\picorv32/reg_op1_18_7701 ),
    .I2(\picorv32/reg_op2_19_7672 ),
    .I3(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/Mcompar_alu_lts_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi9  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/reg_op1_18_7701 ),
    .I2(\picorv32/reg_op2_18_7671 ),
    .I3(\picorv32/reg_op2_19_7672 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi9_6267 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<8>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [7]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi8_6270 ),
    .S(\picorv32/Mcompar_alu_lts_lut [8]),
    .O(\picorv32/Mcompar_alu_lts_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<8>  (
    .I0(\picorv32/reg_op2_16_7669 ),
    .I1(\picorv32/reg_op1_16_7699 ),
    .I2(\picorv32/reg_op2_17_7670 ),
    .I3(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/Mcompar_alu_lts_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi8  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/reg_op1_16_7699 ),
    .I2(\picorv32/reg_op2_16_7669 ),
    .I3(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi8_6270 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<7>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [6]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi7_6273 ),
    .S(\picorv32/Mcompar_alu_lts_lut [7]),
    .O(\picorv32/Mcompar_alu_lts_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<7>  (
    .I0(\picorv32/reg_op2_14_7667 ),
    .I1(\picorv32/reg_op1_14_7697 ),
    .I2(\picorv32/reg_op2_15_7668 ),
    .I3(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/Mcompar_alu_lts_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi7  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/reg_op1_14_7697 ),
    .I2(\picorv32/reg_op2_14_7667 ),
    .I3(\picorv32/reg_op2_15_7668 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi7_6273 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<6>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [5]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi6_6276 ),
    .S(\picorv32/Mcompar_alu_lts_lut [6]),
    .O(\picorv32/Mcompar_alu_lts_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<6>  (
    .I0(\picorv32/reg_op2_12_7665 ),
    .I1(\picorv32/reg_op1_12_7695 ),
    .I2(\picorv32/reg_op2_13_7666 ),
    .I3(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/Mcompar_alu_lts_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi6  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/reg_op1_12_7695 ),
    .I2(\picorv32/reg_op2_12_7665 ),
    .I3(\picorv32/reg_op2_13_7666 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi6_6276 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<5>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [4]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi5_6279 ),
    .S(\picorv32/Mcompar_alu_lts_lut [5]),
    .O(\picorv32/Mcompar_alu_lts_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<5>  (
    .I0(\picorv32/reg_op2_10_7663 ),
    .I1(\picorv32/reg_op1_10_7693 ),
    .I2(\picorv32/reg_op2_11_7664 ),
    .I3(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/Mcompar_alu_lts_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi5  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/reg_op1_10_7693 ),
    .I2(\picorv32/reg_op2_10_7663 ),
    .I3(\picorv32/reg_op2_11_7664 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi5_6279 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<4>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [3]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi4_6282 ),
    .S(\picorv32/Mcompar_alu_lts_lut [4]),
    .O(\picorv32/Mcompar_alu_lts_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<4>  (
    .I0(\picorv32/reg_op2_8_7661 ),
    .I1(\picorv32/reg_op1_8_7691 ),
    .I2(\picorv32/reg_op2_9_7662 ),
    .I3(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/Mcompar_alu_lts_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi4  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/reg_op1_8_7691 ),
    .I2(\picorv32/reg_op2_8_7661 ),
    .I3(\picorv32/reg_op2_9_7662 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi4_6282 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<3>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [2]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi3_6285 ),
    .S(\picorv32/Mcompar_alu_lts_lut [3]),
    .O(\picorv32/Mcompar_alu_lts_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<3>  (
    .I0(\picorv32/reg_op2_6_7186 ),
    .I1(\picorv32/reg_op1_6_7689 ),
    .I2(\picorv32/reg_op2_7_7187 ),
    .I3(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/Mcompar_alu_lts_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi3  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/reg_op1_6_7689 ),
    .I2(\picorv32/reg_op2_6_7186 ),
    .I3(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi3_6285 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<2>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [1]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi2_6288 ),
    .S(\picorv32/Mcompar_alu_lts_lut [2]),
    .O(\picorv32/Mcompar_alu_lts_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<2>  (
    .I0(\picorv32/reg_op2_4_7184 ),
    .I1(\picorv32/reg_op1_4_7687 ),
    .I2(\picorv32/reg_op2_5_7185 ),
    .I3(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/Mcompar_alu_lts_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi2  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/reg_op1_4_7687 ),
    .I2(\picorv32/reg_op2_4_7184 ),
    .I3(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi2_6288 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<1>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [0]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi1_6291 ),
    .S(\picorv32/Mcompar_alu_lts_lut [1]),
    .O(\picorv32/Mcompar_alu_lts_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<1>  (
    .I0(\picorv32/reg_op2_2_7182 ),
    .I1(\picorv32/reg_op1_2_7685 ),
    .I2(\picorv32/reg_op2_3_7183 ),
    .I3(\picorv32/reg_op1_3_7686 ),
    .O(\picorv32/Mcompar_alu_lts_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi1  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/reg_op1_2_7685 ),
    .I2(\picorv32/reg_op2_2_7182 ),
    .I3(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi1_6291 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_lts_lutdi_6294 ),
    .S(\picorv32/Mcompar_alu_lts_lut [0]),
    .O(\picorv32/Mcompar_alu_lts_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<0>  (
    .I0(\picorv32/reg_op2_0_7180 ),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/reg_op2_1_7181 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .O(\picorv32/Mcompar_alu_lts_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/reg_op2_0_7180 ),
    .I3(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi_6294 )
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<10>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [10]),
    .O(\picorv32/alu_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_eq_lut<10>  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/reg_op2_30_7683 ),
    .I2(\picorv32/reg_op1_31_7714 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/Mcompar_alu_eq_lut [10])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<9>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [9]),
    .O(\picorv32/Mcompar_alu_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<9>  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/reg_op2_27_7680 ),
    .I2(\picorv32/reg_op1_28_7711 ),
    .I3(\picorv32/reg_op2_28_7681 ),
    .I4(\picorv32/reg_op1_29_7712 ),
    .I5(\picorv32/reg_op2_29_7682 ),
    .O(\picorv32/Mcompar_alu_eq_lut [9])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<8>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [8]),
    .O(\picorv32/Mcompar_alu_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<8>  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/reg_op2_24_7677 ),
    .I2(\picorv32/reg_op1_25_7708 ),
    .I3(\picorv32/reg_op2_25_7678 ),
    .I4(\picorv32/reg_op1_26_7709 ),
    .I5(\picorv32/reg_op2_26_7679 ),
    .O(\picorv32/Mcompar_alu_eq_lut [8])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<7>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [7]),
    .O(\picorv32/Mcompar_alu_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<7>  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/reg_op2_21_7674 ),
    .I2(\picorv32/reg_op1_22_7705 ),
    .I3(\picorv32/reg_op2_22_7675 ),
    .I4(\picorv32/reg_op1_23_7706 ),
    .I5(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/Mcompar_alu_eq_lut [7])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<6>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [6]),
    .O(\picorv32/Mcompar_alu_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<6>  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/reg_op2_18_7671 ),
    .I2(\picorv32/reg_op1_19_7702 ),
    .I3(\picorv32/reg_op2_19_7672 ),
    .I4(\picorv32/reg_op1_20_7703 ),
    .I5(\picorv32/reg_op2_20_7673 ),
    .O(\picorv32/Mcompar_alu_eq_lut [6])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<5>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [5]),
    .O(\picorv32/Mcompar_alu_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<5>  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/reg_op2_15_7668 ),
    .I2(\picorv32/reg_op1_16_7699 ),
    .I3(\picorv32/reg_op2_16_7669 ),
    .I4(\picorv32/reg_op1_17_7700 ),
    .I5(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/Mcompar_alu_eq_lut [5])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<4>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [4]),
    .O(\picorv32/Mcompar_alu_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<4>  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/reg_op2_12_7665 ),
    .I2(\picorv32/reg_op1_13_7696 ),
    .I3(\picorv32/reg_op2_13_7666 ),
    .I4(\picorv32/reg_op1_14_7697 ),
    .I5(\picorv32/reg_op2_14_7667 ),
    .O(\picorv32/Mcompar_alu_eq_lut [4])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<3>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [3]),
    .O(\picorv32/Mcompar_alu_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<3>  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/reg_op2_9_7662 ),
    .I2(\picorv32/reg_op1_10_7693 ),
    .I3(\picorv32/reg_op2_10_7663 ),
    .I4(\picorv32/reg_op1_11_7694 ),
    .I5(\picorv32/reg_op2_11_7664 ),
    .O(\picorv32/Mcompar_alu_eq_lut [3])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<2>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [2]),
    .O(\picorv32/Mcompar_alu_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<2>  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/reg_op2_6_7186 ),
    .I2(\picorv32/reg_op1_7_7690 ),
    .I3(\picorv32/reg_op2_7_7187 ),
    .I4(\picorv32/reg_op1_8_7691 ),
    .I5(\picorv32/reg_op2_8_7661 ),
    .O(\picorv32/Mcompar_alu_eq_lut [2])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<1>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [1]),
    .O(\picorv32/Mcompar_alu_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<1>  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/reg_op2_3_7183 ),
    .I2(\picorv32/reg_op1_4_7687 ),
    .I3(\picorv32/reg_op2_4_7184 ),
    .I4(\picorv32/reg_op1_5_7688 ),
    .I5(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/Mcompar_alu_eq_lut [1])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [0]),
    .O(\picorv32/Mcompar_alu_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<0>  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/reg_op2_0_7180 ),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/reg_op2_1_7181 ),
    .I4(\picorv32/reg_op1_2_7685 ),
    .I5(\picorv32/reg_op2_2_7182 ),
    .O(\picorv32/Mcompar_alu_eq_lut [0])
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<14>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [13]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi14_6319 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<14>  (
    .I0(\picorv32/reg_op2_28_7681 ),
    .I1(\picorv32/reg_op1_28_7711 ),
    .I2(\picorv32/reg_op2_29_7682 ),
    .I3(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi14  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/reg_op1_28_7711 ),
    .I2(\picorv32/reg_op2_28_7681 ),
    .I3(\picorv32/reg_op2_29_7682 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi14_6319 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<13>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [12]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi13_6322 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [13]),
    .O(\picorv32/Mcompar_alu_ltu_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<13>  (
    .I0(\picorv32/reg_op2_26_7679 ),
    .I1(\picorv32/reg_op1_26_7709 ),
    .I2(\picorv32/reg_op2_27_7680 ),
    .I3(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi13  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/reg_op1_26_7709 ),
    .I2(\picorv32/reg_op2_26_7679 ),
    .I3(\picorv32/reg_op2_27_7680 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi13_6322 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<12>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [11]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi12_6325 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [12]),
    .O(\picorv32/Mcompar_alu_ltu_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<12>  (
    .I0(\picorv32/reg_op2_24_7677 ),
    .I1(\picorv32/reg_op1_24_7707 ),
    .I2(\picorv32/reg_op2_25_7678 ),
    .I3(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi12  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/reg_op1_24_7707 ),
    .I2(\picorv32/reg_op2_24_7677 ),
    .I3(\picorv32/reg_op2_25_7678 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi12_6325 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<11>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [10]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi11_6328 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [11]),
    .O(\picorv32/Mcompar_alu_ltu_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<11>  (
    .I0(\picorv32/reg_op2_22_7675 ),
    .I1(\picorv32/reg_op1_22_7705 ),
    .I2(\picorv32/reg_op2_23_7676 ),
    .I3(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi11  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/reg_op1_22_7705 ),
    .I2(\picorv32/reg_op2_22_7675 ),
    .I3(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi11_6328 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<10>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [9]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi10_6331 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [10]),
    .O(\picorv32/Mcompar_alu_ltu_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<10>  (
    .I0(\picorv32/reg_op2_20_7673 ),
    .I1(\picorv32/reg_op1_20_7703 ),
    .I2(\picorv32/reg_op2_21_7674 ),
    .I3(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi10  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/reg_op1_20_7703 ),
    .I2(\picorv32/reg_op2_20_7673 ),
    .I3(\picorv32/reg_op2_21_7674 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi10_6331 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<9>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [8]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi9_6334 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [9]),
    .O(\picorv32/Mcompar_alu_ltu_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<9>  (
    .I0(\picorv32/reg_op2_18_7671 ),
    .I1(\picorv32/reg_op1_18_7701 ),
    .I2(\picorv32/reg_op2_19_7672 ),
    .I3(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi9  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/reg_op1_18_7701 ),
    .I2(\picorv32/reg_op2_18_7671 ),
    .I3(\picorv32/reg_op2_19_7672 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi9_6334 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<8>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [7]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi8_6337 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [8]),
    .O(\picorv32/Mcompar_alu_ltu_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<8>  (
    .I0(\picorv32/reg_op2_16_7669 ),
    .I1(\picorv32/reg_op1_16_7699 ),
    .I2(\picorv32/reg_op2_17_7670 ),
    .I3(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi8  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/reg_op1_16_7699 ),
    .I2(\picorv32/reg_op2_16_7669 ),
    .I3(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi8_6337 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<7>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [6]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi7_6340 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [7]),
    .O(\picorv32/Mcompar_alu_ltu_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<7>  (
    .I0(\picorv32/reg_op2_14_7667 ),
    .I1(\picorv32/reg_op1_14_7697 ),
    .I2(\picorv32/reg_op2_15_7668 ),
    .I3(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi7  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/reg_op1_14_7697 ),
    .I2(\picorv32/reg_op2_14_7667 ),
    .I3(\picorv32/reg_op2_15_7668 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi7_6340 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<6>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [5]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi6_6343 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [6]),
    .O(\picorv32/Mcompar_alu_ltu_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<6>  (
    .I0(\picorv32/reg_op2_12_7665 ),
    .I1(\picorv32/reg_op1_12_7695 ),
    .I2(\picorv32/reg_op2_13_7666 ),
    .I3(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi6  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/reg_op1_12_7695 ),
    .I2(\picorv32/reg_op2_12_7665 ),
    .I3(\picorv32/reg_op2_13_7666 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi6_6343 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<5>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [4]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi5_6346 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [5]),
    .O(\picorv32/Mcompar_alu_ltu_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<5>  (
    .I0(\picorv32/reg_op2_10_7663 ),
    .I1(\picorv32/reg_op1_10_7693 ),
    .I2(\picorv32/reg_op2_11_7664 ),
    .I3(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi5  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/reg_op1_10_7693 ),
    .I2(\picorv32/reg_op2_10_7663 ),
    .I3(\picorv32/reg_op2_11_7664 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi5_6346 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<4>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [3]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi4_6349 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [4]),
    .O(\picorv32/Mcompar_alu_ltu_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<4>  (
    .I0(\picorv32/reg_op2_8_7661 ),
    .I1(\picorv32/reg_op1_8_7691 ),
    .I2(\picorv32/reg_op2_9_7662 ),
    .I3(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi4  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/reg_op1_8_7691 ),
    .I2(\picorv32/reg_op2_8_7661 ),
    .I3(\picorv32/reg_op2_9_7662 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi4_6349 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<3>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [2]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi3_6352 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [3]),
    .O(\picorv32/Mcompar_alu_ltu_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<3>  (
    .I0(\picorv32/reg_op2_6_7186 ),
    .I1(\picorv32/reg_op1_6_7689 ),
    .I2(\picorv32/reg_op2_7_7187 ),
    .I3(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi3  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/reg_op1_6_7689 ),
    .I2(\picorv32/reg_op2_6_7186 ),
    .I3(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi3_6352 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<2>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [1]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi2_6355 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [2]),
    .O(\picorv32/Mcompar_alu_ltu_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<2>  (
    .I0(\picorv32/reg_op2_4_7184 ),
    .I1(\picorv32/reg_op1_4_7687 ),
    .I2(\picorv32/reg_op2_5_7185 ),
    .I3(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi2  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/reg_op1_4_7687 ),
    .I2(\picorv32/reg_op2_4_7184 ),
    .I3(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi2_6355 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<1>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [0]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi1_6358 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [1]),
    .O(\picorv32/Mcompar_alu_ltu_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<1>  (
    .I0(\picorv32/reg_op2_2_7182 ),
    .I1(\picorv32/reg_op1_2_7685 ),
    .I2(\picorv32/reg_op2_3_7183 ),
    .I3(\picorv32/reg_op1_3_7686 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi1  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/reg_op1_2_7685 ),
    .I2(\picorv32/reg_op2_2_7182 ),
    .I3(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi1_6358 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi_6361 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [0]),
    .O(\picorv32/Mcompar_alu_ltu_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<0>  (
    .I0(\picorv32/reg_op2_0_7180 ),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/reg_op2_1_7181 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/reg_op2_0_7180 ),
    .I3(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi_6361 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [30]),
    .LI(\picorv32/_n1579<31>11_11183 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [31])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [29]),
    .LI(\picorv32/_n1579<30>1_10959 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [30])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<30>1_10959 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [30])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [28]),
    .LI(\picorv32/_n1579<29>1_10960 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [29])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<29>1_10960 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [29])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [27]),
    .LI(\picorv32/_n1579<28>1_10961 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [28])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<28>1_10961 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [28])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [26]),
    .LI(\picorv32/_n1579<27>1_10962 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [27])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<27>1_10962 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [27])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [25]),
    .LI(\picorv32/_n1579<26>1_10963 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [26])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<26>1_10963 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [26])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [24]),
    .LI(\picorv32/_n1579<25>1_10964 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [25])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<25>1_10964 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [25])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [23]),
    .LI(\picorv32/_n1579<24>1_10965 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [24])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<24>1_10965 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [24])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [22]),
    .LI(\picorv32/_n1579<23>1_10966 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [23])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<23>1_10966 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [23])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [21]),
    .LI(\picorv32/_n1579<22>1_10967 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [22])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<22>1_10967 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [22])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [20]),
    .LI(\picorv32/_n1579<21>1_10968 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [21])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<21>1_10968 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [21])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [19]),
    .LI(\picorv32/_n1579<20>1_10969 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [20])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<20>1_10969 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [20])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [18]),
    .LI(\picorv32/_n1579<19>1_10970 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [19])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<19>1_10970 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [19])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [17]),
    .LI(\picorv32/_n1579<18>1_10971 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [18])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<18>1_10971 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [18])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [16]),
    .LI(\picorv32/_n1579<17>1_10972 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [17])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<17>1_10972 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [17])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [15]),
    .LI(\picorv32/_n1579<16>1_10973 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [16])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<16>1_10973 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [16])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [14]),
    .LI(\picorv32/_n1579<15>1_10974 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [15])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<15>1_10974 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [15])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [13]),
    .LI(\picorv32/_n1579<14>1_10975 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [14])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<14>1_10975 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [14])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [12]),
    .LI(\picorv32/_n1579<13>1_10976 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [13])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<13>1_10976 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [13])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [11]),
    .LI(\picorv32/_n1579<12>1_10977 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [12])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<12>1_10977 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [12])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [10]),
    .LI(\picorv32/_n1579<11>1_10978 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [11])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<11>1_10978 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [11])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [9]),
    .LI(\picorv32/_n1579<10>1_10979 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [10])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<10>1_10979 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [10])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [8]),
    .LI(\picorv32/_n1579<9>1_10980 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [9])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<9>1_10980 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [9])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [7]),
    .LI(\picorv32/_n1579<8>1_10981 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [8])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<8>1_10981 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [8])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [6]),
    .LI(\picorv32/_n1579<7>1_10982 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [7])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<7>1_10982 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [7])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [5]),
    .LI(\picorv32/_n1579<6>1_10983 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [6])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<6>1_10983 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [6])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [4]),
    .LI(\picorv32/_n1579<5>1_10984 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [5])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<5>1_10984 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [5])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [3]),
    .LI(\picorv32/_n1579<4>2 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [4])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<4>2 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [4])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [2]),
    .LI(\picorv32/_n1579<3>1_10986 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [3])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1579<3>1_10986 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [3])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [2])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_cy [2])
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<31>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>_6393 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31> )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_6395 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_6395 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>_6393 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_6397 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_6397 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_6395 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_6399 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_6399 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_6397 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_6401 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_6401 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_6399 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_6403 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_6403 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_6401 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_6405 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_6405 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_6403 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_6407 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_6407 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_6405 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_6409 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_6409 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_6407 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_6411 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_6411 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_6409 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_6413 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_6413 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_6411 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_6415 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_6415 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_6413 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_6417 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_6417 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_6415 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_6419 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_6419 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_6417 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_6421 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_6421 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_6419 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_6423 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_6423 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_6421 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_6425 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_6425 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_6423 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_6427 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_6427 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_6425 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_6429 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_6429 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_6427 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_6431 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_6431 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_6429 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_6433 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_6433 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_6431 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_6435 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_6435 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_6433 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_6437 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_6437 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_6435 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_6439 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_6439 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_6437 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_6441 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_6441 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_6439 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_6443 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_6443 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_6441 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_6445 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_6445 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_6443 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_6447 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_6447 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_6445 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_6449 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_6449 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_6447 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_6451 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_6451 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_6449 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_6453 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1> ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_6453 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_6451 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_10987 ),
    .O(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0> )
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_10987 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_6453 )
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<31>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [30]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [31]),
    .O(\picorv32/alu_add_sub [31])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<31>  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/reg_op2_31_7684 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [31])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/alu_add_sub [30])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .DI(\picorv32/reg_op1_30_7713 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [30])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<30>  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/reg_op2_30_7683 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [30])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/alu_add_sub [29])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .DI(\picorv32/reg_op1_29_7712 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [29])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<29>  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/reg_op2_29_7682 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [29])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/alu_add_sub [28])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .DI(\picorv32/reg_op1_28_7711 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [28])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<28>  (
    .I0(\picorv32/reg_op1_28_7711 ),
    .I1(\picorv32/reg_op2_28_7681 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [28])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/alu_add_sub [27])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .DI(\picorv32/reg_op1_27_7710 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [27])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<27>  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/reg_op2_27_7680 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [27])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/alu_add_sub [26])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .DI(\picorv32/reg_op1_26_7709 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [26])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<26>  (
    .I0(\picorv32/reg_op1_26_7709 ),
    .I1(\picorv32/reg_op2_26_7679 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [26])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/alu_add_sub [25])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .DI(\picorv32/reg_op1_25_7708 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [25])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<25>  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/reg_op2_25_7678 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [25])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/alu_add_sub [24])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .DI(\picorv32/reg_op1_24_7707 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [24])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<24>  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/reg_op2_24_7677 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [24])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/alu_add_sub [23])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .DI(\picorv32/reg_op1_23_7706 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [23])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<23>  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/reg_op2_23_7676 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [23])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/alu_add_sub [22])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .DI(\picorv32/reg_op1_22_7705 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [22])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<22>  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/reg_op2_22_7675 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [22])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/alu_add_sub [21])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .DI(\picorv32/reg_op1_21_7704 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [21])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<21>  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/reg_op2_21_7674 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [21])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/alu_add_sub [20])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .DI(\picorv32/reg_op1_20_7703 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [20])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<20>  (
    .I0(\picorv32/reg_op1_20_7703 ),
    .I1(\picorv32/reg_op2_20_7673 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [20])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/alu_add_sub [19])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .DI(\picorv32/reg_op1_19_7702 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [19])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<19>  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/reg_op2_19_7672 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [19])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/alu_add_sub [18])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .DI(\picorv32/reg_op1_18_7701 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [18])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<18>  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/reg_op2_18_7671 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [18])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/alu_add_sub [17])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .DI(\picorv32/reg_op1_17_7700 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [17])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<17>  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/reg_op2_17_7670 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [17])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/alu_add_sub [16])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .DI(\picorv32/reg_op1_16_7699 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [16])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<16>  (
    .I0(\picorv32/reg_op1_16_7699 ),
    .I1(\picorv32/reg_op2_16_7669 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [16])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/alu_add_sub [15])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .DI(\picorv32/reg_op1_15_7698 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<15>  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/reg_op2_15_7668 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [15])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/alu_add_sub [14])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .DI(\picorv32/reg_op1_14_7697 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<14>  (
    .I0(\picorv32/reg_op1_14_7697 ),
    .I1(\picorv32/reg_op2_14_7667 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [14])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/alu_add_sub [13])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .DI(\picorv32/reg_op1_13_7696 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<13>  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/reg_op2_13_7666 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [13])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/alu_add_sub [12])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .DI(\picorv32/reg_op1_12_7695 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<12>  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/reg_op2_12_7665 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [12])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/alu_add_sub [11])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .DI(\picorv32/reg_op1_11_7694 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<11>  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/reg_op2_11_7664 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [11])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/alu_add_sub [10])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .DI(\picorv32/reg_op1_10_7693 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<10>  (
    .I0(\picorv32/reg_op1_10_7693 ),
    .I1(\picorv32/reg_op2_10_7663 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [10])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/alu_add_sub [9])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .DI(\picorv32/reg_op1_9_7692 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<9>  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/reg_op2_9_7662 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [9])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/alu_add_sub [8])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .DI(\picorv32/reg_op1_8_7691 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<8>  (
    .I0(\picorv32/reg_op1_8_7691 ),
    .I1(\picorv32/reg_op2_8_7661 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [8])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/alu_add_sub [7])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .DI(\picorv32/reg_op1_7_7690 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<7>  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/reg_op2_7_7187 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [7])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/alu_add_sub [6])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .DI(\picorv32/reg_op1_6_7689 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<6>  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/reg_op2_6_7186 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [6])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/alu_add_sub [5])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .DI(\picorv32/reg_op1_5_7688 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<5>  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/reg_op2_5_7185 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [5])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/alu_add_sub [4])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .DI(\picorv32/reg_op1_4_7687 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<4>  (
    .I0(\picorv32/reg_op1_4_7687 ),
    .I1(\picorv32/reg_op2_4_7184 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [4])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/alu_add_sub [3])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .DI(\picorv32/reg_op1_3_7686 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<3>  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/reg_op2_3_7183 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [3])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/alu_add_sub [2])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .DI(\picorv32/reg_op1_2_7685 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<2>  (
    .I0(\picorv32/reg_op1_2_7685 ),
    .I1(\picorv32/reg_op2_2_7182 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/alu_add_sub [1])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .DI(\picorv32/reg_op1_1_6868 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<1>  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/reg_op2_1_7181 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [1])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<0>  (
    .CI(\picorv32/instr_sub_8008 ),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/alu_add_sub [0])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<0>  (
    .CI(\picorv32/instr_sub_8008 ),
    .DI(\picorv32/reg_op1_0_6869 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<0>  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/reg_op2_0_7180 ),
    .I2(\picorv32/instr_sub_8008 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [0])
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_6517 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_11020 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31> )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_6518 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_10988 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_6518 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_10988 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_6517 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_6519 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_10989 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_6519 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_10989 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_6518 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_6520 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_10990 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_6520 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_10990 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_6519 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_6521 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_10991 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_6521 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_10991 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_6520 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_6522 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_10992 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_6522 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_10992 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_6521 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_6523 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_10993 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_6523 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_10993 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_6522 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_6524 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_10994 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_6524 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_10994 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_6523 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_6525 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_10995 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_6525 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_10995 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_6524 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_6526 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_10996 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_6526 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_10996 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_6525 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_6527 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_10997 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_6527 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_10997 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_6526 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_6528 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_10998 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_6528 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_10998 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_6527 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_6529 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_10999 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_6529 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_10999 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_6528 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_6530 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_11000 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_6530 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_11000 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_6529 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_6531 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_11001 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_6531 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_11001 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_6530 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_6532 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_11002 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_6532 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_11002 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_6531 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_6533 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_11003 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_6533 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_11003 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_6532 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_6534 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_11004 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_6534 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_11004 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_6533 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_6535 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_11005 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_6535 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_11005 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_6534 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_6536 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_11006 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_6536 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_11006 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_6535 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_6537 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_11007 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_6537 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_11007 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_6536 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_6538 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_11008 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_6538 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_11008 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_6537 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_6539 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_11009 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_6539 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_11009 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_6538 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_6540 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_11010 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_6540 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_11010 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_6539 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_6541 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_11011 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_6541 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_11011 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_6540 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_6542 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_11012 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_6542 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_11012 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_6541 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_6543 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_11013 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_6543 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_11013 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_6542 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_6544 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_11014 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_6544 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_11014 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_6543 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_6545 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_11015 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_6545 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_11015 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_6544 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2> ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_6545 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_6548 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_6547 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_6547 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_6550 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_6549 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_6550 ),
    .DI(\picorv32/reg_op1_30_7713 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_6549 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_6548 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_6549 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_6552 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_6551 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_6552 ),
    .DI(\picorv32/reg_op1_29_7712 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_6551 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_6550 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_6551 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_6554 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_6553 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_6554 ),
    .DI(\picorv32/reg_op1_28_7711 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_6553 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_6552 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>  (
    .I0(\picorv32/reg_op1_28_7711 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_6553 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_6556 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_6555 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_6556 ),
    .DI(\picorv32/reg_op1_27_7710 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_6555 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_6554 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_6555 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_6558 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_6557 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_6558 ),
    .DI(\picorv32/reg_op1_26_7709 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_6557 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_6556 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>  (
    .I0(\picorv32/reg_op1_26_7709 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_6557 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_6560 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_6559 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_6560 ),
    .DI(\picorv32/reg_op1_25_7708 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_6559 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_6558 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_6559 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_6562 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_6561 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_6562 ),
    .DI(\picorv32/reg_op1_24_7707 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_6561 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_6560 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_6561 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_6564 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_6563 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_6564 ),
    .DI(\picorv32/reg_op1_23_7706 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_6563 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_6562 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_6563 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_6566 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_6565 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_6566 ),
    .DI(\picorv32/reg_op1_22_7705 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_6565 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_6564 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_6565 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_6568 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_6567 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_6568 ),
    .DI(\picorv32/reg_op1_21_7704 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_6567 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_6566 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_6567 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_6570 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_6569 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_6570 ),
    .DI(\picorv32/reg_op1_20_7703 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_6569 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_6568 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>  (
    .I0(\picorv32/reg_op1_20_7703 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_6569 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_6572 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_6571 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_6572 ),
    .DI(\picorv32/reg_op1_19_7702 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_6571 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_6570 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_6571 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_6574 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_6573 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_6574 ),
    .DI(\picorv32/reg_op1_18_7701 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_6573 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_6572 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_6573 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_6576 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_6575 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_6576 ),
    .DI(\picorv32/reg_op1_17_7700 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_6575 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_6574 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_6575 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_6578 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_6577 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_6578 ),
    .DI(\picorv32/reg_op1_16_7699 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_6577 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_6576 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>  (
    .I0(\picorv32/reg_op1_16_7699 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_6577 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_6580 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_6579 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_6580 ),
    .DI(\picorv32/reg_op1_15_7698 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_6579 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_6578 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_6579 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_6582 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_6581 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_6582 ),
    .DI(\picorv32/reg_op1_14_7697 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_6581 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_6580 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>  (
    .I0(\picorv32/reg_op1_14_7697 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_6581 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_6584 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_6583 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_6584 ),
    .DI(\picorv32/reg_op1_13_7696 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_6583 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_6582 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_6583 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_6586 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_6585 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_6586 ),
    .DI(\picorv32/reg_op1_12_7695 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_6585 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_6584 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_6585 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_6588 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_6587 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_6588 ),
    .DI(\picorv32/reg_op1_11_7694 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_6587 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_6586 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_6587 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_6590 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_6589 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_6590 ),
    .DI(\picorv32/reg_op1_10_7693 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_6589 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_6588 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>  (
    .I0(\picorv32/reg_op1_10_7693 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_6589 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_6592 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_6591 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_6592 ),
    .DI(\picorv32/reg_op1_9_7692 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_6591 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_6590 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_6591 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_6594 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_6593 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_6594 ),
    .DI(\picorv32/reg_op1_8_7691 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_6593 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_6592 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>  (
    .I0(\picorv32/reg_op1_8_7691 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_6593 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_6596 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_6595 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_6596 ),
    .DI(\picorv32/reg_op1_7_7690 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_6595 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_6594 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_6595 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_6598 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_6597 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_6598 ),
    .DI(\picorv32/reg_op1_6_7689 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_6597 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_6596 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_6597 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_6600 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_6599 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_6600 ),
    .DI(\picorv32/reg_op1_5_7688 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_6599 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_6598 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_6599 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_6602 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_6601 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_6602 ),
    .DI(\picorv32/reg_op1_4_7687 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_6601 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_6600 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>  (
    .I0(\picorv32/reg_op1_4_7687 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_6601 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_6604 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_6603 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_6604 ),
    .DI(\picorv32/reg_op1_3_7686 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_6603 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_6602 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_6603 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_6606 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_6605 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_6606 ),
    .DI(\picorv32/reg_op1_2_7685 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_6605 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_6604 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>  (
    .I0(\picorv32/reg_op1_2_7685 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_6605 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_6608 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_6607 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_6608 ),
    .DI(\picorv32/reg_op1_1_6868 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_6607 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_6606 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_6607 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_6609 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_op1_0_6869 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_6609 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_6608 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_6609 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_6611 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_6610 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>  (
    .I0(\picorv32/reg_pc [31]),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_6610 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_6613 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_6612 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_6613 ),
    .DI(\picorv32/reg_pc [30]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_6612 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_6611 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>  (
    .I0(\picorv32/reg_pc [30]),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_6612 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_6615 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_6614 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_6615 ),
    .DI(\picorv32/reg_pc [29]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_6614 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_6613 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>  (
    .I0(\picorv32/reg_pc [29]),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_6614 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_6617 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_6616 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_6617 ),
    .DI(\picorv32/reg_pc [28]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_6616 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_6615 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>  (
    .I0(\picorv32/reg_pc [28]),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_6616 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_6619 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_6618 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_6619 ),
    .DI(\picorv32/reg_pc [27]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_6618 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_6617 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>  (
    .I0(\picorv32/reg_pc [27]),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_6618 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_6621 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_6620 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_6621 ),
    .DI(\picorv32/reg_pc [26]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_6620 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_6619 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>  (
    .I0(\picorv32/reg_pc [26]),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_6620 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_6623 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_6622 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_6623 ),
    .DI(\picorv32/reg_pc [25]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_6622 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_6621 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>  (
    .I0(\picorv32/reg_pc [25]),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_6622 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_6625 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_6624 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_6625 ),
    .DI(\picorv32/reg_pc [24]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_6624 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_6623 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>  (
    .I0(\picorv32/reg_pc [24]),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_6624 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_6627 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_6626 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_6627 ),
    .DI(\picorv32/reg_pc [23]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_6626 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_6625 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>  (
    .I0(\picorv32/reg_pc [23]),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_6626 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_6629 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_6628 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_6629 ),
    .DI(\picorv32/reg_pc [22]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_6628 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_6627 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>  (
    .I0(\picorv32/reg_pc [22]),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_6628 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_6631 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_6630 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_6631 ),
    .DI(\picorv32/reg_pc [21]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_6630 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_6629 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>  (
    .I0(\picorv32/reg_pc [21]),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_6630 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_6633 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_6632 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_6633 ),
    .DI(\picorv32/reg_pc [20]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_6632 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_6631 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>  (
    .I0(\picorv32/reg_pc [20]),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_6632 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_6635 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_6634 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_6635 ),
    .DI(\picorv32/reg_pc [19]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_6634 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_6633 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>  (
    .I0(\picorv32/reg_pc [19]),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_6634 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_6637 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_6636 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_6637 ),
    .DI(\picorv32/reg_pc [18]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_6636 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_6635 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>  (
    .I0(\picorv32/reg_pc [18]),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_6636 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_6639 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_6638 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_6639 ),
    .DI(\picorv32/reg_pc [17]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_6638 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_6637 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>  (
    .I0(\picorv32/reg_pc [17]),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_6638 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_6641 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_6640 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_6641 ),
    .DI(\picorv32/reg_pc [16]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_6640 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_6639 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>  (
    .I0(\picorv32/reg_pc [16]),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_6640 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_6643 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_6642 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_6643 ),
    .DI(\picorv32/reg_pc [15]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_6642 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_6641 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>  (
    .I0(\picorv32/reg_pc [15]),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_6642 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_6645 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_6644 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_6645 ),
    .DI(\picorv32/reg_pc [14]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_6644 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_6643 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>  (
    .I0(\picorv32/reg_pc [14]),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_6644 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_6647 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_6646 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_6647 ),
    .DI(\picorv32/reg_pc [13]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_6646 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_6645 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>  (
    .I0(\picorv32/reg_pc [13]),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_6646 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_6649 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_6648 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_6649 ),
    .DI(\picorv32/reg_pc [12]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_6648 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_6647 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>  (
    .I0(\picorv32/reg_pc [12]),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_6648 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_6651 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_6650 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_6651 ),
    .DI(\picorv32/reg_pc [11]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_6650 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_6649 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>  (
    .I0(\picorv32/reg_pc [11]),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_6650 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_6653 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_6652 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_6653 ),
    .DI(\picorv32/reg_pc [10]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_6652 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_6651 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>  (
    .I0(\picorv32/reg_pc [10]),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_6652 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_6655 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_6654 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_6655 ),
    .DI(\picorv32/reg_pc [9]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_6654 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_6653 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>  (
    .I0(\picorv32/reg_pc [9]),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_6654 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_6657 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_6656 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_6657 ),
    .DI(\picorv32/reg_pc [8]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_6656 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_6655 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>  (
    .I0(\picorv32/reg_pc [8]),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_6656 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_6659 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_6658 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_6659 ),
    .DI(\picorv32/reg_pc [7]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_6658 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_6657 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>  (
    .I0(\picorv32/reg_pc [7]),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_6658 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_6661 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_6660 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_6661 ),
    .DI(\picorv32/reg_pc [6]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_6660 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_6659 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>  (
    .I0(\picorv32/reg_pc [6]),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_6660 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_6663 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_6662 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_6663 ),
    .DI(\picorv32/reg_pc [5]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_6662 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_6661 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>  (
    .I0(\picorv32/reg_pc [5]),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_6662 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_6665 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_6664 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_6665 ),
    .DI(\picorv32/reg_pc [4]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_6664 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_6663 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>  (
    .I0(\picorv32/reg_pc [4]),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_6664 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_6667 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_6666 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_6667 ),
    .DI(\picorv32/reg_pc [3]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_6666 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_6665 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>  (
    .I0(\picorv32/reg_pc [3]),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_6666 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_6669 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_6668 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_6669 ),
    .DI(\picorv32/reg_pc [2]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_6668 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_6667 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>  (
    .I0(\picorv32/reg_pc [2]),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_6668 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_6670 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_pc [1]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_6670 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_6669 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>  (
    .I0(\picorv32/reg_pc [1]),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_6670 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_11021 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_6673 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_6672 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<31> )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_6675 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_6674 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<30> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_6675 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_6674 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_6673 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_6677 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_6676 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<29> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_6677 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_6676 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_6675 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_6679 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_6678 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<28> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_6679 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_6678 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_6677 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_6681 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_6680 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<27> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_6681 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_6680 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_6679 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_6683 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_6682 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<26> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_6683 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_6682 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_6681 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_6685 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_6684 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<25> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_6685 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_6684 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_6683 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_6687 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_6686 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<24> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_6687 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_6686 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_6685 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_6689 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_6688 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<23> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_6689 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_6688 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_6687 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_6691 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_6690 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<22> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_6691 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_6690 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_6689 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_6693 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_6692 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<21> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_6693 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_6692 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_6691 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_6695 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_6694 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<20> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_6695 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_6694 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_6693 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_6697 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_6696 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<19> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_6697 ),
    .DI(\picorv32/decoded_imm_uj [19]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_6696 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_6695 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_6699 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_6698 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<18> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_6699 ),
    .DI(\picorv32/decoded_imm_uj [18]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_6698 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_6697 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_6701 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_6700 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<17> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_6701 ),
    .DI(\picorv32/decoded_imm_uj [17]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_6700 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_6699 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_6703 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_6702 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<16> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_6703 ),
    .DI(\picorv32/decoded_imm_uj [16]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_6702 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_6701 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_6705 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_6704 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<15> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_6705 ),
    .DI(\picorv32/decoded_imm_uj [15]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_6704 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_6703 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_6707 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_6706 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<14> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_6707 ),
    .DI(\picorv32/decoded_imm_uj [14]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_6706 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_6705 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_6709 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_6708 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<13> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_6709 ),
    .DI(\picorv32/decoded_imm_uj [13]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_6708 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_6707 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_6711 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_6710 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<12> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_6711 ),
    .DI(\picorv32/decoded_imm_uj [12]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_6710 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_6709 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_6713 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_6712 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<11> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_6713 ),
    .DI(\picorv32/decoded_imm_uj [11]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_6712 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_6711 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_6715 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_6714 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<10> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_6715 ),
    .DI(\picorv32/decoded_imm_uj [10]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_6714 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_6713 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_6717 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_6716 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<9> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_6717 ),
    .DI(\picorv32/decoded_imm_uj [9]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_6716 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_6715 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_6719 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_6718 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<8> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_6719 ),
    .DI(\picorv32/decoded_imm_uj [8]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_6718 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_6717 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_6721 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_6720 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<7> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_6721 ),
    .DI(\picorv32/decoded_imm_uj [7]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_6720 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_6719 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_6723 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_6722 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<6> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_6723 ),
    .DI(\picorv32/decoded_imm_uj [6]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_6722 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_6721 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_6725 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_6724 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<5> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_6725 ),
    .DI(\picorv32/decoded_imm_uj [5]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_6724 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_6723 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_6727 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_6726 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<4> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_6727 ),
    .DI(\picorv32/decoded_imm_uj [4]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_6726 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_6725 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<4>  (
    .I0(\picorv32/_n1579 [4]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_6726 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_6729 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_6728 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<3> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_6729 ),
    .DI(\picorv32/decoded_imm_uj [3]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_6728 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_6727 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<3>  (
    .I0(\picorv32/_n1579 [3]),
    .I1(\picorv32/decoded_imm_uj [3]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_6728 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_6731 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_6730 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<2> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_6731 ),
    .DI(\picorv32/decoded_imm_uj [2]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_6730 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_6729 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<2>  (
    .I0(\picorv32/_n1579 [2]),
    .I1(\picorv32/decoded_imm_uj [2]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_6730 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_xor<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_6732 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<1> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/decoded_imm_uj [1]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_6732 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_6731 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<1>  (
    .I0(\picorv32/_n1579 [1]),
    .I1(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_6732 )
  );
  FDR   \picorv32/irq_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd1-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd1_8123 )
  );
  FDR   \picorv32/irq_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd2_8124 )
  );
  FDR   \picorv32/count_cycle_63  (
    .C(sys_clk),
    .D(\picorv32/Result [63]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [63])
  );
  FDR   \picorv32/count_cycle_62  (
    .C(sys_clk),
    .D(\picorv32/Result [62]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [62])
  );
  FDR   \picorv32/count_cycle_61  (
    .C(sys_clk),
    .D(\picorv32/Result [61]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [61])
  );
  FDR   \picorv32/count_cycle_60  (
    .C(sys_clk),
    .D(\picorv32/Result [60]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [60])
  );
  FDR   \picorv32/count_cycle_59  (
    .C(sys_clk),
    .D(\picorv32/Result [59]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [59])
  );
  FDR   \picorv32/count_cycle_58  (
    .C(sys_clk),
    .D(\picorv32/Result [58]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [58])
  );
  FDR   \picorv32/count_cycle_57  (
    .C(sys_clk),
    .D(\picorv32/Result [57]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [57])
  );
  FDR   \picorv32/count_cycle_56  (
    .C(sys_clk),
    .D(\picorv32/Result [56]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [56])
  );
  FDR   \picorv32/count_cycle_55  (
    .C(sys_clk),
    .D(\picorv32/Result [55]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [55])
  );
  FDR   \picorv32/count_cycle_54  (
    .C(sys_clk),
    .D(\picorv32/Result [54]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [54])
  );
  FDR   \picorv32/count_cycle_53  (
    .C(sys_clk),
    .D(\picorv32/Result [53]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [53])
  );
  FDR   \picorv32/count_cycle_52  (
    .C(sys_clk),
    .D(\picorv32/Result [52]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [52])
  );
  FDR   \picorv32/count_cycle_51  (
    .C(sys_clk),
    .D(\picorv32/Result [51]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [51])
  );
  FDR   \picorv32/count_cycle_50  (
    .C(sys_clk),
    .D(\picorv32/Result [50]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [50])
  );
  FDR   \picorv32/count_cycle_49  (
    .C(sys_clk),
    .D(\picorv32/Result [49]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [49])
  );
  FDR   \picorv32/count_cycle_48  (
    .C(sys_clk),
    .D(\picorv32/Result [48]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [48])
  );
  FDR   \picorv32/count_cycle_47  (
    .C(sys_clk),
    .D(\picorv32/Result [47]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [47])
  );
  FDR   \picorv32/count_cycle_46  (
    .C(sys_clk),
    .D(\picorv32/Result [46]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [46])
  );
  FDR   \picorv32/count_cycle_45  (
    .C(sys_clk),
    .D(\picorv32/Result [45]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [45])
  );
  FDR   \picorv32/count_cycle_44  (
    .C(sys_clk),
    .D(\picorv32/Result [44]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [44])
  );
  FDR   \picorv32/count_cycle_43  (
    .C(sys_clk),
    .D(\picorv32/Result [43]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [43])
  );
  FDR   \picorv32/count_cycle_42  (
    .C(sys_clk),
    .D(\picorv32/Result [42]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [42])
  );
  FDR   \picorv32/count_cycle_41  (
    .C(sys_clk),
    .D(\picorv32/Result [41]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [41])
  );
  FDR   \picorv32/count_cycle_40  (
    .C(sys_clk),
    .D(\picorv32/Result [40]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [40])
  );
  FDR   \picorv32/count_cycle_39  (
    .C(sys_clk),
    .D(\picorv32/Result [39]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [39])
  );
  FDR   \picorv32/count_cycle_38  (
    .C(sys_clk),
    .D(\picorv32/Result [38]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [38])
  );
  FDR   \picorv32/count_cycle_37  (
    .C(sys_clk),
    .D(\picorv32/Result [37]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [37])
  );
  FDR   \picorv32/count_cycle_36  (
    .C(sys_clk),
    .D(\picorv32/Result [36]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [36])
  );
  FDR   \picorv32/count_cycle_35  (
    .C(sys_clk),
    .D(\picorv32/Result [35]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [35])
  );
  FDR   \picorv32/count_cycle_34  (
    .C(sys_clk),
    .D(\picorv32/Result [34]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [34])
  );
  FDR   \picorv32/count_cycle_33  (
    .C(sys_clk),
    .D(\picorv32/Result [33]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [33])
  );
  FDR   \picorv32/count_cycle_32  (
    .C(sys_clk),
    .D(\picorv32/Result [32]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [32])
  );
  FDR   \picorv32/count_cycle_31  (
    .C(sys_clk),
    .D(\picorv32/Result [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [31])
  );
  FDR   \picorv32/count_cycle_30  (
    .C(sys_clk),
    .D(\picorv32/Result [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [30])
  );
  FDR   \picorv32/count_cycle_29  (
    .C(sys_clk),
    .D(\picorv32/Result [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [29])
  );
  FDR   \picorv32/count_cycle_28  (
    .C(sys_clk),
    .D(\picorv32/Result [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [28])
  );
  FDR   \picorv32/count_cycle_27  (
    .C(sys_clk),
    .D(\picorv32/Result [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [27])
  );
  FDR   \picorv32/count_cycle_26  (
    .C(sys_clk),
    .D(\picorv32/Result [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [26])
  );
  FDR   \picorv32/count_cycle_25  (
    .C(sys_clk),
    .D(\picorv32/Result [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [25])
  );
  FDR   \picorv32/count_cycle_24  (
    .C(sys_clk),
    .D(\picorv32/Result [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [24])
  );
  FDR   \picorv32/count_cycle_23  (
    .C(sys_clk),
    .D(\picorv32/Result [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [23])
  );
  FDR   \picorv32/count_cycle_22  (
    .C(sys_clk),
    .D(\picorv32/Result [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [22])
  );
  FDR   \picorv32/count_cycle_21  (
    .C(sys_clk),
    .D(\picorv32/Result [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [21])
  );
  FDR   \picorv32/count_cycle_20  (
    .C(sys_clk),
    .D(\picorv32/Result [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [20])
  );
  FDR   \picorv32/count_cycle_19  (
    .C(sys_clk),
    .D(\picorv32/Result [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [19])
  );
  FDR   \picorv32/count_cycle_18  (
    .C(sys_clk),
    .D(\picorv32/Result [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [18])
  );
  FDR   \picorv32/count_cycle_17  (
    .C(sys_clk),
    .D(\picorv32/Result [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [17])
  );
  FDR   \picorv32/count_cycle_16  (
    .C(sys_clk),
    .D(\picorv32/Result [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [16])
  );
  FDR   \picorv32/count_cycle_15  (
    .C(sys_clk),
    .D(\picorv32/Result [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [15])
  );
  FDR   \picorv32/count_cycle_14  (
    .C(sys_clk),
    .D(\picorv32/Result [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [14])
  );
  FDR   \picorv32/count_cycle_13  (
    .C(sys_clk),
    .D(\picorv32/Result [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [13])
  );
  FDR   \picorv32/count_cycle_12  (
    .C(sys_clk),
    .D(\picorv32/Result [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [12])
  );
  FDR   \picorv32/count_cycle_11  (
    .C(sys_clk),
    .D(\picorv32/Result [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [11])
  );
  FDR   \picorv32/count_cycle_10  (
    .C(sys_clk),
    .D(\picorv32/Result [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [10])
  );
  FDR   \picorv32/count_cycle_9  (
    .C(sys_clk),
    .D(\picorv32/Result [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [9])
  );
  FDR   \picorv32/count_cycle_8  (
    .C(sys_clk),
    .D(\picorv32/Result [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [8])
  );
  FDR   \picorv32/count_cycle_7  (
    .C(sys_clk),
    .D(\picorv32/Result [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [7])
  );
  FDR   \picorv32/count_cycle_6  (
    .C(sys_clk),
    .D(\picorv32/Result [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [6])
  );
  FDR   \picorv32/count_cycle_5  (
    .C(sys_clk),
    .D(\picorv32/Result [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [5])
  );
  FDR   \picorv32/count_cycle_4  (
    .C(sys_clk),
    .D(\picorv32/Result [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [4])
  );
  FDR   \picorv32/count_cycle_3  (
    .C(sys_clk),
    .D(\picorv32/Result<3>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [3])
  );
  FDR   \picorv32/count_cycle_2  (
    .C(sys_clk),
    .D(\picorv32/Result<2>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [2])
  );
  FDR   \picorv32/count_cycle_1  (
    .C(sys_clk),
    .D(\picorv32/Result<1>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [1])
  );
  FDR   \picorv32/count_cycle_0  (
    .C(sys_clk),
    .D(\picorv32/Result<0>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_cycle [0])
  );
  FDRE   \picorv32/count_instr_63  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<63>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [63])
  );
  FDRE   \picorv32/count_instr_62  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<62>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [62])
  );
  FDRE   \picorv32/count_instr_61  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<61>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [61])
  );
  FDRE   \picorv32/count_instr_60  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<60>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [60])
  );
  FDRE   \picorv32/count_instr_59  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<59>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [59])
  );
  FDRE   \picorv32/count_instr_58  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<58>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [58])
  );
  FDRE   \picorv32/count_instr_57  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<57>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [57])
  );
  FDRE   \picorv32/count_instr_56  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<56>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [56])
  );
  FDRE   \picorv32/count_instr_55  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<55>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [55])
  );
  FDRE   \picorv32/count_instr_54  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<54>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [54])
  );
  FDRE   \picorv32/count_instr_53  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<53>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [53])
  );
  FDRE   \picorv32/count_instr_52  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<52>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [52])
  );
  FDRE   \picorv32/count_instr_51  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<51>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [51])
  );
  FDRE   \picorv32/count_instr_50  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<50>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [50])
  );
  FDRE   \picorv32/count_instr_49  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<49>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [49])
  );
  FDRE   \picorv32/count_instr_48  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<48>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [48])
  );
  FDRE   \picorv32/count_instr_47  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<47>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [47])
  );
  FDRE   \picorv32/count_instr_46  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<46>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [46])
  );
  FDRE   \picorv32/count_instr_45  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<45>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [45])
  );
  FDRE   \picorv32/count_instr_44  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<44>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [44])
  );
  FDRE   \picorv32/count_instr_43  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<43>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [43])
  );
  FDRE   \picorv32/count_instr_42  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<42>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [42])
  );
  FDRE   \picorv32/count_instr_41  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<41>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [41])
  );
  FDRE   \picorv32/count_instr_40  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<40>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [40])
  );
  FDRE   \picorv32/count_instr_39  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<39>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [39])
  );
  FDRE   \picorv32/count_instr_38  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<38>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [38])
  );
  FDRE   \picorv32/count_instr_37  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<37>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [37])
  );
  FDRE   \picorv32/count_instr_36  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<36>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [36])
  );
  FDRE   \picorv32/count_instr_35  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<35>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [35])
  );
  FDRE   \picorv32/count_instr_34  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<34>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [34])
  );
  FDRE   \picorv32/count_instr_33  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<33>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [33])
  );
  FDRE   \picorv32/count_instr_32  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<32>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [32])
  );
  FDRE   \picorv32/count_instr_31  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<31>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [31])
  );
  FDRE   \picorv32/count_instr_30  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<30>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [30])
  );
  FDRE   \picorv32/count_instr_29  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<29>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [29])
  );
  FDRE   \picorv32/count_instr_28  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<28>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [28])
  );
  FDRE   \picorv32/count_instr_27  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<27>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [27])
  );
  FDRE   \picorv32/count_instr_26  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<26>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [26])
  );
  FDRE   \picorv32/count_instr_25  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<25>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [25])
  );
  FDRE   \picorv32/count_instr_24  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<24>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [24])
  );
  FDRE   \picorv32/count_instr_23  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<23>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [23])
  );
  FDRE   \picorv32/count_instr_22  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<22>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [22])
  );
  FDRE   \picorv32/count_instr_21  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<21>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [21])
  );
  FDRE   \picorv32/count_instr_20  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<20>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [20])
  );
  FDRE   \picorv32/count_instr_19  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<19>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [19])
  );
  FDRE   \picorv32/count_instr_18  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<18>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [18])
  );
  FDRE   \picorv32/count_instr_17  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<17>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [17])
  );
  FDRE   \picorv32/count_instr_16  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<16>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [16])
  );
  FDRE   \picorv32/count_instr_15  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<15>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [15])
  );
  FDRE   \picorv32/count_instr_14  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<14>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [14])
  );
  FDRE   \picorv32/count_instr_13  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<13>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [13])
  );
  FDRE   \picorv32/count_instr_12  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<12>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [12])
  );
  FDRE   \picorv32/count_instr_11  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<11>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [11])
  );
  FDRE   \picorv32/count_instr_10  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<10>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [10])
  );
  FDRE   \picorv32/count_instr_9  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<9>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [9])
  );
  FDRE   \picorv32/count_instr_8  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<8>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [8])
  );
  FDRE   \picorv32/count_instr_7  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<7>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [7])
  );
  FDRE   \picorv32/count_instr_6  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<6>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [6])
  );
  FDRE   \picorv32/count_instr_5  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<5>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [5])
  );
  FDRE   \picorv32/count_instr_4  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<4>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [4])
  );
  FDRE   \picorv32/count_instr_3  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<3>2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [3])
  );
  FDRE   \picorv32/count_instr_2  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<2>2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [2])
  );
  FDRE   \picorv32/count_instr_1  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<1>2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [1])
  );
  FDRE   \picorv32/count_instr_0  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/Result<0>2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/count_instr [0])
  );
  FDSE   \picorv32/pcpi_timeout_counter_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result [3]),
    .S(\picorv32/resetn_pcpi_int_wait_AND_1199_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [3])
  );
  FDSE   \picorv32/pcpi_timeout_counter_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result [2]),
    .S(\picorv32/resetn_pcpi_int_wait_AND_1199_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [2])
  );
  FDSE   \picorv32/pcpi_timeout_counter_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result [1]),
    .S(\picorv32/resetn_pcpi_int_wait_AND_1199_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [1])
  );
  FDSE   \picorv32/pcpi_timeout_counter_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result [0]),
    .S(\picorv32/resetn_pcpi_int_wait_AND_1199_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [0])
  );
  FDR   \picorv32/cpu_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd2-In_6871 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd2_7799 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd3-In_6872 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd3_7800 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd1-In_6870 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd1_7798 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd5-In_6874 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd5_7802 )
  );
  FDS   \picorv32/cpu_state_FSM_FFd6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd6_7803 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd4-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd4_7801 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7-In2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd7_7804 )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs132  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [31]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs131  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [30]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs130  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [29]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs129  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [28]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs128  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [27]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs127  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [26]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs125  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [24]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs124  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [23]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs126  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [25]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs123  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [22]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs122  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [21]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs121  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [20]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs120  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [19]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs118  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [17]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs117  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [16]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs119  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [18]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs116  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [15]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs115  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [14]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs114  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [13]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs113  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [12]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs111  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [10]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs110  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [9]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs112  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [11]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs19  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [8]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs18  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [7]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs17  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [6]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs16  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [5]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs14  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [3]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs13  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [2]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs15  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [4]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs12  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [1]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs11  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [0]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1195_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> )
  );
  FDRE   \picorv32/mem_state_1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_625_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/mem_state [1])
  );
  FDRE   \picorv32/mem_state_0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_625_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/mem_state [0])
  );
  FDE   \picorv32/mem_addr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [31]),
    .Q(\picorv32/mem_addr [31])
  );
  FDE   \picorv32/mem_addr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [30]),
    .Q(\picorv32/mem_addr [30])
  );
  FDE   \picorv32/mem_addr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [29]),
    .Q(\picorv32/mem_addr [29])
  );
  FDE   \picorv32/mem_addr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [28]),
    .Q(\picorv32/mem_addr [28])
  );
  FDE   \picorv32/mem_addr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [27]),
    .Q(\picorv32/mem_addr [27])
  );
  FDE   \picorv32/mem_addr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [26]),
    .Q(\picorv32/mem_addr [26])
  );
  FDE   \picorv32/mem_addr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [25]),
    .Q(\picorv32/mem_addr [25])
  );
  FDE   \picorv32/mem_addr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [24]),
    .Q(\picorv32/mem_addr [24])
  );
  FDE   \picorv32/mem_addr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [23]),
    .Q(\picorv32/mem_addr [23])
  );
  FDE   \picorv32/mem_addr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [22]),
    .Q(\picorv32/mem_addr [22])
  );
  FDE   \picorv32/mem_addr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [21]),
    .Q(\picorv32/mem_addr [21])
  );
  FDE   \picorv32/mem_addr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [20]),
    .Q(\picorv32/mem_addr [20])
  );
  FDE   \picorv32/mem_addr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [19]),
    .Q(\picorv32/mem_addr [19])
  );
  FDE   \picorv32/mem_addr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [18]),
    .Q(\picorv32/mem_addr [18])
  );
  FDE   \picorv32/mem_addr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [17]),
    .Q(\picorv32/mem_addr [17])
  );
  FDE   \picorv32/mem_addr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [16]),
    .Q(\picorv32/mem_addr [16])
  );
  FDE   \picorv32/mem_addr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [15]),
    .Q(\picorv32/mem_addr [15])
  );
  FDE   \picorv32/mem_addr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [14]),
    .Q(\picorv32/mem_addr [14])
  );
  FDE   \picorv32/mem_addr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [13]),
    .Q(\picorv32/mem_addr [13])
  );
  FDE   \picorv32/mem_addr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [12]),
    .Q(\picorv32/mem_addr [12])
  );
  FDE   \picorv32/mem_addr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [11]),
    .Q(\picorv32/mem_addr [11])
  );
  FDE   \picorv32/mem_addr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [10]),
    .Q(\picorv32/mem_addr [10])
  );
  FDE   \picorv32/mem_addr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [9]),
    .Q(\picorv32/mem_addr [9])
  );
  FDE   \picorv32/mem_addr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [8]),
    .Q(\picorv32/mem_addr [8])
  );
  FDE   \picorv32/mem_addr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [7]),
    .Q(\picorv32/mem_addr [7])
  );
  FDE   \picorv32/mem_addr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [6]),
    .Q(\picorv32/mem_addr [6])
  );
  FDE   \picorv32/mem_addr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [5]),
    .Q(\picorv32/mem_addr [5])
  );
  FDE   \picorv32/mem_addr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [4]),
    .Q(\picorv32/mem_addr [4])
  );
  FDE   \picorv32/mem_addr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [3]),
    .Q(\picorv32/mem_addr [3])
  );
  FDE   \picorv32/mem_addr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_addr [2]),
    .Q(\picorv32/mem_addr [2])
  );
  FDRE   \picorv32/reg_next_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [31])
  );
  FDRE   \picorv32/reg_next_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [30])
  );
  FDRE   \picorv32/reg_next_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [29])
  );
  FDRE   \picorv32/reg_next_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [28])
  );
  FDRE   \picorv32/reg_next_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [27])
  );
  FDRE   \picorv32/reg_next_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [26])
  );
  FDRE   \picorv32/reg_next_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [25])
  );
  FDRE   \picorv32/reg_next_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [24])
  );
  FDRE   \picorv32/reg_next_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [23])
  );
  FDRE   \picorv32/reg_next_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [22])
  );
  FDRE   \picorv32/reg_next_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [21])
  );
  FDRE   \picorv32/reg_next_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [20])
  );
  FDRE   \picorv32/reg_next_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [19])
  );
  FDRE   \picorv32/reg_next_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [18])
  );
  FDRE   \picorv32/reg_next_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [17])
  );
  FDRE   \picorv32/reg_next_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [16])
  );
  FDRE   \picorv32/reg_next_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [15])
  );
  FDRE   \picorv32/reg_next_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [14])
  );
  FDRE   \picorv32/reg_next_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [13])
  );
  FDRE   \picorv32/reg_next_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [12])
  );
  FDRE   \picorv32/reg_next_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [11])
  );
  FDRE   \picorv32/reg_next_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [10])
  );
  FDRE   \picorv32/reg_next_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [9])
  );
  FDRE   \picorv32/reg_next_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [8])
  );
  FDRE   \picorv32/reg_next_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [7])
  );
  FDRE   \picorv32/reg_next_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [6])
  );
  FDRE   \picorv32/reg_next_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [5])
  );
  FDRE   \picorv32/reg_next_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [4])
  );
  FDRE   \picorv32/reg_next_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [3])
  );
  FDRE   \picorv32/reg_next_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [2])
  );
  FDRE   \picorv32/reg_next_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_next_pc [1])
  );
  FD   \picorv32/irq_pending_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ),
    .Q(\picorv32/irq_pending [4])
  );
  FD   \picorv32/irq_pending_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ),
    .Q(\picorv32/irq_pending [3])
  );
  FD   \picorv32/irq_pending_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2512_o ),
    .Q(\picorv32/irq_pending [2])
  );
  FD   \picorv32/irq_pending_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ),
    .Q(\picorv32/irq_pending [1])
  );
  FD   \picorv32/irq_pending_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ),
    .Q(\picorv32/irq_pending [0])
  );
  FDRE   \picorv32/timer_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [31])
  );
  FDRE   \picorv32/timer_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [30])
  );
  FDRE   \picorv32/timer_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [29])
  );
  FDRE   \picorv32/timer_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [28])
  );
  FDRE   \picorv32/timer_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [27])
  );
  FDRE   \picorv32/timer_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [26])
  );
  FDRE   \picorv32/timer_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [25])
  );
  FDRE   \picorv32/timer_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [24])
  );
  FDRE   \picorv32/timer_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [23])
  );
  FDRE   \picorv32/timer_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [22])
  );
  FDRE   \picorv32/timer_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [21])
  );
  FDRE   \picorv32/timer_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [20])
  );
  FDRE   \picorv32/timer_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [19])
  );
  FDRE   \picorv32/timer_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [18])
  );
  FDRE   \picorv32/timer_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [17])
  );
  FDRE   \picorv32/timer_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [16])
  );
  FDRE   \picorv32/timer_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [15])
  );
  FDRE   \picorv32/timer_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [14])
  );
  FDRE   \picorv32/timer_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [13])
  );
  FDRE   \picorv32/timer_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [12])
  );
  FDRE   \picorv32/timer_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [11])
  );
  FDRE   \picorv32/timer_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [10])
  );
  FDRE   \picorv32/timer_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [9])
  );
  FDRE   \picorv32/timer_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [8])
  );
  FDRE   \picorv32/timer_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [7])
  );
  FDRE   \picorv32/timer_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [6])
  );
  FDRE   \picorv32/timer_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [5])
  );
  FDRE   \picorv32/timer_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [4])
  );
  FDRE   \picorv32/timer_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [3])
  );
  FDRE   \picorv32/timer_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [2])
  );
  FDRE   \picorv32/timer_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [1])
  );
  FDRE   \picorv32/timer_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1444_inv ),
    .D(\picorv32/_n1282 [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/timer [0])
  );
  FDR   \picorv32/do_waitirq  (
    .C(sys_clk),
    .D(\picorv32/GND_2_o_GND_2_o_MUX_2476_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/do_waitirq_8134 )
  );
  FDRE   \picorv32/reg_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579<31>1_11019 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [31])
  );
  FDRE   \picorv32/reg_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [30])
  );
  FDRE   \picorv32/reg_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [29])
  );
  FDRE   \picorv32/reg_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [28])
  );
  FDRE   \picorv32/reg_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [27])
  );
  FDRE   \picorv32/reg_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [26])
  );
  FDRE   \picorv32/reg_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [25])
  );
  FDRE   \picorv32/reg_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [24])
  );
  FDRE   \picorv32/reg_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [23])
  );
  FDRE   \picorv32/reg_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [22])
  );
  FDRE   \picorv32/reg_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [21])
  );
  FDRE   \picorv32/reg_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [20])
  );
  FDRE   \picorv32/reg_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [19])
  );
  FDRE   \picorv32/reg_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [18])
  );
  FDRE   \picorv32/reg_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [17])
  );
  FDRE   \picorv32/reg_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [16])
  );
  FDRE   \picorv32/reg_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [15])
  );
  FDRE   \picorv32/reg_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [14])
  );
  FDRE   \picorv32/reg_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [13])
  );
  FDRE   \picorv32/reg_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [12])
  );
  FDRE   \picorv32/reg_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [11])
  );
  FDRE   \picorv32/reg_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [10])
  );
  FDRE   \picorv32/reg_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [9])
  );
  FDRE   \picorv32/reg_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [8])
  );
  FDRE   \picorv32/reg_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [7])
  );
  FDRE   \picorv32/reg_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [6])
  );
  FDRE   \picorv32/reg_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [5])
  );
  FDRE   \picorv32/reg_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [4])
  );
  FDRE   \picorv32/reg_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [3])
  );
  FDRE   \picorv32/reg_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [2])
  );
  FDRE   \picorv32/reg_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .D(\picorv32/_n1579 [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/reg_pc [1])
  );
  FDR   \picorv32/trap  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/trap_8201 )
  );
  FDSE   \picorv32/irq_mask_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [31]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [31])
  );
  FDSE   \picorv32/irq_mask_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [30]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [30])
  );
  FDSE   \picorv32/irq_mask_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [29]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [29])
  );
  FDSE   \picorv32/irq_mask_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [28]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [28])
  );
  FDSE   \picorv32/irq_mask_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [27]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [27])
  );
  FDSE   \picorv32/irq_mask_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [26]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [26])
  );
  FDSE   \picorv32/irq_mask_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [25]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [25])
  );
  FDSE   \picorv32/irq_mask_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [24]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [24])
  );
  FDSE   \picorv32/irq_mask_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [23]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [23])
  );
  FDSE   \picorv32/irq_mask_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [22]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [22])
  );
  FDSE   \picorv32/irq_mask_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [21]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [21])
  );
  FDSE   \picorv32/irq_mask_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [20]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [20])
  );
  FDSE   \picorv32/irq_mask_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [19]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [19])
  );
  FDSE   \picorv32/irq_mask_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [18]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [18])
  );
  FDSE   \picorv32/irq_mask_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [17]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [17])
  );
  FDSE   \picorv32/irq_mask_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [16]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [16])
  );
  FDSE   \picorv32/irq_mask_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [15]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [15])
  );
  FDSE   \picorv32/irq_mask_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [14]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [14])
  );
  FDSE   \picorv32/irq_mask_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [13]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [13])
  );
  FDSE   \picorv32/irq_mask_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [12]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [12])
  );
  FDSE   \picorv32/irq_mask_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [11]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [11])
  );
  FDSE   \picorv32/irq_mask_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [10]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [10])
  );
  FDSE   \picorv32/irq_mask_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [9]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [9])
  );
  FDSE   \picorv32/irq_mask_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [8]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [8])
  );
  FDSE   \picorv32/irq_mask_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [7]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [7])
  );
  FDSE   \picorv32/irq_mask_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [6]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [6])
  );
  FDSE   \picorv32/irq_mask_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [5]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [5])
  );
  FDSE   \picorv32/irq_mask_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [4]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [4])
  );
  FDSE   \picorv32/irq_mask_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [3]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [3])
  );
  FDSE   \picorv32/irq_mask_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [2]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [2])
  );
  FDSE   \picorv32/irq_mask_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [1]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [1])
  );
  FDSE   \picorv32/irq_mask_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1496_inv ),
    .D(\picorv32/cpuregs_rs1 [0]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_mask [0])
  );
  FDE   \picorv32/decoded_rs1_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5> ),
    .Q(\picorv32/decoded_rs1 [5])
  );
  FDE   \picorv32/decoded_rs1_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4> ),
    .Q(\picorv32/decoded_rs1 [4])
  );
  FDE   \picorv32/decoded_rs1_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3> ),
    .Q(\picorv32/decoded_rs1 [3])
  );
  FDE   \picorv32/decoded_rs1_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2> ),
    .Q(\picorv32/decoded_rs1 [2])
  );
  FDE   \picorv32/decoded_rs1_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1> ),
    .Q(\picorv32/decoded_rs1 [1])
  );
  FDE   \picorv32/decoded_rs1_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0> ),
    .Q(\picorv32/decoded_rs1 [0])
  );
  FDE   \picorv32/decoded_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/decoded_rd [4])
  );
  FDE   \picorv32/decoded_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/decoded_rd [3])
  );
  FDE   \picorv32/decoded_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/decoded_rd [2])
  );
  FDE   \picorv32/decoded_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/decoded_rd [1])
  );
  FDE   \picorv32/decoded_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/decoded_rd [0])
  );
  FDE   \picorv32/decoded_imm_uj_20  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/decoded_imm_uj [20])
  );
  FDE   \picorv32/decoded_imm_uj_19  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/decoded_imm_uj [19])
  );
  FDE   \picorv32/decoded_imm_uj_18  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/decoded_imm_uj [18])
  );
  FDE   \picorv32/decoded_imm_uj_17  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/decoded_imm_uj [17])
  );
  FDE   \picorv32/decoded_imm_uj_16  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/decoded_imm_uj [16])
  );
  FDE   \picorv32/decoded_imm_uj_15  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/decoded_imm_uj [15])
  );
  FDE   \picorv32/decoded_imm_uj_14  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/decoded_imm_uj [14])
  );
  FDE   \picorv32/decoded_imm_uj_13  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/decoded_imm_uj [13])
  );
  FDE   \picorv32/decoded_imm_uj_12  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/decoded_imm_uj [12])
  );
  FDE   \picorv32/decoded_imm_uj_11  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/decoded_imm_uj [11])
  );
  FDE   \picorv32/decoded_imm_uj_10  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/decoded_imm_uj [10])
  );
  FDE   \picorv32/decoded_imm_uj_9  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/decoded_imm_uj [9])
  );
  FDE   \picorv32/decoded_imm_uj_8  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/decoded_imm_uj [8])
  );
  FDE   \picorv32/decoded_imm_uj_7  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/decoded_imm_uj [7])
  );
  FDE   \picorv32/decoded_imm_uj_6  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/decoded_imm_uj [6])
  );
  FDE   \picorv32/decoded_imm_uj_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/decoded_imm_uj [5])
  );
  FDE   \picorv32/decoded_imm_uj_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/decoded_imm_uj [4])
  );
  FDE   \picorv32/decoded_imm_uj_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/decoded_imm_uj [3])
  );
  FDE   \picorv32/decoded_imm_uj_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/decoded_imm_uj [2])
  );
  FDE   \picorv32/decoded_imm_uj_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/decoded_imm_uj [1])
  );
  FDE   \picorv32/mem_wdata_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [31]),
    .Q(\picorv32/mem_wdata [31])
  );
  FDE   \picorv32/mem_wdata_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [30]),
    .Q(\picorv32/mem_wdata [30])
  );
  FDE   \picorv32/mem_wdata_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [29]),
    .Q(\picorv32/mem_wdata [29])
  );
  FDE   \picorv32/mem_wdata_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [28]),
    .Q(\picorv32/mem_wdata [28])
  );
  FDE   \picorv32/mem_wdata_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [27]),
    .Q(\picorv32/mem_wdata [27])
  );
  FDE   \picorv32/mem_wdata_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [26]),
    .Q(\picorv32/mem_wdata [26])
  );
  FDE   \picorv32/mem_wdata_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [25]),
    .Q(\picorv32/mem_wdata [25])
  );
  FDE   \picorv32/mem_wdata_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [24]),
    .Q(\picorv32/mem_wdata [24])
  );
  FDE   \picorv32/mem_wdata_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [23]),
    .Q(\picorv32/mem_wdata [23])
  );
  FDE   \picorv32/mem_wdata_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [22]),
    .Q(\picorv32/mem_wdata [22])
  );
  FDE   \picorv32/mem_wdata_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [21]),
    .Q(\picorv32/mem_wdata [21])
  );
  FDE   \picorv32/mem_wdata_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [20]),
    .Q(\picorv32/mem_wdata [20])
  );
  FDE   \picorv32/mem_wdata_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [19]),
    .Q(\picorv32/mem_wdata [19])
  );
  FDE   \picorv32/mem_wdata_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [18]),
    .Q(\picorv32/mem_wdata [18])
  );
  FDE   \picorv32/mem_wdata_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [17]),
    .Q(\picorv32/mem_wdata [17])
  );
  FDE   \picorv32/mem_wdata_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [16]),
    .Q(\picorv32/mem_wdata [16])
  );
  FDE   \picorv32/mem_wdata_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [15]),
    .Q(\picorv32/mem_wdata [15])
  );
  FDE   \picorv32/mem_wdata_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [14]),
    .Q(\picorv32/mem_wdata [14])
  );
  FDE   \picorv32/mem_wdata_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [13]),
    .Q(\picorv32/mem_wdata [13])
  );
  FDE   \picorv32/mem_wdata_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [12]),
    .Q(\picorv32/mem_wdata [12])
  );
  FDE   \picorv32/mem_wdata_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [11]),
    .Q(\picorv32/mem_wdata [11])
  );
  FDE   \picorv32/mem_wdata_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [10]),
    .Q(\picorv32/mem_wdata [10])
  );
  FDE   \picorv32/mem_wdata_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [9]),
    .Q(\picorv32/mem_wdata [9])
  );
  FDE   \picorv32/mem_wdata_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/mem_la_wdata [8]),
    .Q(\picorv32/mem_wdata [8])
  );
  FDE   \picorv32/mem_wdata_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_7_7187 ),
    .Q(\picorv32/mem_wdata [7])
  );
  FDE   \picorv32/mem_wdata_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_6_7186 ),
    .Q(\picorv32/mem_wdata [6])
  );
  FDE   \picorv32/mem_wdata_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_5_7185 ),
    .Q(\picorv32/mem_wdata [5])
  );
  FDE   \picorv32/mem_wdata_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_4_7184 ),
    .Q(\picorv32/mem_wdata [4])
  );
  FDE   \picorv32/mem_wdata_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_3_7183 ),
    .Q(\picorv32/mem_wdata [3])
  );
  FDE   \picorv32/mem_wdata_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_2_7182 ),
    .Q(\picorv32/mem_wdata [2])
  );
  FDE   \picorv32/mem_wdata_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_1_7181 ),
    .Q(\picorv32/mem_wdata [1])
  );
  FDE   \picorv32/mem_wdata_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1331_inv ),
    .D(\picorv32/reg_op2_0_7180 ),
    .Q(\picorv32/mem_wdata [0])
  );
  FDR   \picorv32/decoder_pseudo_trigger  (
    .C(sys_clk),
    .D(\picorv32/_n1273 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/decoder_pseudo_trigger_8135 )
  );
  FDRE   \picorv32/irq_delay  (
    .C(sys_clk),
    .CE(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .D(\picorv32/irq_active_8127 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_delay_7842 )
  );
  FDE   \picorv32/pcpi_insn_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [31]),
    .Q(\picorv32/pcpi_insn[31] )
  );
  FDE   \picorv32/pcpi_insn_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [30]),
    .Q(\picorv32/pcpi_insn[30] )
  );
  FDE   \picorv32/pcpi_insn_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [29]),
    .Q(\picorv32/pcpi_insn[29] )
  );
  FDE   \picorv32/pcpi_insn_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [28]),
    .Q(\picorv32/pcpi_insn[28] )
  );
  FDE   \picorv32/pcpi_insn_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [27]),
    .Q(\picorv32/pcpi_insn[27] )
  );
  FDE   \picorv32/pcpi_insn_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [26]),
    .Q(\picorv32/pcpi_insn[26] )
  );
  FDE   \picorv32/pcpi_insn_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [25]),
    .Q(\picorv32/pcpi_insn[25] )
  );
  FDE   \picorv32/pcpi_insn_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [14]),
    .Q(\picorv32/pcpi_insn[14] )
  );
  FDE   \picorv32/pcpi_insn_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [13]),
    .Q(\picorv32/pcpi_insn[13] )
  );
  FDE   \picorv32/pcpi_insn_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [12]),
    .Q(\picorv32/pcpi_insn[12] )
  );
  FDE   \picorv32/pcpi_insn_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [6]),
    .Q(\picorv32/pcpi_insn[6] )
  );
  FDE   \picorv32/pcpi_insn_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [5]),
    .Q(\picorv32/pcpi_insn[5] )
  );
  FDE   \picorv32/pcpi_insn_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [4]),
    .Q(\picorv32/pcpi_insn[4] )
  );
  FDE   \picorv32/pcpi_insn_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [3]),
    .Q(\picorv32/pcpi_insn[3] )
  );
  FDE   \picorv32/pcpi_insn_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [2]),
    .Q(\picorv32/pcpi_insn[2] )
  );
  FDE   \picorv32/pcpi_insn_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [1]),
    .Q(\picorv32/pcpi_insn[1] )
  );
  FDE   \picorv32/pcpi_insn_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q [0]),
    .Q(\picorv32/pcpi_insn[0] )
  );
  FDR   \picorv32/is_compare  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_2017_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/is_compare_8202 )
  );
  FD   \picorv32/decoder_trigger  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2501_o ),
    .Q(\picorv32/decoder_trigger_8209 )
  );
  FDE   \picorv32/reg_op1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31> ),
    .Q(\picorv32/reg_op1_31_7714 )
  );
  FDE   \picorv32/reg_op1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30> ),
    .Q(\picorv32/reg_op1_30_7713 )
  );
  FDE   \picorv32/reg_op1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29> ),
    .Q(\picorv32/reg_op1_29_7712 )
  );
  FDE   \picorv32/reg_op1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28> ),
    .Q(\picorv32/reg_op1_28_7711 )
  );
  FDE   \picorv32/reg_op1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27> ),
    .Q(\picorv32/reg_op1_27_7710 )
  );
  FDE   \picorv32/reg_op1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26> ),
    .Q(\picorv32/reg_op1_26_7709 )
  );
  FDE   \picorv32/reg_op1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25> ),
    .Q(\picorv32/reg_op1_25_7708 )
  );
  FDE   \picorv32/reg_op1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24> ),
    .Q(\picorv32/reg_op1_24_7707 )
  );
  FDE   \picorv32/reg_op1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23> ),
    .Q(\picorv32/reg_op1_23_7706 )
  );
  FDE   \picorv32/reg_op1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22> ),
    .Q(\picorv32/reg_op1_22_7705 )
  );
  FDE   \picorv32/reg_op1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21> ),
    .Q(\picorv32/reg_op1_21_7704 )
  );
  FDE   \picorv32/reg_op1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20> ),
    .Q(\picorv32/reg_op1_20_7703 )
  );
  FDE   \picorv32/reg_op1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19> ),
    .Q(\picorv32/reg_op1_19_7702 )
  );
  FDE   \picorv32/reg_op1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18> ),
    .Q(\picorv32/reg_op1_18_7701 )
  );
  FDE   \picorv32/reg_op1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17> ),
    .Q(\picorv32/reg_op1_17_7700 )
  );
  FDE   \picorv32/reg_op1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16> ),
    .Q(\picorv32/reg_op1_16_7699 )
  );
  FDE   \picorv32/reg_op1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15> ),
    .Q(\picorv32/reg_op1_15_7698 )
  );
  FDE   \picorv32/reg_op1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14> ),
    .Q(\picorv32/reg_op1_14_7697 )
  );
  FDE   \picorv32/reg_op1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13> ),
    .Q(\picorv32/reg_op1_13_7696 )
  );
  FDE   \picorv32/reg_op1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12> ),
    .Q(\picorv32/reg_op1_12_7695 )
  );
  FDE   \picorv32/reg_op1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11> ),
    .Q(\picorv32/reg_op1_11_7694 )
  );
  FDE   \picorv32/reg_op1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10> ),
    .Q(\picorv32/reg_op1_10_7693 )
  );
  FDE   \picorv32/reg_op1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9> ),
    .Q(\picorv32/reg_op1_9_7692 )
  );
  FDE   \picorv32/reg_op1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8> ),
    .Q(\picorv32/reg_op1_8_7691 )
  );
  FDE   \picorv32/reg_op1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7> ),
    .Q(\picorv32/reg_op1_7_7690 )
  );
  FDE   \picorv32/reg_op1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6> ),
    .Q(\picorv32/reg_op1_6_7689 )
  );
  FDE   \picorv32/reg_op1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5> ),
    .Q(\picorv32/reg_op1_5_7688 )
  );
  FDE   \picorv32/reg_op1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4> ),
    .Q(\picorv32/reg_op1_4_7687 )
  );
  FDE   \picorv32/reg_op1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3> ),
    .Q(\picorv32/reg_op1_3_7686 )
  );
  FDE   \picorv32/reg_op1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2> ),
    .Q(\picorv32/reg_op1_2_7685 )
  );
  FDE   \picorv32/reg_op1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1> ),
    .Q(\picorv32/reg_op1_1_6868 )
  );
  FDE   \picorv32/reg_op1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0> ),
    .Q(\picorv32/reg_op1_0_6869 )
  );
  FDE   \picorv32/reg_op2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ),
    .Q(\picorv32/reg_op2_31_7684 )
  );
  FDE   \picorv32/reg_op2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ),
    .Q(\picorv32/reg_op2_30_7683 )
  );
  FDE   \picorv32/reg_op2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ),
    .Q(\picorv32/reg_op2_29_7682 )
  );
  FDE   \picorv32/reg_op2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ),
    .Q(\picorv32/reg_op2_28_7681 )
  );
  FDE   \picorv32/reg_op2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ),
    .Q(\picorv32/reg_op2_27_7680 )
  );
  FDE   \picorv32/reg_op2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ),
    .Q(\picorv32/reg_op2_26_7679 )
  );
  FDE   \picorv32/reg_op2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ),
    .Q(\picorv32/reg_op2_25_7678 )
  );
  FDE   \picorv32/reg_op2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ),
    .Q(\picorv32/reg_op2_24_7677 )
  );
  FDE   \picorv32/reg_op2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ),
    .Q(\picorv32/reg_op2_23_7676 )
  );
  FDE   \picorv32/reg_op2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ),
    .Q(\picorv32/reg_op2_22_7675 )
  );
  FDE   \picorv32/reg_op2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ),
    .Q(\picorv32/reg_op2_21_7674 )
  );
  FDE   \picorv32/reg_op2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ),
    .Q(\picorv32/reg_op2_20_7673 )
  );
  FDE   \picorv32/reg_op2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ),
    .Q(\picorv32/reg_op2_19_7672 )
  );
  FDE   \picorv32/reg_op2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ),
    .Q(\picorv32/reg_op2_18_7671 )
  );
  FDE   \picorv32/reg_op2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ),
    .Q(\picorv32/reg_op2_17_7670 )
  );
  FDE   \picorv32/reg_op2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ),
    .Q(\picorv32/reg_op2_16_7669 )
  );
  FDE   \picorv32/reg_op2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ),
    .Q(\picorv32/reg_op2_15_7668 )
  );
  FDE   \picorv32/reg_op2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ),
    .Q(\picorv32/reg_op2_14_7667 )
  );
  FDE   \picorv32/reg_op2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ),
    .Q(\picorv32/reg_op2_13_7666 )
  );
  FDE   \picorv32/reg_op2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ),
    .Q(\picorv32/reg_op2_12_7665 )
  );
  FDE   \picorv32/reg_op2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ),
    .Q(\picorv32/reg_op2_11_7664 )
  );
  FDE   \picorv32/reg_op2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ),
    .Q(\picorv32/reg_op2_10_7663 )
  );
  FDE   \picorv32/reg_op2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ),
    .Q(\picorv32/reg_op2_9_7662 )
  );
  FDE   \picorv32/reg_op2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ),
    .Q(\picorv32/reg_op2_8_7661 )
  );
  FDE   \picorv32/reg_op2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ),
    .Q(\picorv32/reg_op2_7_7187 )
  );
  FDE   \picorv32/reg_op2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ),
    .Q(\picorv32/reg_op2_6_7186 )
  );
  FDE   \picorv32/reg_op2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ),
    .Q(\picorv32/reg_op2_5_7185 )
  );
  FDE   \picorv32/reg_op2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ),
    .Q(\picorv32/reg_op2_4_7184 )
  );
  FDE   \picorv32/reg_op2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ),
    .Q(\picorv32/reg_op2_3_7183 )
  );
  FDE   \picorv32/reg_op2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ),
    .Q(\picorv32/reg_op2_2_7182 )
  );
  FDE   \picorv32/reg_op2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ),
    .Q(\picorv32/reg_op2_1_7181 )
  );
  FDE   \picorv32/reg_op2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ),
    .Q(\picorv32/reg_op2_0_7180 )
  );
  FDE   \picorv32/instr_lbu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1128_o ),
    .Q(\picorv32/instr_lbu_7720 )
  );
  FDE   \picorv32/instr_lhu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1129_o ),
    .Q(\picorv32/instr_lhu_7719 )
  );
  FDE   \picorv32/instr_lw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1127_o ),
    .Q(\picorv32/instr_lw_7718 )
  );
  FDRE   \picorv32/instr_sltiu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_sltiu_7723 )
  );
  FDRE   \picorv32/instr_bltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bltu_7722 )
  );
  FDRE   \picorv32/instr_sltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1154_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_sltu_7721 )
  );
  FDE   \picorv32/instr_jalr  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o ),
    .Q(\picorv32/instr_jalr_7717 )
  );
  FDE   \picorv32/is_lb_lh_lw_lbu_lhu  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o ),
    .Q(\picorv32/is_lb_lh_lw_lbu_lhu_7716 )
  );
  FDE   \picorv32/is_alu_reg_imm  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o ),
    .Q(\picorv32/is_alu_reg_imm_7715 )
  );
  FDRE   \picorv32/instr_slti  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_slti_7726 )
  );
  FDRE   \picorv32/instr_blt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_blt_7725 )
  );
  FDRE   \picorv32/instr_slt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1152_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_slt_7724 )
  );
  FDE   \picorv32/instr_lui  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o ),
    .Q(\picorv32/instr_lui_7729 )
  );
  FDE   \picorv32/instr_auipc  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o ),
    .Q(\picorv32/instr_auipc_7728 )
  );
  FDE   \picorv32/instr_jal  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_160_o ),
    .Q(\picorv32/instr_jal_7727 )
  );
  FDE   \picorv32/instr_rdcycle  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_689_o ),
    .Q(\picorv32/instr_rdcycle_7733 )
  );
  FDE   \picorv32/instr_rdcycleh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_690_o ),
    .Q(\picorv32/instr_rdcycleh_7732 )
  );
  FDE   \picorv32/instr_rdinstr  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o ),
    .Q(\picorv32/instr_rdinstr_7731 )
  );
  FDE   \picorv32/instr_rdinstrh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1170_o ),
    .Q(\picorv32/instr_rdinstrh_7730 )
  );
  FDRE   \picorv32/instr_and  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1164_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_and_8002 )
  );
  FDRE   \picorv32/instr_or  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1162_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_or_8003 )
  );
  FDRE   \picorv32/instr_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_sra_8004 )
  );
  FDRE   \picorv32/instr_srl  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_srl_8005 )
  );
  FDRE   \picorv32/instr_xor  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1156_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_xor_8006 )
  );
  FDRE   \picorv32/instr_sub  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_sub_8008 )
  );
  FDRE   \picorv32/instr_add  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_add_8009 )
  );
  FDRE   \picorv32/instr_sll  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1150_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/instr_sll_8007 )
  );
  FDRE   \picorv32/instr_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_andi_8010 )
  );
  FDRE   \picorv32/instr_ori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_ori_8011 )
  );
  FDRE   \picorv32/instr_xori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_xori_8012 )
  );
  FDRE   \picorv32/instr_addi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_addi_8013 )
  );
  FDRE   \picorv32/instr_bge  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bge_8015 )
  );
  FDRE   \picorv32/instr_bne  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bne_8016 )
  );
  FDRE   \picorv32/instr_bgeu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bgeu_8014 )
  );
  FDRE   \picorv32/instr_beq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_beq_8017 )
  );
  FDRE   \picorv32/mem_wstrb_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_wstrb [3]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [3])
  );
  FDRE   \picorv32/mem_wstrb_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_wstrb [2]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [2])
  );
  FDRE   \picorv32/mem_wstrb_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/mem_la_wstrb [1]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [1])
  );
  FDRE   \picorv32/mem_wstrb_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1327_inv_6892 ),
    .D(\picorv32/Mmux_mem_rdata_word110 ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [0])
  );
  FDE   \picorv32/latched_rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ),
    .Q(\picorv32/latched_rd [5])
  );
  FDE   \picorv32/latched_rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ),
    .Q(\picorv32/latched_rd [4])
  );
  FDE   \picorv32/latched_rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ),
    .Q(\picorv32/latched_rd [3])
  );
  FDE   \picorv32/latched_rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ),
    .Q(\picorv32/latched_rd [2])
  );
  FDE   \picorv32/latched_rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ),
    .Q(\picorv32/latched_rd [1])
  );
  FDE   \picorv32/latched_rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ),
    .Q(\picorv32/latched_rd [0])
  );
  FDE   \picorv32/mem_wordsize_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1> ),
    .Q(\picorv32/mem_wordsize [1])
  );
  FDE   \picorv32/mem_wordsize_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0> ),
    .Q(\picorv32/mem_wordsize [0])
  );
  FDE   \picorv32/decoded_imm_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<31> ),
    .Q(\picorv32/decoded_imm [31])
  );
  FDE   \picorv32/decoded_imm_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<30> ),
    .Q(\picorv32/decoded_imm [30])
  );
  FDE   \picorv32/decoded_imm_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<29> ),
    .Q(\picorv32/decoded_imm [29])
  );
  FDE   \picorv32/decoded_imm_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<28> ),
    .Q(\picorv32/decoded_imm [28])
  );
  FDE   \picorv32/decoded_imm_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<27> ),
    .Q(\picorv32/decoded_imm [27])
  );
  FDE   \picorv32/decoded_imm_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<26> ),
    .Q(\picorv32/decoded_imm [26])
  );
  FDE   \picorv32/decoded_imm_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<25> ),
    .Q(\picorv32/decoded_imm [25])
  );
  FDE   \picorv32/decoded_imm_24  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<24> ),
    .Q(\picorv32/decoded_imm [24])
  );
  FDE   \picorv32/decoded_imm_23  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<23> ),
    .Q(\picorv32/decoded_imm [23])
  );
  FDE   \picorv32/decoded_imm_22  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<22> ),
    .Q(\picorv32/decoded_imm [22])
  );
  FDE   \picorv32/decoded_imm_21  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<21> ),
    .Q(\picorv32/decoded_imm [21])
  );
  FDE   \picorv32/decoded_imm_20  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<20> ),
    .Q(\picorv32/decoded_imm [20])
  );
  FDE   \picorv32/decoded_imm_19  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<19>_7231 ),
    .Q(\picorv32/decoded_imm [19])
  );
  FDE   \picorv32/decoded_imm_18  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<18>_7230 ),
    .Q(\picorv32/decoded_imm [18])
  );
  FDE   \picorv32/decoded_imm_17  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<17>_7229 ),
    .Q(\picorv32/decoded_imm [17])
  );
  FDE   \picorv32/decoded_imm_16  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<16>_7228 ),
    .Q(\picorv32/decoded_imm [16])
  );
  FDE   \picorv32/decoded_imm_15  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<15>_7227 ),
    .Q(\picorv32/decoded_imm [15])
  );
  FDE   \picorv32/decoded_imm_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<14>_7226 ),
    .Q(\picorv32/decoded_imm [14])
  );
  FDE   \picorv32/decoded_imm_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<13>_7225 ),
    .Q(\picorv32/decoded_imm [13])
  );
  FDE   \picorv32/decoded_imm_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<12>_7224 ),
    .Q(\picorv32/decoded_imm [12])
  );
  FDE   \picorv32/decoded_imm_11  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<11> ),
    .Q(\picorv32/decoded_imm [11])
  );
  FDE   \picorv32/decoded_imm_10  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<10> ),
    .Q(\picorv32/decoded_imm [10])
  );
  FDE   \picorv32/decoded_imm_9  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<9> ),
    .Q(\picorv32/decoded_imm [9])
  );
  FDE   \picorv32/decoded_imm_8  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<8> ),
    .Q(\picorv32/decoded_imm [8])
  );
  FDE   \picorv32/decoded_imm_7  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<7> ),
    .Q(\picorv32/decoded_imm [7])
  );
  FDE   \picorv32/decoded_imm_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<6> ),
    .Q(\picorv32/decoded_imm [6])
  );
  FDE   \picorv32/decoded_imm_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<5> ),
    .Q(\picorv32/decoded_imm [5])
  );
  FDE   \picorv32/decoded_imm_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<4> ),
    .Q(\picorv32/decoded_imm [4])
  );
  FDE   \picorv32/decoded_imm_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<3> ),
    .Q(\picorv32/decoded_imm [3])
  );
  FDE   \picorv32/decoded_imm_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<2> ),
    .Q(\picorv32/decoded_imm [2])
  );
  FDE   \picorv32/decoded_imm_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1> ),
    .Q(\picorv32/decoded_imm [1])
  );
  FDE   \picorv32/decoded_imm_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<0> ),
    .Q(\picorv32/decoded_imm [0])
  );
  FDE   \picorv32/is_sll_srl_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1185_o ),
    .Q(\picorv32/is_sll_srl_sra_8055 )
  );
  FDE   \picorv32/is_slli_srli_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1180_o ),
    .Q(\picorv32/is_slli_srli_srai_8057 )
  );
  FDE   \picorv32/instr_timer  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1176_o ),
    .Q(\picorv32/instr_timer_8058 )
  );
  FDE   \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/instr_jalr_is_alu_reg_imm_OR_733_o ),
    .Q(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 )
  );
  FDE   \picorv32/instr_maskirq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1175_o ),
    .Q(\picorv32/instr_maskirq_8059 )
  );
  FDE   \picorv32/instr_setq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o ),
    .Q(\picorv32/instr_setq_8060 )
  );
  FDE   \picorv32/instr_getq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1173_o ),
    .Q(\picorv32/instr_getq_8061 )
  );
  FDE   \picorv32/instr_ecall_ebreak  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o_7076 ),
    .Q(\picorv32/instr_ecall_ebreak_8062 )
  );
  FDE   \picorv32/instr_srli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1142_o ),
    .Q(\picorv32/instr_srli_8064 )
  );
  FDE   \picorv32/instr_slli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1140_o ),
    .Q(\picorv32/instr_slli_8065 )
  );
  FDE   \picorv32/instr_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1144_o ),
    .Q(\picorv32/instr_srai_8063 )
  );
  FDE   \picorv32/instr_sw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1132_o ),
    .Q(\picorv32/instr_sw_8066 )
  );
  FDE   \picorv32/instr_sh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1131_o ),
    .Q(\picorv32/instr_sh_8067 )
  );
  FDE   \picorv32/instr_sb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1130_o ),
    .Q(\picorv32/instr_sb_8068 )
  );
  FDE   \picorv32/instr_lh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1126_o ),
    .Q(\picorv32/instr_lh_8069 )
  );
  FDE   \picorv32/instr_lb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1125_o ),
    .Q(\picorv32/instr_lb_8070 )
  );
  FDE   \picorv32/is_alu_reg_reg  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o ),
    .Q(\picorv32/is_alu_reg_reg_8119 )
  );
  FDE   \picorv32/is_sb_sh_sw  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o ),
    .Q(\picorv32/is_sb_sh_sw_8120 )
  );
  FDE   \picorv32/instr_waitirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1115_o ),
    .Q(\picorv32/instr_waitirq_8121 )
  );
  FDE   \picorv32/instr_retirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .Q(\picorv32/instr_retirq_8122 )
  );
  FDR   \picorv32/latched_is_lb  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_8128 )
  );
  FDR   \picorv32/latched_is_lh  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lh_Select_572_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_is_lh_8129 )
  );
  FDR   \picorv32/irq_active  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_active_Select_559_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/irq_active_8127 )
  );
  FDR   \picorv32/latched_is_lu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lu_Select_570_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_is_lu_8130 )
  );
  FDR   \picorv32/latched_branch  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_branch_Select_568_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_branch_8131 )
  );
  FDR   \picorv32/latched_stalu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_stalu_Select_566_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_stalu_8132 )
  );
  FDR   \picorv32/latched_store  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_store_Select_564_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/latched_store_8133 )
  );
  FDR   \picorv32/pcpi_timeout  (
    .C(sys_clk),
    .D(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_timeout_8200 )
  );
  FD   \picorv32/alu_out_q_31  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [1]),
    .Q(\picorv32/alu_out_q [31])
  );
  FD   \picorv32/alu_out_q_30  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [2]),
    .Q(\picorv32/alu_out_q [30])
  );
  FD   \picorv32/alu_out_q_29  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [3]),
    .Q(\picorv32/alu_out_q [29])
  );
  FD   \picorv32/alu_out_q_28  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [4]),
    .Q(\picorv32/alu_out_q [28])
  );
  FD   \picorv32/alu_out_q_27  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [5]),
    .Q(\picorv32/alu_out_q [27])
  );
  FD   \picorv32/alu_out_q_26  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [6]),
    .Q(\picorv32/alu_out_q [26])
  );
  FD   \picorv32/alu_out_q_25  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [7]),
    .Q(\picorv32/alu_out_q [25])
  );
  FD   \picorv32/alu_out_q_24  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [8]),
    .Q(\picorv32/alu_out_q [24])
  );
  FD   \picorv32/alu_out_q_23  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [9]),
    .Q(\picorv32/alu_out_q [23])
  );
  FD   \picorv32/alu_out_q_22  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [10]),
    .Q(\picorv32/alu_out_q [22])
  );
  FD   \picorv32/alu_out_q_21  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [11]),
    .Q(\picorv32/alu_out_q [21])
  );
  FD   \picorv32/alu_out_q_20  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [12]),
    .Q(\picorv32/alu_out_q [20])
  );
  FD   \picorv32/alu_out_q_19  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [13]),
    .Q(\picorv32/alu_out_q [19])
  );
  FD   \picorv32/alu_out_q_18  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [14]),
    .Q(\picorv32/alu_out_q [18])
  );
  FD   \picorv32/alu_out_q_17  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [15]),
    .Q(\picorv32/alu_out_q [17])
  );
  FD   \picorv32/alu_out_q_16  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [16]),
    .Q(\picorv32/alu_out_q [16])
  );
  FD   \picorv32/alu_out_q_15  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [17]),
    .Q(\picorv32/alu_out_q [15])
  );
  FD   \picorv32/alu_out_q_14  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [18]),
    .Q(\picorv32/alu_out_q [14])
  );
  FD   \picorv32/alu_out_q_13  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [19]),
    .Q(\picorv32/alu_out_q [13])
  );
  FD   \picorv32/alu_out_q_12  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [20]),
    .Q(\picorv32/alu_out_q [12])
  );
  FD   \picorv32/alu_out_q_11  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [21]),
    .Q(\picorv32/alu_out_q [11])
  );
  FD   \picorv32/alu_out_q_10  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [22]),
    .Q(\picorv32/alu_out_q [10])
  );
  FD   \picorv32/alu_out_q_9  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [23]),
    .Q(\picorv32/alu_out_q [9])
  );
  FD   \picorv32/alu_out_q_8  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [24]),
    .Q(\picorv32/alu_out_q [8])
  );
  FD   \picorv32/alu_out_q_7  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [25]),
    .Q(\picorv32/alu_out_q [7])
  );
  FD   \picorv32/alu_out_q_6  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [26]),
    .Q(\picorv32/alu_out_q [6])
  );
  FD   \picorv32/alu_out_q_5  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [27]),
    .Q(\picorv32/alu_out_q [5])
  );
  FD   \picorv32/alu_out_q_4  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [28]),
    .Q(\picorv32/alu_out_q [4])
  );
  FD   \picorv32/alu_out_q_3  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [29]),
    .Q(\picorv32/alu_out_q [3])
  );
  FD   \picorv32/alu_out_q_2  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [30]),
    .Q(\picorv32/alu_out_q [2])
  );
  FD   \picorv32/alu_out_q_1  (
    .C(sys_clk),
    .D(\picorv32/_n2184 [31]),
    .Q(\picorv32/alu_out_q [1])
  );
  FD   \picorv32/alu_out_q_0  (
    .C(sys_clk),
    .D(\picorv32/_n2185_7284 ),
    .Q(\picorv32/alu_out_q [0])
  );
  FD   \picorv32/reg_out_31  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ),
    .Q(\picorv32/reg_out [31])
  );
  FD   \picorv32/reg_out_30  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ),
    .Q(\picorv32/reg_out [30])
  );
  FD   \picorv32/reg_out_29  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ),
    .Q(\picorv32/reg_out [29])
  );
  FD   \picorv32/reg_out_28  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ),
    .Q(\picorv32/reg_out [28])
  );
  FD   \picorv32/reg_out_27  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ),
    .Q(\picorv32/reg_out [27])
  );
  FD   \picorv32/reg_out_26  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ),
    .Q(\picorv32/reg_out [26])
  );
  FD   \picorv32/reg_out_25  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ),
    .Q(\picorv32/reg_out [25])
  );
  FD   \picorv32/reg_out_24  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ),
    .Q(\picorv32/reg_out [24])
  );
  FD   \picorv32/reg_out_23  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ),
    .Q(\picorv32/reg_out [23])
  );
  FD   \picorv32/reg_out_22  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ),
    .Q(\picorv32/reg_out [22])
  );
  FD   \picorv32/reg_out_21  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ),
    .Q(\picorv32/reg_out [21])
  );
  FD   \picorv32/reg_out_20  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ),
    .Q(\picorv32/reg_out [20])
  );
  FD   \picorv32/reg_out_19  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ),
    .Q(\picorv32/reg_out [19])
  );
  FD   \picorv32/reg_out_18  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ),
    .Q(\picorv32/reg_out [18])
  );
  FD   \picorv32/reg_out_17  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ),
    .Q(\picorv32/reg_out [17])
  );
  FD   \picorv32/reg_out_16  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ),
    .Q(\picorv32/reg_out [16])
  );
  FD   \picorv32/reg_out_15  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ),
    .Q(\picorv32/reg_out [15])
  );
  FD   \picorv32/reg_out_14  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ),
    .Q(\picorv32/reg_out [14])
  );
  FD   \picorv32/reg_out_13  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ),
    .Q(\picorv32/reg_out [13])
  );
  FD   \picorv32/reg_out_12  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ),
    .Q(\picorv32/reg_out [12])
  );
  FD   \picorv32/reg_out_11  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ),
    .Q(\picorv32/reg_out [11])
  );
  FD   \picorv32/reg_out_10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ),
    .Q(\picorv32/reg_out [10])
  );
  FD   \picorv32/reg_out_9  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ),
    .Q(\picorv32/reg_out [9])
  );
  FD   \picorv32/reg_out_8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ),
    .Q(\picorv32/reg_out [8])
  );
  FD   \picorv32/reg_out_7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ),
    .Q(\picorv32/reg_out [7])
  );
  FD   \picorv32/reg_out_6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ),
    .Q(\picorv32/reg_out [6])
  );
  FD   \picorv32/reg_out_5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ),
    .Q(\picorv32/reg_out [5])
  );
  FD   \picorv32/reg_out_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ),
    .Q(\picorv32/reg_out [4])
  );
  FD   \picorv32/reg_out_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ),
    .Q(\picorv32/reg_out [3])
  );
  FD   \picorv32/reg_out_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ),
    .Q(\picorv32/reg_out [2])
  );
  FD   \picorv32/reg_out_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ),
    .Q(\picorv32/reg_out [1])
  );
  FD   \picorv32/reg_out_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ),
    .Q(\picorv32/reg_out [0])
  );
  FD   \picorv32/reg_sh_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .Q(\picorv32/reg_sh [4])
  );
  FD   \picorv32/reg_sh_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .Q(\picorv32/reg_sh [3])
  );
  FD   \picorv32/reg_sh_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .Q(\picorv32/reg_sh [2])
  );
  FD   \picorv32/reg_sh_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .Q(\picorv32/reg_sh [1])
  );
  FD   \picorv32/reg_sh_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .Q(\picorv32/reg_sh [0])
  );
  FD   \picorv32/is_lbu_lhu_lw  (
    .C(sys_clk),
    .D(\picorv32/instr_lbu_reduce_or_156_o ),
    .Q(\picorv32/is_lbu_lhu_lw_8279 )
  );
  FD   \picorv32/is_sltiu_bltu_sltu  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_reduce_or_155_o ),
    .Q(\picorv32/is_sltiu_bltu_sltu_8280 )
  );
  FD   \picorv32/is_lui_auipc_jal  (
    .C(sys_clk),
    .D(\picorv32/instr_lui_reduce_or_152_o ),
    .Q(\picorv32/is_lui_auipc_jal_8282 )
  );
  FD   \picorv32/mem_rdata_q_31  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/mem_rdata_q [31])
  );
  FD   \picorv32/mem_rdata_q_30  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/mem_rdata_q [30])
  );
  FD   \picorv32/mem_rdata_q_29  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/mem_rdata_q [29])
  );
  FD   \picorv32/mem_rdata_q_28  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/mem_rdata_q [28])
  );
  FD   \picorv32/mem_rdata_q_27  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/mem_rdata_q [27])
  );
  FD   \picorv32/mem_rdata_q_26  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/mem_rdata_q [26])
  );
  FD   \picorv32/mem_rdata_q_25  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/mem_rdata_q [25])
  );
  FD   \picorv32/mem_rdata_q_24  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/mem_rdata_q [24])
  );
  FD   \picorv32/mem_rdata_q_23  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/mem_rdata_q [23])
  );
  FD   \picorv32/mem_rdata_q_22  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/mem_rdata_q [22])
  );
  FD   \picorv32/mem_rdata_q_21  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/mem_rdata_q [21])
  );
  FD   \picorv32/mem_rdata_q_20  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/mem_rdata_q [20])
  );
  FD   \picorv32/mem_rdata_q_19  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/mem_rdata_q [19])
  );
  FD   \picorv32/mem_rdata_q_18  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/mem_rdata_q [18])
  );
  FD   \picorv32/mem_rdata_q_17  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/mem_rdata_q [17])
  );
  FD   \picorv32/mem_rdata_q_16  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/mem_rdata_q [16])
  );
  FD   \picorv32/mem_rdata_q_15  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/mem_rdata_q [15])
  );
  FD   \picorv32/mem_rdata_q_14  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/mem_rdata_q [14])
  );
  FD   \picorv32/mem_rdata_q_13  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/mem_rdata_q [13])
  );
  FD   \picorv32/mem_rdata_q_12  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/mem_rdata_q [12])
  );
  FD   \picorv32/mem_rdata_q_11  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/mem_rdata_q [11])
  );
  FD   \picorv32/mem_rdata_q_10  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/mem_rdata_q [10])
  );
  FD   \picorv32/mem_rdata_q_9  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/mem_rdata_q [9])
  );
  FD   \picorv32/mem_rdata_q_8  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/mem_rdata_q [8])
  );
  FD   \picorv32/mem_rdata_q_7  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/mem_rdata_q [7])
  );
  FD   \picorv32/mem_rdata_q_6  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/mem_rdata_q [6])
  );
  FD   \picorv32/mem_rdata_q_5  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/mem_rdata_q [5])
  );
  FD   \picorv32/mem_rdata_q_4  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/mem_rdata_q [4])
  );
  FD   \picorv32/mem_rdata_q_3  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/mem_rdata_q [3])
  );
  FD   \picorv32/mem_rdata_q_2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/mem_rdata_q [2])
  );
  FD   \picorv32/mem_rdata_q_1  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [1]),
    .Q(\picorv32/mem_rdata_q [1])
  );
  FD   \picorv32/mem_rdata_q_0  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/mem_rdata_q [0])
  );
  FD   \picorv32/is_slti_blt_slt  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_reduce_or_154_o ),
    .Q(\picorv32/is_slti_blt_slt_8281 )
  );
  FDE   \picorv32/pcpi_mul/mul_counter_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter6 ),
    .Q(\picorv32/pcpi_mul/mul_counter [6])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter5 ),
    .Q(\picorv32/pcpi_mul/mul_counter [5])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter4 ),
    .Q(\picorv32/pcpi_mul/mul_counter [4])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter3 ),
    .Q(\picorv32/pcpi_mul/mul_counter [3])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter2 ),
    .Q(\picorv32/pcpi_mul/mul_counter [2])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter1 ),
    .Q(\picorv32/pcpi_mul/mul_counter [1])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter ),
    .Q(\picorv32/pcpi_mul/mul_counter [0])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [31]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [31])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [30]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [30])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [29]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [29])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [28]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [28])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [27]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [27])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [26]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [26])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [25]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [25])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [24]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [24])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [23]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [23])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [22]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [22])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [21]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [21])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [20]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [20])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [19]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [19])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [18]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [18])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [17]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [17])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [16]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [16])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [15]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [15])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [14]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [14])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [13]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [13])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [12]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [12])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [11]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [11])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [10]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [10])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [9]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [9])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [8]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [8])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [7]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [7])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [6]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [6])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [5]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [5])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [4]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [4])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [3]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [3])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [2]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [2])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [1]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [1])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [0]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rd_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0106 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [63])
  );
  FDRE   \picorv32/pcpi_mul/rd_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0106 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [62])
  );
  FDRE   \picorv32/pcpi_mul/rd_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0106 [1]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [61])
  );
  FDRE   \picorv32/pcpi_mul/rd_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0106 [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [60])
  );
  FDRE   \picorv32/pcpi_mul/rd_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0107 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [59])
  );
  FDRE   \picorv32/pcpi_mul/rd_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0107 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [58])
  );
  FDRE   \picorv32/pcpi_mul/rd_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_8443 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [57])
  );
  FDRE   \picorv32/pcpi_mul/rd_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [56])
  );
  FDRE   \picorv32/pcpi_mul/rd_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0108 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [55])
  );
  FDRE   \picorv32/pcpi_mul/rd_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0108 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [54])
  );
  FDRE   \picorv32/pcpi_mul/rd_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_8435 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [53])
  );
  FDRE   \picorv32/pcpi_mul/rd_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [52])
  );
  FDRE   \picorv32/pcpi_mul/rd_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0109 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [51])
  );
  FDRE   \picorv32/pcpi_mul/rd_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0109 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [50])
  );
  FDRE   \picorv32/pcpi_mul/rd_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_8439 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [49])
  );
  FDRE   \picorv32/pcpi_mul/rd_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [48])
  );
  FDRE   \picorv32/pcpi_mul/rd_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0110 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [47])
  );
  FDRE   \picorv32/pcpi_mul/rd_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0110 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [46])
  );
  FDRE   \picorv32/pcpi_mul/rd_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_8447 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [45])
  );
  FDRE   \picorv32/pcpi_mul/rd_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [44])
  );
  FDRE   \picorv32/pcpi_mul/rd_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0111 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [43])
  );
  FDRE   \picorv32/pcpi_mul/rd_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0111 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [42])
  );
  FDRE   \picorv32/pcpi_mul/rd_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_8451 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [41])
  );
  FDRE   \picorv32/pcpi_mul/rd_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [40])
  );
  FDRE   \picorv32/pcpi_mul/rd_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0112 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [39])
  );
  FDRE   \picorv32/pcpi_mul/rd_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0112 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [38])
  );
  FDRE   \picorv32/pcpi_mul/rd_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_8463 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [37])
  );
  FDRE   \picorv32/pcpi_mul/rd_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [36])
  );
  FDRE   \picorv32/pcpi_mul/rd_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0113 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [35])
  );
  FDRE   \picorv32/pcpi_mul/rd_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0113 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [34])
  );
  FDRE   \picorv32/pcpi_mul/rd_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_8455 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [33])
  );
  FDRE   \picorv32/pcpi_mul/rd_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [32])
  );
  FDRE   \picorv32/pcpi_mul/rd_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0114 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [31])
  );
  FDRE   \picorv32/pcpi_mul/rd_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0114 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [30])
  );
  FDRE   \picorv32/pcpi_mul/rd_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_8459 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [29])
  );
  FDRE   \picorv32/pcpi_mul/rd_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [28])
  );
  FDRE   \picorv32/pcpi_mul/rd_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0115 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [27])
  );
  FDRE   \picorv32/pcpi_mul/rd_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0115 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [26])
  );
  FDRE   \picorv32/pcpi_mul/rd_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_8467 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [25])
  );
  FDRE   \picorv32/pcpi_mul/rd_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [24])
  );
  FDRE   \picorv32/pcpi_mul/rd_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0116 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [23])
  );
  FDRE   \picorv32/pcpi_mul/rd_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0116 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [22])
  );
  FDRE   \picorv32/pcpi_mul/rd_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_8471 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [21])
  );
  FDRE   \picorv32/pcpi_mul/rd_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [20])
  );
  FDRE   \picorv32/pcpi_mul/rd_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0117 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [19])
  );
  FDRE   \picorv32/pcpi_mul/rd_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0117 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [18])
  );
  FDRE   \picorv32/pcpi_mul/rd_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_8483 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [17])
  );
  FDRE   \picorv32/pcpi_mul/rd_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [16])
  );
  FDRE   \picorv32/pcpi_mul/rd_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0118 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [15])
  );
  FDRE   \picorv32/pcpi_mul/rd_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0118 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [14])
  );
  FDRE   \picorv32/pcpi_mul/rd_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_8475 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [13])
  );
  FDRE   \picorv32/pcpi_mul/rd_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [12])
  );
  FDRE   \picorv32/pcpi_mul/rd_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0119 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [11])
  );
  FDRE   \picorv32/pcpi_mul/rd_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0119 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [10])
  );
  FDRE   \picorv32/pcpi_mul/rd_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_8479 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [9])
  );
  FDRE   \picorv32/pcpi_mul/rd_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [8])
  );
  FDRE   \picorv32/pcpi_mul/rd_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0120 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [7])
  );
  FDRE   \picorv32/pcpi_mul/rd_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0120 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [6])
  );
  FDRE   \picorv32/pcpi_mul/rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_8487 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [5])
  );
  FDRE   \picorv32/pcpi_mul/rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [4])
  );
  FDRE   \picorv32/pcpi_mul/rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0121 [3]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [3])
  );
  FDRE   \picorv32/pcpi_mul/rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0121 [2]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [2])
  );
  FDRE   \picorv32/pcpi_mul/rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_8490 ),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [1])
  );
  FDRE   \picorv32/pcpi_mul/rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut [0]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rdx_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0107 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[60] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0108 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[56] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0109 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[52] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0110 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[48] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0111 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[44] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0112 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[40] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0113 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[36] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0114 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[32] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0115 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[28] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0116 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[24] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0117 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[20] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0118 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[16] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0119 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[12] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0120 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[8] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/n0121 [4]),
    .R(\picorv32/pcpi_mul/_n0331 ),
    .Q(\picorv32/pcpi_mul/rdx[4] )
  );
  FDR   \picorv32/pcpi_mul/mul_finish  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1757_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_finish_8923 )
  );
  FDE   \picorv32/pcpi_mul/rs2_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs2 [63])
  );
  FDE   \picorv32/pcpi_mul/rs2_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs2 [62])
  );
  FDE   \picorv32/pcpi_mul/rs2_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs2 [61])
  );
  FDE   \picorv32/pcpi_mul/rs2_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs2 [60])
  );
  FDE   \picorv32/pcpi_mul/rs2_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs2 [59])
  );
  FDE   \picorv32/pcpi_mul/rs2_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs2 [58])
  );
  FDE   \picorv32/pcpi_mul/rs2_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs2 [57])
  );
  FDE   \picorv32/pcpi_mul/rs2_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs2 [56])
  );
  FDE   \picorv32/pcpi_mul/rs2_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs2 [55])
  );
  FDE   \picorv32/pcpi_mul/rs2_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs2 [54])
  );
  FDE   \picorv32/pcpi_mul/rs2_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs2 [53])
  );
  FDE   \picorv32/pcpi_mul/rs2_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs2 [52])
  );
  FDE   \picorv32/pcpi_mul/rs2_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs2 [51])
  );
  FDE   \picorv32/pcpi_mul/rs2_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs2 [50])
  );
  FDE   \picorv32/pcpi_mul/rs2_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs2 [49])
  );
  FDE   \picorv32/pcpi_mul/rs2_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs2 [48])
  );
  FDE   \picorv32/pcpi_mul/rs2_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs2 [47])
  );
  FDE   \picorv32/pcpi_mul/rs2_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs2 [46])
  );
  FDE   \picorv32/pcpi_mul/rs2_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs2 [45])
  );
  FDE   \picorv32/pcpi_mul/rs2_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs2 [44])
  );
  FDE   \picorv32/pcpi_mul/rs2_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs2 [43])
  );
  FDE   \picorv32/pcpi_mul/rs2_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs2 [42])
  );
  FDE   \picorv32/pcpi_mul/rs2_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs2 [41])
  );
  FDE   \picorv32/pcpi_mul/rs2_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs2 [40])
  );
  FDE   \picorv32/pcpi_mul/rs2_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs2 [39])
  );
  FDE   \picorv32/pcpi_mul/rs2_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs2 [38])
  );
  FDE   \picorv32/pcpi_mul/rs2_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs2 [37])
  );
  FDE   \picorv32/pcpi_mul/rs2_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs2 [36])
  );
  FDE   \picorv32/pcpi_mul/rs2_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs2 [35])
  );
  FDE   \picorv32/pcpi_mul/rs2_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs2 [34])
  );
  FDE   \picorv32/pcpi_mul/rs2_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs2 [33])
  );
  FDE   \picorv32/pcpi_mul/rs2_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs2 [32])
  );
  FDE   \picorv32/pcpi_mul/rs2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs2 [31])
  );
  FDE   \picorv32/pcpi_mul/rs2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs2 [30])
  );
  FDE   \picorv32/pcpi_mul/rs2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs2 [29])
  );
  FDE   \picorv32/pcpi_mul/rs2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs2 [28])
  );
  FDE   \picorv32/pcpi_mul/rs2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs2 [27])
  );
  FDE   \picorv32/pcpi_mul/rs2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs2 [26])
  );
  FDE   \picorv32/pcpi_mul/rs2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs2 [25])
  );
  FDE   \picorv32/pcpi_mul/rs2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs2 [24])
  );
  FDE   \picorv32/pcpi_mul/rs2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs2 [23])
  );
  FDE   \picorv32/pcpi_mul/rs2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs2 [22])
  );
  FDE   \picorv32/pcpi_mul/rs2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs2 [21])
  );
  FDE   \picorv32/pcpi_mul/rs2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs2 [20])
  );
  FDE   \picorv32/pcpi_mul/rs2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs2 [19])
  );
  FDE   \picorv32/pcpi_mul/rs2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs2 [18])
  );
  FDE   \picorv32/pcpi_mul/rs2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs2 [17])
  );
  FDE   \picorv32/pcpi_mul/rs2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs2 [16])
  );
  FDE   \picorv32/pcpi_mul/rs2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs2 [15])
  );
  FDE   \picorv32/pcpi_mul/rs2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs2 [14])
  );
  FDE   \picorv32/pcpi_mul/rs2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs2 [13])
  );
  FDE   \picorv32/pcpi_mul/rs2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs2 [12])
  );
  FDE   \picorv32/pcpi_mul/rs2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs2 [11])
  );
  FDE   \picorv32/pcpi_mul/rs2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs2 [10])
  );
  FDE   \picorv32/pcpi_mul/rs2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs2 [9])
  );
  FDE   \picorv32/pcpi_mul/rs2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs2 [8])
  );
  FDE   \picorv32/pcpi_mul/rs2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs2 [7])
  );
  FDE   \picorv32/pcpi_mul/rs2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs2 [6])
  );
  FDE   \picorv32/pcpi_mul/rs2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs2 [5])
  );
  FDE   \picorv32/pcpi_mul/rs2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs2 [4])
  );
  FDE   \picorv32/pcpi_mul/rs2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs2 [3])
  );
  FDE   \picorv32/pcpi_mul/rs2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs2 [2])
  );
  FDE   \picorv32/pcpi_mul/rs2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs2 [1])
  );
  FDE   \picorv32/pcpi_mul/rs2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs2 [0])
  );
  FDE   \picorv32/pcpi_mul/rs1_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs1 [63])
  );
  FDE   \picorv32/pcpi_mul/rs1_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs1 [62])
  );
  FDE   \picorv32/pcpi_mul/rs1_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs1 [61])
  );
  FDE   \picorv32/pcpi_mul/rs1_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs1 [60])
  );
  FDE   \picorv32/pcpi_mul/rs1_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs1 [59])
  );
  FDE   \picorv32/pcpi_mul/rs1_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs1 [58])
  );
  FDE   \picorv32/pcpi_mul/rs1_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs1 [57])
  );
  FDE   \picorv32/pcpi_mul/rs1_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs1 [56])
  );
  FDE   \picorv32/pcpi_mul/rs1_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs1 [55])
  );
  FDE   \picorv32/pcpi_mul/rs1_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs1 [54])
  );
  FDE   \picorv32/pcpi_mul/rs1_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs1 [53])
  );
  FDE   \picorv32/pcpi_mul/rs1_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs1 [52])
  );
  FDE   \picorv32/pcpi_mul/rs1_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs1 [51])
  );
  FDE   \picorv32/pcpi_mul/rs1_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs1 [50])
  );
  FDE   \picorv32/pcpi_mul/rs1_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs1 [49])
  );
  FDE   \picorv32/pcpi_mul/rs1_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs1 [48])
  );
  FDE   \picorv32/pcpi_mul/rs1_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs1 [47])
  );
  FDE   \picorv32/pcpi_mul/rs1_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs1 [46])
  );
  FDE   \picorv32/pcpi_mul/rs1_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs1 [45])
  );
  FDE   \picorv32/pcpi_mul/rs1_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs1 [44])
  );
  FDE   \picorv32/pcpi_mul/rs1_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs1 [43])
  );
  FDE   \picorv32/pcpi_mul/rs1_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs1 [42])
  );
  FDE   \picorv32/pcpi_mul/rs1_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs1 [41])
  );
  FDE   \picorv32/pcpi_mul/rs1_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs1 [40])
  );
  FDE   \picorv32/pcpi_mul/rs1_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs1 [39])
  );
  FDE   \picorv32/pcpi_mul/rs1_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs1 [38])
  );
  FDE   \picorv32/pcpi_mul/rs1_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs1 [37])
  );
  FDE   \picorv32/pcpi_mul/rs1_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs1 [36])
  );
  FDE   \picorv32/pcpi_mul/rs1_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs1 [35])
  );
  FDE   \picorv32/pcpi_mul/rs1_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs1 [34])
  );
  FDE   \picorv32/pcpi_mul/rs1_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs1 [33])
  );
  FDE   \picorv32/pcpi_mul/rs1_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs1 [32])
  );
  FDE   \picorv32/pcpi_mul/rs1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs1 [31])
  );
  FDE   \picorv32/pcpi_mul/rs1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs1 [30])
  );
  FDE   \picorv32/pcpi_mul/rs1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs1 [29])
  );
  FDE   \picorv32/pcpi_mul/rs1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs1 [28])
  );
  FDE   \picorv32/pcpi_mul/rs1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs1 [27])
  );
  FDE   \picorv32/pcpi_mul/rs1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs1 [26])
  );
  FDE   \picorv32/pcpi_mul/rs1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs1 [25])
  );
  FDE   \picorv32/pcpi_mul/rs1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs1 [24])
  );
  FDE   \picorv32/pcpi_mul/rs1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs1 [23])
  );
  FDE   \picorv32/pcpi_mul/rs1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs1 [22])
  );
  FDE   \picorv32/pcpi_mul/rs1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs1 [21])
  );
  FDE   \picorv32/pcpi_mul/rs1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs1 [20])
  );
  FDE   \picorv32/pcpi_mul/rs1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs1 [19])
  );
  FDE   \picorv32/pcpi_mul/rs1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs1 [18])
  );
  FDE   \picorv32/pcpi_mul/rs1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs1 [17])
  );
  FDE   \picorv32/pcpi_mul/rs1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs1 [16])
  );
  FDE   \picorv32/pcpi_mul/rs1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs1 [15])
  );
  FDE   \picorv32/pcpi_mul/rs1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs1 [14])
  );
  FDE   \picorv32/pcpi_mul/rs1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs1 [13])
  );
  FDE   \picorv32/pcpi_mul/rs1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs1 [12])
  );
  FDE   \picorv32/pcpi_mul/rs1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs1 [11])
  );
  FDE   \picorv32/pcpi_mul/rs1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs1 [10])
  );
  FDE   \picorv32/pcpi_mul/rs1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs1 [9])
  );
  FDE   \picorv32/pcpi_mul/rs1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs1 [8])
  );
  FDE   \picorv32/pcpi_mul/rs1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs1 [7])
  );
  FDE   \picorv32/pcpi_mul/rs1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs1 [6])
  );
  FDE   \picorv32/pcpi_mul/rs1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs1 [5])
  );
  FDE   \picorv32/pcpi_mul/rs1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs1 [4])
  );
  FDE   \picorv32/pcpi_mul/rs1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs1 [3])
  );
  FDE   \picorv32/pcpi_mul/rs1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs1 [2])
  );
  FDE   \picorv32/pcpi_mul/rs1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs1 [1])
  );
  FDE   \picorv32/pcpi_mul/rs1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_584_o_3386),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs1 [0])
  );
  FD   \picorv32/pcpi_mul/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wait_8350 ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_q_8924 )
  );
  FDR   \picorv32/pcpi_mul/instr_mul  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mul_8713 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulh  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulh_8712 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhsu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhsu_8711 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhu_8710 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/instr_any_mul ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_8350 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_8926 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_8925 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_8928 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_8927 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_8928 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_8927 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_8926 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_8930 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_8929 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_8930 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_8929 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_8928 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_8932 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_8931 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_8932 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_8931 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_8930 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_8934 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_8933 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_8934 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_8933 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_8932 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_8936 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_8935 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_8936 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_8935 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_8934 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_8938 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_8937 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_8938 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_8937 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_8936 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_8940 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_8939 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_8940 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_8939 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_8938 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_8942 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_8941 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_8942 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_8941 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_8940 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_8944 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_8943 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_8944 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_8943 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_8942 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_8946 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_8945 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_8946 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_8945 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_8944 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_8948 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_8947 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_8948 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_8947 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_8946 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_8950 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_8949 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_8950 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_8949 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_8948 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_8952 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_8951 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_8952 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_8951 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_8950 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_8954 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_8953 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_8954 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_8953 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_8952 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_8956 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_8955 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_8956 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_8955 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_8954 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_8958 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_8957 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_8958 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_8957 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_8956 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_8960 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_8959 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_8960 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_8959 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_8958 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_8962 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_8961 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_8962 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_8961 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_8960 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_8964 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_8963 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_8964 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_8963 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_8962 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_8966 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_8965 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_8966 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_8965 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_8964 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_8968 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_8967 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_8968 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_8967 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_8966 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_8970 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_8969 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_8970 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_8969 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_8968 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_8972 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_8971 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_8972 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_8971 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_8970 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_8974 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_8973 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_8974 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_8973 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_8972 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_8976 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_8975 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_8976 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_8975 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_8974 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_8978 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_8977 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_8978 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_8977 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_8976 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_8980 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_8979 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_8980 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_8979 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_8978 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_8982 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_8981 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_8982 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_8981 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_8980 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_8984 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_8983 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_8984 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_8983 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_8982 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_8986 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_8985 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_8986 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_8985 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_8984 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_8987 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_8987 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_8986 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_8989 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_8988 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_8991 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_8990 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_8991 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_8990 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_8989 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_8993 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_8992 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_8993 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_8992 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_8991 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_8995 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_8994 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_8995 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_8994 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_8993 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_8997 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_8996 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_8997 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_8996 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_8995 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_8999 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_8998 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_8999 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_8998 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_8997 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_9001 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_9000 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_9001 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_9000 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_8999 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_9003 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_9002 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_9003 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_9002 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_9001 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_9005 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_9004 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_9005 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_9004 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_9003 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_9007 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_9006 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_9007 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_9006 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_9005 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_9009 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_9008 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_9009 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_9008 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_9007 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_9011 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_9010 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_9011 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_9010 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_9009 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_9013 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_9012 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_9013 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_9012 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_9011 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_9015 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_9014 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_9015 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_9014 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_9013 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_9017 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_9016 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_9017 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_9016 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_9015 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_9019 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_9018 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_9019 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_9018 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_9017 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_9021 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_9020 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_9021 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_9020 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_9019 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_9023 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_9022 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_9023 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_9022 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_9021 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_9025 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_9024 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_9025 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_9024 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_9023 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_9027 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_9026 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_9027 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_9026 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_9025 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_9029 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_9028 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_9029 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_9028 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_9027 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_9031 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_9030 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_9031 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_9030 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_9029 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_9033 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_9032 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_9033 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_9032 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_9031 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_9035 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_9034 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_9035 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_9034 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_9033 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_9037 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_9036 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_9037 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_9036 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_9035 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_9039 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_9038 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_9039 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_9038 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_9037 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_9041 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_9040 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_9041 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_9040 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_9039 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_9043 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_9042 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_9043 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_9042 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_9041 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_9045 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_9044 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_9045 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_9044 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_9043 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_9047 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_9046 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_9047 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_9046 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_9045 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_9049 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_9048 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_9049 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_9048 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_9047 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_9050 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_9050 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_9049 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<21>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [21])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<21>  (
    .I0(\picorv32/pcpi_div/divisor [58]),
    .I1(\picorv32/pcpi_div/divisor [59]),
    .I2(\picorv32/pcpi_div/divisor [60]),
    .I3(\picorv32/pcpi_div/divisor [61]),
    .I4(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [21])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<20>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [20]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [20])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<20>  (
    .I0(\picorv32/pcpi_div/divisor [53]),
    .I1(\picorv32/pcpi_div/divisor [54]),
    .I2(\picorv32/pcpi_div/divisor [55]),
    .I3(\picorv32/pcpi_div/divisor [56]),
    .I4(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [20])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<19>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [19])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<19>  (
    .I0(\picorv32/pcpi_div/divisor [48]),
    .I1(\picorv32/pcpi_div/divisor [49]),
    .I2(\picorv32/pcpi_div/divisor [50]),
    .I3(\picorv32/pcpi_div/divisor [51]),
    .I4(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [19])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<18>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [18]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [18])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<18>  (
    .I0(\picorv32/pcpi_div/divisor [43]),
    .I1(\picorv32/pcpi_div/divisor [44]),
    .I2(\picorv32/pcpi_div/divisor [45]),
    .I3(\picorv32/pcpi_div/divisor [46]),
    .I4(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [18])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<17>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [17])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<17>  (
    .I0(\picorv32/pcpi_div/divisor [38]),
    .I1(\picorv32/pcpi_div/divisor [39]),
    .I2(\picorv32/pcpi_div/divisor [40]),
    .I3(\picorv32/pcpi_div/divisor [41]),
    .I4(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [17])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<16>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [16]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [16])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<16>  (
    .I0(\picorv32/pcpi_div/divisor [33]),
    .I1(\picorv32/pcpi_div/divisor [34]),
    .I2(\picorv32/pcpi_div/divisor [35]),
    .I3(\picorv32/pcpi_div/divisor [36]),
    .I4(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [16])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<15>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [14]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_9065 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [15])
  );
  LUT5 #(
    .INIT ( 32'h00009009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<15>  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/dividend [30]),
    .I2(\picorv32/pcpi_div/divisor [31]),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h00404454 ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi15  (
    .I0(\picorv32/pcpi_div/divisor [32]),
    .I1(\picorv32/pcpi_div/dividend [31]),
    .I2(\picorv32/pcpi_div/dividend [30]),
    .I3(\picorv32/pcpi_div/divisor [30]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_9065 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<14>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [13]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_9068 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [14]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<14>  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [29]),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi14  (
    .I0(\picorv32/pcpi_div/dividend [29]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [28]),
    .I3(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_9068 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<13>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [12]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_9071 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<13>  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [27]),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi13  (
    .I0(\picorv32/pcpi_div/dividend [27]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [26]),
    .I3(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_9071 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<12>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [11]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_9074 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [12]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<12>  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [25]),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi12  (
    .I0(\picorv32/pcpi_div/dividend [25]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [24]),
    .I3(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_9074 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<11>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [10]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_9077 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<11>  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [23]),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi11  (
    .I0(\picorv32/pcpi_div/dividend [23]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [22]),
    .I3(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_9077 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<10>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [9]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_9080 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [10]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<10>  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [21]),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi10  (
    .I0(\picorv32/pcpi_div/dividend [21]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [20]),
    .I3(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_9080 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<9>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [8]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_9083 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<9>  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [19]),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi9  (
    .I0(\picorv32/pcpi_div/dividend [19]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [18]),
    .I3(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_9083 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<8>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [7]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_9086 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [8]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<8>  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [17]),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi8  (
    .I0(\picorv32/pcpi_div/dividend [17]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [16]),
    .I3(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_9086 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<7>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [6]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_9089 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<7>  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [15]),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi7  (
    .I0(\picorv32/pcpi_div/dividend [15]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [14]),
    .I3(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_9089 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<6>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [5]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_9092 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [6]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<6>  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [13]),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi6  (
    .I0(\picorv32/pcpi_div/dividend [13]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [12]),
    .I3(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_9092 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<5>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [4]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_9095 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<5>  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [11]),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi5  (
    .I0(\picorv32/pcpi_div/dividend [11]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [10]),
    .I3(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_9095 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<4>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [3]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_9098 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [4]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<4>  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [9]),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi4  (
    .I0(\picorv32/pcpi_div/dividend [9]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [8]),
    .I3(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_9098 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<3>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [2]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_9101 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<3>  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [7]),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi3  (
    .I0(\picorv32/pcpi_div/dividend [7]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [6]),
    .I3(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_9101 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<2>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [1]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_9104 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [2]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<2>  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [5]),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi2  (
    .I0(\picorv32/pcpi_div/dividend [5]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [4]),
    .I3(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_9104 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<1>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [0]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_9107 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<1>  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [3]),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi1  (
    .I0(\picorv32/pcpi_div/dividend [3]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [2]),
    .I3(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_9107 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi_9110 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [0]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<0>  (
    .I0(\picorv32/pcpi_div/divisor [0]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [1]),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi  (
    .I0(\picorv32/pcpi_div/dividend [1]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [0]),
    .I3(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi_9110 )
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<31>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [30]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [31])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [30])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [30])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [29])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [28])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [27])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [26])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [25])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [24])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [23])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [22])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [21])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [20])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [19])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [18])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [17])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [16])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [15])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [14])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [13])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [12])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [11])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [10])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [9])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [8])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [7])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [6])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [5])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [4])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [3])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [2])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [1])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [0])
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_31  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [31])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_30  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [30])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_29  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [29])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_28  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [28])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_27  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [27])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_26  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [26])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_25  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [25])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_24  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [24])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_23  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [23])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_22  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [22])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_21  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [21])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_20  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [20])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_19  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [19])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_18  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [18])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_17  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [17])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_16  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [16])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_15  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [15])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_14  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [14])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_13  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [13])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_12  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [12])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_11  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [11])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_10  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [10])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_9  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [9])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_8  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [8])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_7  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [7])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_6  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [6])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_5  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [5])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_4  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [4])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_3  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [3])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_2  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [2])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_1  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [1])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_0  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [0])
  );
  FDE   \picorv32/pcpi_div/dividend_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ),
    .Q(\picorv32/pcpi_div/dividend [31])
  );
  FDE   \picorv32/pcpi_div/dividend_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ),
    .Q(\picorv32/pcpi_div/dividend [30])
  );
  FDE   \picorv32/pcpi_div/dividend_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ),
    .Q(\picorv32/pcpi_div/dividend [29])
  );
  FDE   \picorv32/pcpi_div/dividend_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ),
    .Q(\picorv32/pcpi_div/dividend [28])
  );
  FDE   \picorv32/pcpi_div/dividend_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ),
    .Q(\picorv32/pcpi_div/dividend [27])
  );
  FDE   \picorv32/pcpi_div/dividend_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ),
    .Q(\picorv32/pcpi_div/dividend [26])
  );
  FDE   \picorv32/pcpi_div/dividend_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ),
    .Q(\picorv32/pcpi_div/dividend [25])
  );
  FDE   \picorv32/pcpi_div/dividend_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ),
    .Q(\picorv32/pcpi_div/dividend [24])
  );
  FDE   \picorv32/pcpi_div/dividend_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ),
    .Q(\picorv32/pcpi_div/dividend [23])
  );
  FDE   \picorv32/pcpi_div/dividend_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ),
    .Q(\picorv32/pcpi_div/dividend [22])
  );
  FDE   \picorv32/pcpi_div/dividend_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ),
    .Q(\picorv32/pcpi_div/dividend [21])
  );
  FDE   \picorv32/pcpi_div/dividend_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ),
    .Q(\picorv32/pcpi_div/dividend [20])
  );
  FDE   \picorv32/pcpi_div/dividend_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ),
    .Q(\picorv32/pcpi_div/dividend [19])
  );
  FDE   \picorv32/pcpi_div/dividend_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ),
    .Q(\picorv32/pcpi_div/dividend [18])
  );
  FDE   \picorv32/pcpi_div/dividend_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ),
    .Q(\picorv32/pcpi_div/dividend [17])
  );
  FDE   \picorv32/pcpi_div/dividend_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ),
    .Q(\picorv32/pcpi_div/dividend [16])
  );
  FDE   \picorv32/pcpi_div/dividend_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ),
    .Q(\picorv32/pcpi_div/dividend [15])
  );
  FDE   \picorv32/pcpi_div/dividend_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ),
    .Q(\picorv32/pcpi_div/dividend [14])
  );
  FDE   \picorv32/pcpi_div/dividend_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ),
    .Q(\picorv32/pcpi_div/dividend [13])
  );
  FDE   \picorv32/pcpi_div/dividend_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ),
    .Q(\picorv32/pcpi_div/dividend [12])
  );
  FDE   \picorv32/pcpi_div/dividend_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ),
    .Q(\picorv32/pcpi_div/dividend [11])
  );
  FDE   \picorv32/pcpi_div/dividend_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ),
    .Q(\picorv32/pcpi_div/dividend [10])
  );
  FDE   \picorv32/pcpi_div/dividend_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ),
    .Q(\picorv32/pcpi_div/dividend [9])
  );
  FDE   \picorv32/pcpi_div/dividend_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ),
    .Q(\picorv32/pcpi_div/dividend [8])
  );
  FDE   \picorv32/pcpi_div/dividend_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ),
    .Q(\picorv32/pcpi_div/dividend [7])
  );
  FDE   \picorv32/pcpi_div/dividend_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ),
    .Q(\picorv32/pcpi_div/dividend [6])
  );
  FDE   \picorv32/pcpi_div/dividend_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ),
    .Q(\picorv32/pcpi_div/dividend [5])
  );
  FDE   \picorv32/pcpi_div/dividend_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ),
    .Q(\picorv32/pcpi_div/dividend [4])
  );
  FDE   \picorv32/pcpi_div/dividend_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ),
    .Q(\picorv32/pcpi_div/dividend [3])
  );
  FDE   \picorv32/pcpi_div/dividend_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ),
    .Q(\picorv32/pcpi_div/dividend [2])
  );
  FDE   \picorv32/pcpi_div/dividend_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ),
    .Q(\picorv32/pcpi_div/dividend [1])
  );
  FDE   \picorv32/pcpi_div/dividend_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ),
    .Q(\picorv32/pcpi_div/dividend [0])
  );
  FDE   \picorv32/pcpi_div/divisor_62  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62]),
    .Q(\picorv32/pcpi_div/divisor [62])
  );
  FDE   \picorv32/pcpi_div/divisor_61  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61]),
    .Q(\picorv32/pcpi_div/divisor [61])
  );
  FDE   \picorv32/pcpi_div/divisor_60  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60]),
    .Q(\picorv32/pcpi_div/divisor [60])
  );
  FDE   \picorv32/pcpi_div/divisor_59  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59]),
    .Q(\picorv32/pcpi_div/divisor [59])
  );
  FDE   \picorv32/pcpi_div/divisor_58  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58]),
    .Q(\picorv32/pcpi_div/divisor [58])
  );
  FDE   \picorv32/pcpi_div/divisor_57  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57]),
    .Q(\picorv32/pcpi_div/divisor [57])
  );
  FDE   \picorv32/pcpi_div/divisor_56  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56]),
    .Q(\picorv32/pcpi_div/divisor [56])
  );
  FDE   \picorv32/pcpi_div/divisor_55  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55]),
    .Q(\picorv32/pcpi_div/divisor [55])
  );
  FDE   \picorv32/pcpi_div/divisor_54  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54]),
    .Q(\picorv32/pcpi_div/divisor [54])
  );
  FDE   \picorv32/pcpi_div/divisor_53  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53]),
    .Q(\picorv32/pcpi_div/divisor [53])
  );
  FDE   \picorv32/pcpi_div/divisor_52  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52]),
    .Q(\picorv32/pcpi_div/divisor [52])
  );
  FDE   \picorv32/pcpi_div/divisor_51  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51]),
    .Q(\picorv32/pcpi_div/divisor [51])
  );
  FDE   \picorv32/pcpi_div/divisor_50  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50]),
    .Q(\picorv32/pcpi_div/divisor [50])
  );
  FDE   \picorv32/pcpi_div/divisor_49  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49]),
    .Q(\picorv32/pcpi_div/divisor [49])
  );
  FDE   \picorv32/pcpi_div/divisor_48  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48]),
    .Q(\picorv32/pcpi_div/divisor [48])
  );
  FDE   \picorv32/pcpi_div/divisor_47  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47]),
    .Q(\picorv32/pcpi_div/divisor [47])
  );
  FDE   \picorv32/pcpi_div/divisor_46  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46]),
    .Q(\picorv32/pcpi_div/divisor [46])
  );
  FDE   \picorv32/pcpi_div/divisor_45  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45]),
    .Q(\picorv32/pcpi_div/divisor [45])
  );
  FDE   \picorv32/pcpi_div/divisor_44  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44]),
    .Q(\picorv32/pcpi_div/divisor [44])
  );
  FDE   \picorv32/pcpi_div/divisor_43  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43]),
    .Q(\picorv32/pcpi_div/divisor [43])
  );
  FDE   \picorv32/pcpi_div/divisor_42  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42]),
    .Q(\picorv32/pcpi_div/divisor [42])
  );
  FDE   \picorv32/pcpi_div/divisor_41  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41]),
    .Q(\picorv32/pcpi_div/divisor [41])
  );
  FDE   \picorv32/pcpi_div/divisor_40  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40]),
    .Q(\picorv32/pcpi_div/divisor [40])
  );
  FDE   \picorv32/pcpi_div/divisor_39  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39]),
    .Q(\picorv32/pcpi_div/divisor [39])
  );
  FDE   \picorv32/pcpi_div/divisor_38  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38]),
    .Q(\picorv32/pcpi_div/divisor [38])
  );
  FDE   \picorv32/pcpi_div/divisor_37  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37]),
    .Q(\picorv32/pcpi_div/divisor [37])
  );
  FDE   \picorv32/pcpi_div/divisor_36  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36]),
    .Q(\picorv32/pcpi_div/divisor [36])
  );
  FDE   \picorv32/pcpi_div/divisor_35  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35]),
    .Q(\picorv32/pcpi_div/divisor [35])
  );
  FDE   \picorv32/pcpi_div/divisor_34  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34]),
    .Q(\picorv32/pcpi_div/divisor [34])
  );
  FDE   \picorv32/pcpi_div/divisor_33  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33]),
    .Q(\picorv32/pcpi_div/divisor [33])
  );
  FDE   \picorv32/pcpi_div/divisor_32  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32]),
    .Q(\picorv32/pcpi_div/divisor [32])
  );
  FDE   \picorv32/pcpi_div/divisor_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31]),
    .Q(\picorv32/pcpi_div/divisor [31])
  );
  FDE   \picorv32/pcpi_div/divisor_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30]),
    .Q(\picorv32/pcpi_div/divisor [30])
  );
  FDE   \picorv32/pcpi_div/divisor_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29]),
    .Q(\picorv32/pcpi_div/divisor [29])
  );
  FDE   \picorv32/pcpi_div/divisor_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28]),
    .Q(\picorv32/pcpi_div/divisor [28])
  );
  FDE   \picorv32/pcpi_div/divisor_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27]),
    .Q(\picorv32/pcpi_div/divisor [27])
  );
  FDE   \picorv32/pcpi_div/divisor_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26]),
    .Q(\picorv32/pcpi_div/divisor [26])
  );
  FDE   \picorv32/pcpi_div/divisor_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25]),
    .Q(\picorv32/pcpi_div/divisor [25])
  );
  FDE   \picorv32/pcpi_div/divisor_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24]),
    .Q(\picorv32/pcpi_div/divisor [24])
  );
  FDE   \picorv32/pcpi_div/divisor_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23]),
    .Q(\picorv32/pcpi_div/divisor [23])
  );
  FDE   \picorv32/pcpi_div/divisor_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22]),
    .Q(\picorv32/pcpi_div/divisor [22])
  );
  FDE   \picorv32/pcpi_div/divisor_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21]),
    .Q(\picorv32/pcpi_div/divisor [21])
  );
  FDE   \picorv32/pcpi_div/divisor_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20]),
    .Q(\picorv32/pcpi_div/divisor [20])
  );
  FDE   \picorv32/pcpi_div/divisor_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19]),
    .Q(\picorv32/pcpi_div/divisor [19])
  );
  FDE   \picorv32/pcpi_div/divisor_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18]),
    .Q(\picorv32/pcpi_div/divisor [18])
  );
  FDE   \picorv32/pcpi_div/divisor_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17]),
    .Q(\picorv32/pcpi_div/divisor [17])
  );
  FDE   \picorv32/pcpi_div/divisor_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16]),
    .Q(\picorv32/pcpi_div/divisor [16])
  );
  FDE   \picorv32/pcpi_div/divisor_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15]),
    .Q(\picorv32/pcpi_div/divisor [15])
  );
  FDE   \picorv32/pcpi_div/divisor_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14]),
    .Q(\picorv32/pcpi_div/divisor [14])
  );
  FDE   \picorv32/pcpi_div/divisor_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13]),
    .Q(\picorv32/pcpi_div/divisor [13])
  );
  FDE   \picorv32/pcpi_div/divisor_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12]),
    .Q(\picorv32/pcpi_div/divisor [12])
  );
  FDE   \picorv32/pcpi_div/divisor_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11]),
    .Q(\picorv32/pcpi_div/divisor [11])
  );
  FDE   \picorv32/pcpi_div/divisor_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10]),
    .Q(\picorv32/pcpi_div/divisor [10])
  );
  FDE   \picorv32/pcpi_div/divisor_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9]),
    .Q(\picorv32/pcpi_div/divisor [9])
  );
  FDE   \picorv32/pcpi_div/divisor_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8]),
    .Q(\picorv32/pcpi_div/divisor [8])
  );
  FDE   \picorv32/pcpi_div/divisor_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7]),
    .Q(\picorv32/pcpi_div/divisor [7])
  );
  FDE   \picorv32/pcpi_div/divisor_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6]),
    .Q(\picorv32/pcpi_div/divisor [6])
  );
  FDE   \picorv32/pcpi_div/divisor_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5]),
    .Q(\picorv32/pcpi_div/divisor [5])
  );
  FDE   \picorv32/pcpi_div/divisor_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4]),
    .Q(\picorv32/pcpi_div/divisor [4])
  );
  FDE   \picorv32/pcpi_div/divisor_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3]),
    .Q(\picorv32/pcpi_div/divisor [3])
  );
  FDE   \picorv32/pcpi_div/divisor_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2]),
    .Q(\picorv32/pcpi_div/divisor [2])
  );
  FDE   \picorv32/pcpi_div/divisor_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1]),
    .Q(\picorv32/pcpi_div/divisor [1])
  );
  FDE   \picorv32/pcpi_div/divisor_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0]),
    .Q(\picorv32/pcpi_div/divisor [0])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/start ),
    .Q(\picorv32/pcpi_div/quotient_msk [31])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [30]),
    .Q(\picorv32/pcpi_div/quotient_msk [30])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [29]),
    .Q(\picorv32/pcpi_div/quotient_msk [29])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [28]),
    .Q(\picorv32/pcpi_div/quotient_msk [28])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [27]),
    .Q(\picorv32/pcpi_div/quotient_msk [27])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [26]),
    .Q(\picorv32/pcpi_div/quotient_msk [26])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [25]),
    .Q(\picorv32/pcpi_div/quotient_msk [25])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [24]),
    .Q(\picorv32/pcpi_div/quotient_msk [24])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [23]),
    .Q(\picorv32/pcpi_div/quotient_msk [23])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [22]),
    .Q(\picorv32/pcpi_div/quotient_msk [22])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [21]),
    .Q(\picorv32/pcpi_div/quotient_msk [21])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [20]),
    .Q(\picorv32/pcpi_div/quotient_msk [20])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [19]),
    .Q(\picorv32/pcpi_div/quotient_msk [19])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [18]),
    .Q(\picorv32/pcpi_div/quotient_msk [18])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [17]),
    .Q(\picorv32/pcpi_div/quotient_msk [17])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [16]),
    .Q(\picorv32/pcpi_div/quotient_msk [16])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [15]),
    .Q(\picorv32/pcpi_div/quotient_msk [15])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [14]),
    .Q(\picorv32/pcpi_div/quotient_msk [14])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [13]),
    .Q(\picorv32/pcpi_div/quotient_msk [13])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [12]),
    .Q(\picorv32/pcpi_div/quotient_msk [12])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [11]),
    .Q(\picorv32/pcpi_div/quotient_msk [11])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [10]),
    .Q(\picorv32/pcpi_div/quotient_msk [10])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [9]),
    .Q(\picorv32/pcpi_div/quotient_msk [9])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [8]),
    .Q(\picorv32/pcpi_div/quotient_msk [8])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [7]),
    .Q(\picorv32/pcpi_div/quotient_msk [7])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [6]),
    .Q(\picorv32/pcpi_div/quotient_msk [6])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [5]),
    .Q(\picorv32/pcpi_div/quotient_msk [5])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [4]),
    .Q(\picorv32/pcpi_div/quotient_msk [4])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [3]),
    .Q(\picorv32/pcpi_div/quotient_msk [3])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [2]),
    .Q(\picorv32/pcpi_div/quotient_msk [2])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [1]),
    .Q(\picorv32/pcpi_div/quotient_msk [1])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [0]),
    .Q(\picorv32/pcpi_div/quotient_msk [0])
  );
  FDR   \picorv32/pcpi_div/pcpi_ready  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1894_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_div/pcpi_ready_8315 )
  );
  FDR   \picorv32/pcpi_div/instr_div  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_5_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv ),
    .Q(\picorv32/pcpi_div/instr_div_9477 )
  );
  FDR   \picorv32/pcpi_div/instr_divu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_6_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv ),
    .Q(\picorv32/pcpi_div/instr_divu_9476 )
  );
  FDR   \picorv32/pcpi_div/instr_rem  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_7_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv ),
    .Q(\picorv32/pcpi_div/instr_rem_9475 )
  );
  FDR   \picorv32/pcpi_div/instr_remu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_8_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv ),
    .Q(\picorv32/pcpi_div/instr_remu_9474 )
  );
  FDRE   \picorv32/pcpi_div/quotient_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [31])
  );
  FDRE   \picorv32/pcpi_div/quotient_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [30])
  );
  FDRE   \picorv32/pcpi_div/quotient_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [29])
  );
  FDRE   \picorv32/pcpi_div/quotient_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [28])
  );
  FDRE   \picorv32/pcpi_div/quotient_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [27])
  );
  FDRE   \picorv32/pcpi_div/quotient_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [26])
  );
  FDRE   \picorv32/pcpi_div/quotient_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [25])
  );
  FDRE   \picorv32/pcpi_div/quotient_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [24])
  );
  FDRE   \picorv32/pcpi_div/quotient_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [23])
  );
  FDRE   \picorv32/pcpi_div/quotient_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [22])
  );
  FDRE   \picorv32/pcpi_div/quotient_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [21])
  );
  FDRE   \picorv32/pcpi_div/quotient_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [20])
  );
  FDRE   \picorv32/pcpi_div/quotient_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [19])
  );
  FDRE   \picorv32/pcpi_div/quotient_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [18])
  );
  FDRE   \picorv32/pcpi_div/quotient_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [17])
  );
  FDRE   \picorv32/pcpi_div/quotient_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [16])
  );
  FDRE   \picorv32/pcpi_div/quotient_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [15])
  );
  FDRE   \picorv32/pcpi_div/quotient_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [14])
  );
  FDRE   \picorv32/pcpi_div/quotient_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [13])
  );
  FDRE   \picorv32/pcpi_div/quotient_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [12])
  );
  FDRE   \picorv32/pcpi_div/quotient_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [11])
  );
  FDRE   \picorv32/pcpi_div/quotient_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [10])
  );
  FDRE   \picorv32/pcpi_div/quotient_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [9])
  );
  FDRE   \picorv32/pcpi_div/quotient_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [8])
  );
  FDRE   \picorv32/pcpi_div/quotient_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [7])
  );
  FDRE   \picorv32/pcpi_div/quotient_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [6])
  );
  FDRE   \picorv32/pcpi_div/quotient_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [5])
  );
  FDRE   \picorv32/pcpi_div/quotient_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [4])
  );
  FDRE   \picorv32/pcpi_div/quotient_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [3])
  );
  FDRE   \picorv32/pcpi_div/quotient_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [2])
  );
  FDRE   \picorv32/pcpi_div/quotient_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [1])
  );
  FDRE   \picorv32/pcpi_div/quotient_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(front_panel_done),
    .I1(cpu_reset_IBUF_1),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(sys_rst),
    .I1(crg_dcm_base50_locked),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n102311 (
    .I0(phase_sel_1_11258),
    .I1(basesoc_sdram_storage_full_0_1_11257),
    .O(_n10231)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  basesoc_sdram_cmd_valid9 (
    .I0(refresher_state_FSM_FFd2_1272),
    .I1(refresher_state_FSM_FFd1_1273),
    .I2(basesoc_sdram_generator_done_1140),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  suart_sink_valid_suart_sink_ready_AND_997_o1 (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_tx_busy_2275),
    .O(suart_sink_valid_suart_sink_ready_AND_997_o)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \basesoc_slave_sel<2><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[2])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<4><30>1  (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[4])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<3><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[3])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<1><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .O(basesoc_slave_sel[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_1719_o<1>1  (
    .I0(spiflash_clk_5504),
    .I1(opsis_i2c_samp_carry_5503),
    .O(\spiflash_i1[1]_PWR_1_o_equal_1719_o )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6883<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .O(_n6883)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o<3>1  (
    .I0(opsis_i2c_counter[3]),
    .I1(opsis_i2c_counter[2]),
    .I2(opsis_i2c_counter[1]),
    .I3(opsis_i2c_counter[0]),
    .O(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_slave_sel<0><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[0])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0012<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_wstrb [1]),
    .I3(\picorv32/mem_wstrb [0]),
    .O(n0012)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0197<4>1  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[1]),
    .I4(suart_rx_fifo_level0[0]),
    .O(n0197)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10978_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .O(_n10978_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10988_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .O(_n10988_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10998_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .O(_n10998_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11008_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .O(_n11008_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11018_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .O(_n11018_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11028_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .O(_n11028_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11038_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .O(_n11038_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11048_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .O(_n11048_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11060_inv1 (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_ready_2334),
    .I2(basesoc_sdram_twtrcon_count[2]),
    .I3(basesoc_sdram_twtrcon_count[1]),
    .O(_n11060_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n10387_inv1 (
    .I0(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .I1(dna_cnt[0]),
    .O(_n10387_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_2282),
    .O(spiflash_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2186),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1258),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_905),
    .I1(opsisi2c_storage_full_2186),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \opsisi2c_state__n11237<1>1  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \multiplexer_state__n11091<1>1  (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .O(basesoc_sdram_choose_req_cmd_ready)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [4]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [5]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [6]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [7]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [8]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [9]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [10]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(_n6522[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1317),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd2_2988),
    .I3(new_master_rdata_valid4_1185),
    .O(basesoc_ack)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  _n11068_inv1 (
    .I0(front_panel_switches_inv),
    .I1(front_panel_done),
    .O(_n11068_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10638_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_1181),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1178),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1179),
    .I3(basesoc_sdram_bandwidth_counter_23_2388),
    .O(_n10638_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10632_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_1180),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1178),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1179),
    .I3(basesoc_sdram_bandwidth_counter_23_2388),
    .O(_n10632_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_5057),
    .I1(cache_state_FSM_FFd2_5058),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_5058),
    .I1(cache_state_FSM_FFd3_5057),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_1316),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_basesoc_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5063),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .O(basesoc_sdram_bankmachine2_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_basesoc_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5068),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_basesoc_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_basesoc_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .O(basesoc_sdram_bankmachine5_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_basesoc_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .O(basesoc_sdram_bankmachine3_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_basesoc_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5088),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .O(basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_basesoc_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5093),
    .I2(bankmachine6_state_FSM_FFd3_5092),
    .O(basesoc_sdram_bankmachine6_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_basesoc_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .O(basesoc_sdram_bankmachine7_row_close)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .O(rhs_array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(rhs_array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(rhs_array_muxed8[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1220),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1 (
    .I0(half_rate_phy_phase_half_182),
    .I1(half_rate_phy_phase_sys_324),
    .O(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5144)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata_valid_1039),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1104),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_clk_5504),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_2999)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2186),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_cs_n_2283),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_3016)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2186),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2255),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>24 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>25 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>30 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT321  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT311  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT301  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT291  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT281  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT271  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT261  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT251  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT241  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT231  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT221  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT211  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT201  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT191  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT181  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT171  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT161  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT151  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT141  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT131  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT111  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT101  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT91  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT81  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT71  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT61  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT51  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT41  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT31  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT21  (
    .I0(suart_tx_busy_2275),
    .I1(n6126[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_739_o11 (
    .I0(suart_tx_busy_2275),
    .I1(Madd_n6126_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_739_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT321  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT311  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT301  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT291  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT281  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT271  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT261  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT251  (
    .I0(n6130[31]),
    .I1(suart_rx_busy_2277),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT241  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT231  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT221  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT211  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT201  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT191  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT181  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT171  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT161  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT151  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT141  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT131  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT111  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT101  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT91  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT81  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT71  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT61  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT51  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT41  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT31  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT21  (
    .I0(suart_rx_busy_2277),
    .I1(n6130[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_750_o11 (
    .I0(suart_rx_busy_2277),
    .I1(Madd_n6130_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_750_o)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6869<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .O(_n6869)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6844<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5063),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .O(_n6844)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6873<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .O(_n6873)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7236<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5088),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .O(_n7236)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7191<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .O(_n7191)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6784<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .O(_n6784)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6556<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5068),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .O(_n6556)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6563<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .O(_n6563)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6819<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5063),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .O(_n6819)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6589<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .O(_n6589)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6549<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5088),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .O(_n6549)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7159<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .O(_n7159)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6578<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5093),
    .I2(bankmachine6_state_FSM_FFd3_5092),
    .O(_n6578)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6723<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .O(_n6723)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT21  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2277),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_5504),
    .I1(opsis_i2c_samp_carry_5503),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re11 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [6]),
    .O(N1439)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \_n12404<5>1  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .O(_n12404)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [6]),
    .O(N1440)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  _n1241611 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .O(_n124161)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[7]),
    .I2(opsis_i2c_din[7]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[6]),
    .I2(opsis_i2c_din[6]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[5]),
    .I2(opsis_i2c_din[5]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[4]),
    .I2(opsis_i2c_din[4]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[3]),
    .I2(opsis_i2c_din[3]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[2]),
    .I2(opsis_i2c_din[2]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[1]),
    .I2(opsis_i2c_din[1]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[0]),
    .I2(opsis_i2c_din[0]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  _n1241911 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(_n124191)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6035 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  basesoc_port_cmd_ready121 (
    .I0(_n6522[0]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3641),
    .O(basesoc_port_cmd_ready12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [12]),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .I5(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  _n1238311 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .O(_n123831)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  GND_1_o_GND_1_o_MUX_749_o11 (
    .I0(suart_rx_bitcount[2]),
    .I1(suart_rx_busy_2277),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_uart_clk_rxen_971),
    .O(GND_1_o_GND_1_o_MUX_749_o1_6052)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_749_o1 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_749_o1_6052),
    .O(GND_1_o_GND_1_o_MUX_749_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6032),
    .I1(basesoc_port_cmd_ready14_6053),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  _n1237411 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .O(_n123741_6055)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  _n1236811 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .O(_n123681_6057)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n12395<5>11  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .O(\_n12395<5>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0778<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0778<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0865<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\n0865<3>1 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10438_inv1 (
    .I0(suart_rx_busy_2277),
    .I1(suart_uart_clk_rxen_971),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10438_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_940),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(\n0865<3>1 ),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[19]),
    .I5(\picorv32/mem_addr [11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[18]),
    .I5(\picorv32/mem_addr [10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[13]),
    .I4(spiflash_sr[17]),
    .I5(\picorv32/mem_addr [9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[11]),
    .I4(spiflash_sr[15]),
    .I5(\picorv32/mem_addr [7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[10]),
    .I4(spiflash_sr[14]),
    .I5(\picorv32/mem_addr [6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[9]),
    .I4(spiflash_sr[13]),
    .I5(\picorv32/mem_addr [5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[8]),
    .I4(spiflash_sr[12]),
    .I5(\picorv32/mem_addr [4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[31]),
    .I5(\picorv32/mem_addr [23]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[30]),
    .I5(\picorv32/mem_addr [22]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[7]),
    .I4(spiflash_sr[11]),
    .I5(\picorv32/mem_addr [3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[29]),
    .I5(\picorv32/mem_addr [21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[28]),
    .I5(\picorv32/mem_addr [20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[27]),
    .I5(\picorv32/mem_addr [19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[26]),
    .I5(\picorv32/mem_addr [18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[25]),
    .I5(\picorv32/mem_addr [17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[24]),
    .I5(\picorv32/mem_addr [16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[23]),
    .I5(\picorv32/mem_addr [15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[22]),
    .I5(\picorv32/mem_addr [14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[21]),
    .I5(\picorv32/mem_addr [13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[20]),
    .I5(\picorv32/mem_addr [12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[6]),
    .I4(spiflash_sr[10]),
    .I5(\picorv32/mem_addr [2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT21  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT51  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(n2279),
    .I2(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .I3(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[12]),
    .I4(spiflash_sr[16]),
    .I5(\picorv32/mem_addr [8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2681 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2691 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1615_o11 (
    .I0(phase_sel_256),
    .I1(phase_sys_1006),
    .I2(phase_sys2x_257),
    .O(phase_sel_GND_1_o_MUX_1615_o)
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_9_2231),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_2201),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_8_2232),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_2202),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(basesoc_sdram_dfi_p0_address[13]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2227),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_13_2197),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2228),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_12_2198),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2229),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_2199),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_10_2230),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_2200),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_9_2246),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_9_2216),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_2_11270),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_8_2247),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_8_2217),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I3(phase_sel_2_11268),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(basesoc_sdram_dfi_p1_address[13]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_13_2242),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2212),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_12_2243),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2213),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_11_2244),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2214),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_10_2245),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_10_2215),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(phase_sel_3_11269),
    .I4(basesoc_sdram_storage_full_0_3_11271),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_10_2602),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2570),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_11_2601),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2569),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_12_2600),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2568),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_13_2599),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2567),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_16_2596),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2564),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_14_2598),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2566),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_15_2597),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2565),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_17_2595),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2563),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_18_2594),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2562),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_20_2592),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2560),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_19_2593),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2561),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_21_2591),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2559),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_22_2590),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2558),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_25_2587),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2555),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_23_2589),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2557),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_24_2588),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2556),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_26_2586),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2554),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_27_2585),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2553),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_28_2584),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2552),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_29_2583),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2551),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_30_2582),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2550),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_31_2581),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2549),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_8_2604),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2572),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_reload_storage_full_9_2603),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2571),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_5057),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(n0012),
    .I3(cache_state_FSM_FFd2_5058),
    .O(basesoc_tag_port_we)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1317),
    .I2(new_master_wdata_ready1_1183),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(Mcount_dna_cnt_cy[4]),
    .I2(dna_cnt[5]),
    .O(\Result<6>1 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>24 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>25 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>30 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2398),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2406),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2397),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2405),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5677 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_394_o21 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed17_INV_394_o2)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2334),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd1_1317),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  suart_rx_clear11 (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_addr [4]),
    .I2(\picorv32/mem_addr [2]),
    .O(N1437)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n1237711 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(suart_rx_clear11_FRB_6068),
    .O(_n123771)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o11 (
    .I0(n0012),
    .I1(cache_state_FSM_FFd3_5057),
    .I2(cache_state_FSM_FFd2_5058),
    .I3(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6085)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed20)
  );
  LUT5 #(
    .INIT ( 32'h64446000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3121  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n124161),
    .I4(_n124191),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT312 )
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I1(basesoc_sdram_bankmachine0_row_opened_2285),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n6556),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I1(basesoc_sdram_bankmachine1_row_opened_2290),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n6563),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I1(basesoc_sdram_bankmachine2_row_opened_2295),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n6819),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I1(basesoc_sdram_bankmachine3_row_opened_2300),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n6589),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I1(basesoc_sdram_bankmachine4_row_opened_2305),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(_n6549),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883),
    .I1(basesoc_sdram_bankmachine5_row_opened_2310),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I3(_n7159),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929),
    .I1(basesoc_sdram_bankmachine6_row_opened_2315),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I3(_n6578),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975),
    .I1(basesoc_sdram_bankmachine7_row_opened_2320),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I3(_n6723),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699),
    .I1(basesoc_sdram_bankmachine1_row_opened_2290),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I3(_n6563),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745),
    .I1(basesoc_sdram_bankmachine2_row_opened_2295),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I3(_n6819),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791),
    .I1(basesoc_sdram_bankmachine3_row_opened_2300),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(_n6589),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837),
    .I1(basesoc_sdram_bankmachine4_row_opened_2305),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I3(_n6549),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883),
    .I1(basesoc_sdram_bankmachine5_row_opened_2310),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I3(_n7159),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929),
    .I1(basesoc_sdram_bankmachine6_row_opened_2315),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I3(_n6578),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975),
    .I1(basesoc_sdram_bankmachine7_row_opened_2320),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I3(_n6723),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653),
    .I1(basesoc_sdram_bankmachine0_row_opened_2285),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I3(_n6556),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000008000800080 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_port_cmd_ready12),
    .I2(basesoc_port_cmd_ready2_6032),
    .I3(basesoc_sdram_bankmachine2_req_lock),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(\n0778<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6032),
    .I1(_n6522[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I3(basesoc_port_cmd_ready131),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we12 (
    .I0(basesoc_port_cmd_ready2_6032),
    .I1(_n6522[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0518<3>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0518)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0693<3>1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0693)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1041<3>1  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1041)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we111 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine7_req_lock),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1128<3>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1128)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  basesoc_port_cmd_ready1311 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready131)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[0]),
    .I4(suart_tx_fifo_level0[1]),
    .O(suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0176<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[0]),
    .I4(suart_tx_fifo_level0[1]),
    .O(n0176)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(n0518),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I3(basesoc_sdram_bankmachine2_row_close),
    .I4(n0693),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I3(basesoc_sdram_bankmachine3_row_close),
    .I4(n0780),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I3(basesoc_sdram_bankmachine6_row_close),
    .I4(n1041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I3(basesoc_sdram_bankmachine7_row_close),
    .I4(n1128),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [15]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [12]),
    .O(N1438)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mmux_rhs_array_muxed4711 (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_grant_2335),
    .I2(\picorv32/mem_instr_461 ),
    .O(rhs_array_muxed47)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd2_5068),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd2_5073),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd2_5063),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd2_5083),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd2_5088),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .O(basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd2_5078),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .O(basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd2_5093),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .O(basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd2_5098),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .O(basesoc_sdram_bankmachine7_row_open)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .I5(opsisi2c_state_FSM_FFd4_1270),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n10666_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10666_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT111  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .I5(opsisi2c_state_FSM_FFd4_1270),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \n2279<5>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(n2279)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1649_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1649_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2592_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2592_o )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd2-In21  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_sda_i_1457),
    .I2(opsis_i2c_sda_r_907),
    .I3(opsis_i2c_scl_i_1456),
    .O(\opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_GND_1_o_equal_1726_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1726_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653),
    .I1(basesoc_sdram_bankmachine0_row_opened_2285),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I3(_n6556),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837),
    .I1(basesoc_sdram_bankmachine4_row_opened_2305),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I3(_n6549),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699),
    .I1(basesoc_sdram_bankmachine1_row_opened_2290),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I3(_n6563),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I1(basesoc_sdram_bankmachine5_row_opened_2310),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(_n7159),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745),
    .I1(basesoc_sdram_bankmachine2_row_opened_2295),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I3(_n6819),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I1(basesoc_sdram_bankmachine7_row_opened_2320),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(_n6723),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791),
    .I1(basesoc_sdram_bankmachine3_row_opened_2300),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(_n6589),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I1(basesoc_sdram_bankmachine6_row_opened_2315),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(_n6578),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o1 (
    .I0(n0780),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3641),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready21 (
    .I0(\n0865<3>1 ),
    .I1(\picorv32/mem_addr [12]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I5(litedramwishbone2native_state_FSM_FFd3_2989),
    .O(basesoc_port_cmd_ready2_6032)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6111  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_zero_clear11_FRB_6054),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 ),
    .I3(_n124491_FRB_3417),
    .I4(_n12437),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_PWR_1_o_equal_1728_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1728_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .O(\Result<3>2 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_dna_cnt_cy<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[2]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[0]),
    .O(Mcount_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[3]),
    .O(\Result<4>1 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3>11  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_suart_rx_bitcount_xor<1>11  (
    .I0(suart_rx_busy_2277),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1456),
    .O(opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_opsis_i2c_data_drv_stop11 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd3_1269),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd4_1270),
    .I4(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I5(opsis_i2c_scl_i_1456),
    .O(opsis_i2c_data_drv_stop)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_730_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_730_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(front_panel_leds_storage_full[1]),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT11  (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl3_regs1_24),
    .I5(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6120_cy<2>11  (
    .I0(opsis_i2c_samp_count_1_5505),
    .I1(spiflash_clk_5504),
    .I2(opsis_i2c_samp_carry_5503),
    .O(Madd_n6120_cy[2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Madd_n6120_xor<2>11  (
    .I0(opsis_i2c_samp_count_1_5505),
    .I1(opsis_i2c_samp_carry_5503),
    .I2(spiflash_clk_5504),
    .O(n6120[2])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_rx_clear1 (
    .I0(basesoc_interface_dat_w[1]),
    .I1(suart_rx_clear11_FRB_6068),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1266),
    .O(suart_rx_clear)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_tx_clear1 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(suart_rx_clear11_FRB_6068),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1266),
    .O(suart_tx_clear)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<0>111  (
    .I0(dfi_dfi_p0_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(dfi_dfi_p1_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(dfi_dfi_p2_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(dfi_dfi_p3_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(dfi_dfi_p3_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(dfi_dfi_p1_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(dfi_dfi_p0_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(dfi_dfi_p2_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(dfi_dfi_p3_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(dfi_dfi_p1_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(dfi_dfi_p0_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(dfi_dfi_p2_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(dfi_dfi_p3_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(dfi_dfi_p1_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(dfi_dfi_p0_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(dfi_dfi_p2_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(dfi_dfi_p3_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(dfi_dfi_p1_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(dfi_dfi_p2_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(dfi_dfi_p0_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(dfi_dfi_p3_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(dfi_dfi_p1_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(dfi_dfi_p2_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(dfi_dfi_p0_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(dfi_dfi_p3_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(dfi_dfi_p1_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(dfi_dfi_p2_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(dfi_dfi_p0_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(dfi_dfi_p3_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(dfi_dfi_p0_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(dfi_dfi_p1_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(dfi_dfi_p2_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(dfi_dfi_p3_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(dfi_dfi_p0_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(dfi_dfi_p1_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(dfi_dfi_p2_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(dfi_dfi_p3_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(dfi_dfi_p0_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(dfi_dfi_p1_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(dfi_dfi_p2_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(dfi_dfi_p3_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(dfi_dfi_p0_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(dfi_dfi_p1_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(dfi_dfi_p2_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(dfi_dfi_p3_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(dfi_dfi_p0_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(dfi_dfi_p1_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(dfi_dfi_p2_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(dfi_dfi_p3_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(dfi_dfi_p0_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(dfi_dfi_p1_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(dfi_dfi_p2_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(dfi_dfi_p3_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(dfi_dfi_p0_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(dfi_dfi_p1_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(dfi_dfi_p2_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(dfi_dfi_p3_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(dfi_dfi_p0_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(dfi_dfi_p1_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(dfi_dfi_p2_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(dfi_dfi_p3_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(dfi_dfi_p0_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(dfi_dfi_p1_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(dfi_dfi_p2_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(dfi_dfi_p3_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(dfi_dfi_p0_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(dfi_dfi_p1_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(dfi_dfi_p2_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(dfi_dfi_p3_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(dfi_dfi_p0_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(dfi_dfi_p1_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(dfi_dfi_p2_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(dfi_dfi_p3_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(dfi_dfi_p0_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(dfi_dfi_p1_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(dfi_dfi_p2_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(dfi_dfi_p3_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(dfi_dfi_p0_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(dfi_dfi_p1_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(dfi_dfi_p2_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(dfi_dfi_p3_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(dfi_dfi_p0_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(dfi_dfi_p1_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(dfi_dfi_p2_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(dfi_dfi_p3_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(dfi_dfi_p0_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(dfi_dfi_p1_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(dfi_dfi_p2_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(dfi_dfi_p3_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(dfi_dfi_p0_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(dfi_dfi_p1_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(dfi_dfi_p2_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(dfi_dfi_p3_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(dfi_dfi_p0_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(dfi_dfi_p1_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(dfi_dfi_p2_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(dfi_dfi_p3_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(dfi_dfi_p0_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(dfi_dfi_p1_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(dfi_dfi_p2_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(dfi_dfi_p3_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(dfi_dfi_p0_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(dfi_dfi_p1_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(dfi_dfi_p2_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(dfi_dfi_p3_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(dfi_dfi_p0_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(dfi_dfi_p1_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(dfi_dfi_p2_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(dfi_dfi_p3_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(dfi_dfi_p0_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(dfi_dfi_p1_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(dfi_dfi_p2_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(dfi_dfi_p3_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(dfi_dfi_p0_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(dfi_dfi_p1_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(dfi_dfi_p2_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(dfi_dfi_p0_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(dfi_dfi_p1_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(dfi_dfi_p2_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(dfi_dfi_p3_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(dfi_dfi_p0_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(dfi_dfi_p1_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(dfi_dfi_p2_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(dfi_dfi_p3_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(dfi_dfi_p1_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(dfi_dfi_p0_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(dfi_dfi_p2_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(dfi_dfi_p3_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6066 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<3>11  (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[0]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<4>11  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[0]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_suart_rx_bitcount_xor<2>11  (
    .I0(suart_rx_busy_2277),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_suart_rx_bitcount_xor<3>11  (
    .I0(suart_rx_busy_2277),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .I4(suart_rx_bitcount[2]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<12>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<10>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[10])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[11])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1272),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_1273),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0200FFFFFFFF ))
  _n10478_inv1 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(refresher_state_FSM_FFd2_1272),
    .I4(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I5(n2279),
    .O(_n10478_inv)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1140),
    .I1(refresher_state_FSM_FFd1_1273),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .I5(refresher_state_FSM_FFd2_1272),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time1_xor<3>11  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[0]),
    .O(\Result<3>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_consume_xor<2>11  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .O(\Result<2>9 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_consume_xor<3>11  (
    .I0(suart_rx_fifo_consume[3]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .I3(suart_rx_fifo_consume[2]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_produce_xor<2>11  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_produce_xor<3>11  (
    .I0(suart_rx_fifo_produce[3]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .I3(suart_rx_fifo_produce[2]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_consume_xor<2>11  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_consume_xor<3>11  (
    .I0(suart_tx_fifo_consume[3]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .I3(suart_tx_fifo_consume[2]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_produce_xor<2>11  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_produce_xor<3>11  (
    .I0(suart_tx_fifo_produce[3]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .I3(suart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd2_5068),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .O(basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd2_5073),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .I4(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .O(basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd2_5063),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .O(basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd2_5083),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .O(basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd2_5088),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .I4(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .O(basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd2_5078),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .O(basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd2_5093),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .O(basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd2_5098),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .O(basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10579_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10579_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(cache_state_FSM_FFd2_5058),
    .I1(litedramwishbone2native_state_FSM_FFd3_2989),
    .I2(cache_state_FSM_FFd3_5057),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2989),
    .I2(cache_state_FSM_FFd3_5057),
    .I3(cache_state_FSM_FFd2_5058),
    .I4(litedramwishbone2native_state_FSM_FFd2_2988),
    .I5(new_master_rdata_valid4_1185),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1183),
    .I1(litedramwishbone2native_state_FSM_FFd1_1317),
    .I2(cache_state_FSM_FFd2_5058),
    .I3(litedramwishbone2native_state_FSM_FFd3_2989),
    .I4(cache_state_FSM_FFd3_5057),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1316),
    .I1(litedramwishbone2native_state_FSM_FFd4_3913),
    .I2(cache_state_FSM_FFd3_5057),
    .I3(cache_state_FSM_FFd2_5058),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3913),
    .I1(cache_state_FSM_FFd1_1316),
    .I2(cache_state_FSM_FFd2_5058),
    .I3(cache_state_FSM_FFd3_5057),
    .I4(litedramwishbone2native_state_FSM_FFd3_2989),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT21  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT41  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10507_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready3_6047),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n10507_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10494_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .O(_n10494_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10512_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .O(_n10512_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10530_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .O(_n10530_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10548_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .O(_n10548_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10566_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .O(_n10566_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10584_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .O(_n10584_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10602_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .O(_n10602_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10620_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .O(_n10620_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Reset_OR_DriverANDClockEnable1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_584_o_3386),
    .I3(\picorv32/trap_8201 ),
    .I4(\picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o ),
    .I5(\picorv32/mem_do_rdata_8126 ),
    .O(\picorv32/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/resetn_trap_OR_625_o_inv1  (
    .I0(\picorv32/trap_8201 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(\picorv32/resetn_trap_OR_625_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<5>1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<6>1  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<7>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<8>1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<9>1  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<10>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lu_Select_570_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_6106 ),
    .I1(\picorv32/latched_is_lu_8130 ),
    .I2(\picorv32/is_lbu_lhu_lw_8279 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I5(\picorv32/mem_do_rdata_8126 ),
    .O(\picorv32/cpu_state[7]_latched_is_lu_Select_570_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lh_Select_572_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_6106 ),
    .I1(\picorv32/latched_is_lh_8129 ),
    .I2(\picorv32/instr_lh_8069 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I5(\picorv32/mem_do_rdata_8126 ),
    .O(\picorv32/cpu_state[7]_latched_is_lh_Select_572_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o2  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_6106 ),
    .I1(\picorv32/latched_is_lb_8128 ),
    .I2(\picorv32/instr_lb_8070 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I5(\picorv32/mem_do_rdata_8126 ),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<3>11  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [2]),
    .O(\picorv32/Result [3])
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<2>11  (
    .I0(\picorv32/pcpi_timeout_counter [2]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .O(\picorv32/Result [2])
  );
  LUT4 #(
    .INIT ( 16'h1537 ))
  \picorv32/Mmux_mem_la_wstrb11  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/Mmux_mem_rdata_word110 )
  );
  LUT4 #(
    .INIT ( 16'h5173 ))
  \picorv32/Mmux_mem_la_wstrb21  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [1])
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \picorv32/mem_do_prefetch_mem_done_OR_805_o1  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .O(\picorv32/mem_do_prefetch_mem_done_OR_805_o )
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1180_o1  (
    .I0(\picorv32/is_alu_reg_imm_7715 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1180_o )
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1185_o1  (
    .I0(\picorv32/is_alu_reg_reg_8119 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1185_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o<31>1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1173_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [4]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [6]),
    .I5(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1173_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFFFE ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>11  (
    .I0(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_1170_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [20]),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1170_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o2  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [20]),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o<6>1  (
    .I0(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata81  (
    .I0(\picorv32/reg_op2_0_7180 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_16_7669 ),
    .O(\picorv32/mem_la_wdata [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata91  (
    .I0(\picorv32/reg_op2_1_7181 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/mem_la_wdata [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata101  (
    .I0(\picorv32/reg_op2_2_7182 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_18_7671 ),
    .O(\picorv32/mem_la_wdata [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata111  (
    .I0(\picorv32/reg_op2_3_7183 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_19_7672 ),
    .O(\picorv32/mem_la_wdata [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata131  (
    .I0(\picorv32/reg_op2_4_7184 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_20_7673 ),
    .O(\picorv32/mem_la_wdata [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata141  (
    .I0(\picorv32/reg_op2_5_7185 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_21_7674 ),
    .O(\picorv32/mem_la_wdata [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata151  (
    .I0(\picorv32/reg_op2_6_7186 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_22_7675 ),
    .O(\picorv32/mem_la_wdata [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata161  (
    .I0(\picorv32/reg_op2_7_7187 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/mem_la_wdata [23])
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_word71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out22),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_word[15] )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/cpu_state_FSM_FFd5-In111  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/instr_waitirq_8121 ),
    .I3(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .O(\picorv32/cpu_state_FSM_FFd5-In11 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/latched_is_lu_8130 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 )
  );
  LUT6 #(
    .INIT ( 64'h4477373344770400 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT21  (
    .I0(\picorv32/mem_do_rinst_7805 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/mem_xfer ),
    .I4(\picorv32/mem_state [1]),
    .I5(\picorv32/mem_do_wdata_8125 ),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEE088880000 ))
  \picorv32/mem_xfer_mem_state[1]_OR_615_o1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(\picorv32/mem_do_wdata_8125 ),
    .I3(\picorv32/mem_do_rdata_8126 ),
    .I4(\picorv32/mem_do_rinst_7805 ),
    .I5(\picorv32/mem_xfer ),
    .O(\picorv32/mem_xfer_mem_state[1]_OR_615_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out1911  (
    .I0(\picorv32/instr_slt_7724 ),
    .I1(\picorv32/instr_slti_7726 ),
    .I2(\picorv32/instr_sltu_7721 ),
    .I3(\picorv32/instr_sltiu_7723 ),
    .O(\picorv32/out191_6088 )
  );
  LUT5 #(
    .INIT ( 32'h2A2A2AFF ))
  \picorv32/cpu_state_FSM_FFd6-In11  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In2_6876 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/irq_active_8127 ),
    .I4(\picorv32/irq_mask [2]),
    .O(\picorv32/cpu_state_FSM_FFd6-In1_6112 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>21  (
    .I0(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I3(\picorv32/mem_do_rdata_8126 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 )
  );
  LUT4 #(
    .INIT ( 16'hFF67 ))
  \picorv32/_n1579<4>11  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/irq_state_FSM_FFd1_8123 ),
    .O(\picorv32/_n1579<4>1_6115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF454545FF ))
  \picorv32/cpu_state_FSM_FFd6-In21  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_do_wdata_8125 ),
    .I4(\picorv32/mem_do_rdata_8126 ),
    .I5(\picorv32/mem_wordsize [1]),
    .O(\picorv32/cpu_state_FSM_FFd6-In2_6876 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/instr_jalr_is_alu_reg_imm_OR_733_o1  (
    .I0(\picorv32/is_alu_reg_imm_7715 ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/instr_jalr_7717 ),
    .O(\picorv32/instr_jalr_is_alu_reg_imm_OR_733_o )
  );
  LUT4 #(
    .INIT ( 16'h2A6A ))
  \picorv32/irq_state_FSM_FFd2-In1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/irq_state_FSM_FFd1_8123 ),
    .O(\picorv32/irq_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hA8A8FFA8 ))
  \picorv32/cpu_state[7]_latched_stalu_Select_566_o1  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/_n1709 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .O(\picorv32/cpu_state[7]_latched_stalu_Select_566_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata171  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7661 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_24_7677 ),
    .I4(\picorv32/reg_op2_0_7180 ),
    .O(\picorv32/mem_la_wdata [24])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata181  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7662 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_25_7678 ),
    .I4(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/mem_la_wdata [25])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata191  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7663 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_26_7679 ),
    .I4(\picorv32/reg_op2_2_7182 ),
    .O(\picorv32/mem_la_wdata [26])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata201  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7664 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_27_7680 ),
    .I4(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/mem_la_wdata [27])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata211  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7665 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_28_7681 ),
    .I4(\picorv32/reg_op2_4_7184 ),
    .O(\picorv32/mem_la_wdata [28])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata221  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7666 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_29_7682 ),
    .I4(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/mem_la_wdata [29])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata241  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7667 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_30_7683 ),
    .I4(\picorv32/reg_op2_6_7186 ),
    .O(\picorv32/mem_la_wdata [30])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata251  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7668 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_31_7684 ),
    .I4(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/mem_la_wdata [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/decoded_rd [0]),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .I5(\picorv32/latched_rd [0]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \picorv32/Mmux_mem_la_wstrb31  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [2])
  );
  LUT4 #(
    .INIT ( 16'hA2B3 ))
  \picorv32/Mmux_mem_la_wstrb41  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [3])
  );
  LUT6 #(
    .INIT ( 64'hF8F8FAF8A8A8AAA8 ))
  \picorv32/cpu_state[7]_irq_active_Select_559_o1  (
    .I0(\picorv32/irq_active_8127 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I4(\picorv32/instr_retirq_8122 ),
    .I5(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_559_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<31>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I5(\picorv32/_n1530 [20]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_la_write1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/mem_state [0]),
    .I3(sys_rst_INV_584_o_3386),
    .O(\picorv32/mem_la_write )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/irq_state_FSM_FFd1-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(\picorv32/irq_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o111  (
    .I0(\picorv32/decoder_trigger_8209 ),
    .I1(\picorv32/instr_waitirq_8121 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .O(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>11  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_rdata_q [2]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>111  (
    .I0(\picorv32/_n1709 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/irq_state_FSM_FFd1_8123 ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o<31>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o111  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q [25]),
    .I3(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o11  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_1169_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o2  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o1 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [12]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [13]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [14]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [3]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o1 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o2  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_6100 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1175_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_6100 ),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1175_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1176_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_6100 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1176_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>31  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>3 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>11  (
    .I0(\picorv32/latched_is_lh_8129 ),
    .I1(\picorv32/latched_is_lu_8130 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \picorv32/Mmux_mem_rdata_word1111  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .O(\picorv32/Mmux_mem_rdata_word111 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>21  (
    .I0(\picorv32/latched_is_lu_8130 ),
    .I1(\picorv32/latched_is_lb_8128 ),
    .I2(\picorv32/latched_is_lh_8129 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>2  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [1]),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/mem_rdata_q [21]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<2>1  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [2]),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/mem_rdata_q [22]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<3>1  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/mem_rdata_q [23]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<4>1  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [4]),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/mem_rdata_q [24]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>11  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I1(\picorv32/is_sb_sh_sw_8120 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<1>1 )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1>1  (
    .I0(\picorv32/decoded_rd [1]),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/latched_rd [1]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2>1  (
    .I0(\picorv32/decoded_rd [2]),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/latched_rd [2]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3>1  (
    .I0(\picorv32/decoded_rd [3]),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4>1  (
    .I0(\picorv32/decoded_rd [4]),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/latched_rd [4]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1  (
    .I0(\picorv32/latched_rd [5]),
    .I1(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_6113 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/instr_setq_8060 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>11  (
    .I0(\picorv32/instr_srli_8064 ),
    .I1(\picorv32/instr_srl_8005 ),
    .I2(\picorv32/instr_srai_8063 ),
    .I3(\picorv32/instr_sra_8004 ),
    .O(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>11  (
    .I0(\picorv32/instr_setq_8060 ),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<5>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [5]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [5])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<6>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [6]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [6])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<7>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [7]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [7])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<8>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [8]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [8])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<9>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [9]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [9])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<10>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [10]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [10])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<11>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [11]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [11])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<12>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [12]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [12])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<13>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [13]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [13])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<14>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [14]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [14])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<15>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [15]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [15])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<16>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [16]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [16])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<17>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [17]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [17])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<18>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [18]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [18])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<19>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [19]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [19])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<20>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [20]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [20])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<21>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [21]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [21])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<22>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [22]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [22])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<23>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [23]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [23])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<24>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [24]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [24])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<25>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [25]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [25])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<26>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [26]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [26])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<27>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [27]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [27])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<28>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [28]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [28])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<29>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [29]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [29])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<30>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [30]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [30])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<31>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/reg_next_pc [31]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31> ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I5(\picorv32/latched_store_8133 ),
    .O(\picorv32/cpuregs_wrdata [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \picorv32/_n15951  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I3(\picorv32/is_slli_srli_srai_8057 ),
    .I4(\picorv32/n0568 ),
    .O(\picorv32/_n1595 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<1>11  (
    .I0(\picorv32/pcpi_timeout_counter [1]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux11011  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [10]),
    .I2(\picorv32/alu_out_q [10]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1011  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [11]),
    .I2(\picorv32/alu_out_q [11]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1021  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [12]),
    .I2(\picorv32/alu_out_q [12]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1031  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [13]),
    .I2(\picorv32/alu_out_q [13]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1041  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [14]),
    .I2(\picorv32/alu_out_q [14]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1051  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [15]),
    .I2(\picorv32/alu_out_q [15]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1061  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [16]),
    .I2(\picorv32/alu_out_q [16]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1071  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [17]),
    .I2(\picorv32/alu_out_q [17]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1081  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [18]),
    .I2(\picorv32/alu_out_q [18]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1091  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [19]),
    .I2(\picorv32/alu_out_q [19]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10122  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [20]),
    .I2(\picorv32/alu_out_q [20]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10131  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [21]),
    .I2(\picorv32/alu_out_q [21]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10141  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [22]),
    .I2(\picorv32/alu_out_q [22]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10151  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [23]),
    .I2(\picorv32/alu_out_q [23]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10161  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [24]),
    .I2(\picorv32/alu_out_q [24]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10171  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [25]),
    .I2(\picorv32/alu_out_q [25]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10181  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [26]),
    .I2(\picorv32/alu_out_q [26]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10191  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [27]),
    .I2(\picorv32/alu_out_q [27]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101101  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [28]),
    .I2(\picorv32/alu_out_q [28]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101111  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [29]),
    .I2(\picorv32/alu_out_q [29]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101131  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [30]),
    .I2(\picorv32/alu_out_q [30]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101141  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [31]),
    .I2(\picorv32/alu_out_q [31]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101171  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [5]),
    .I2(\picorv32/alu_out_q [5]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101181  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [6]),
    .I2(\picorv32/alu_out_q [6]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101191  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [7]),
    .I2(\picorv32/alu_out_q [7]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101201  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [8]),
    .I2(\picorv32/alu_out_q [8]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101211  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [9]),
    .I2(\picorv32/alu_out_q [9]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/mem_state[1]_mem_valid_Mux_54_o1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_valid_Mux_54_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7663 ),
    .I2(\picorv32/reg_op2_2_7182 ),
    .O(\picorv32/mem_la_wdata [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata33  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7664 ),
    .I2(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/mem_la_wdata [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7665 ),
    .I2(\picorv32/reg_op2_4_7184 ),
    .O(\picorv32/mem_la_wdata [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata51  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7666 ),
    .I2(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/mem_la_wdata [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata61  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7667 ),
    .I2(\picorv32/reg_op2_6_7186 ),
    .O(\picorv32/mem_la_wdata [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7668 ),
    .I2(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/mem_la_wdata [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata311  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7661 ),
    .I2(\picorv32/reg_op2_0_7180 ),
    .O(\picorv32/mem_la_wdata [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata321  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7662 ),
    .I2(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/mem_la_wdata [9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1110  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/cpuregs_rs1 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1210  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/cpuregs_rs1 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs133  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/cpuregs_rs1 [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/cpuregs_rs1 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/cpuregs_rs1 [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/cpuregs_rs1 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/cpuregs_rs1 [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/cpuregs_rs1 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/cpuregs_rs1 [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1101  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/cpuregs_rs1 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1111  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/cpuregs_rs1 [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1121  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/cpuregs_rs1 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1131  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/cpuregs_rs1 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/cpuregs_rs1 [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/cpuregs_rs1 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/cpuregs_rs1 [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/cpuregs_rs1 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/cpuregs_rs1 [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/cpuregs_rs1 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1201  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/cpuregs_rs1 [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1211  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/cpuregs_rs1 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1221  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/cpuregs_rs1 [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1231  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/cpuregs_rs1 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1241  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/cpuregs_rs1 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1251  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/cpuregs_rs1 [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1261  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/cpuregs_rs1 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1271  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/cpuregs_rs1 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1281  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/cpuregs_rs1 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1291  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/cpuregs_rs1 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1301  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/cpuregs_rs1 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1311  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/cpuregs_rs1 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1321  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/cpuregs_rs1 [9])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o1  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [2]),
    .O(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \picorv32/resetn_pcpi_int_wait_AND_1199_o_inv1  (
    .I0(\picorv32/pcpi_mul/pcpi_wait_8350 ),
    .I1(\picorv32/pcpi_valid_7843 ),
    .I2(sys_rst_INV_584_o_3386),
    .I3(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .O(\picorv32/resetn_pcpi_int_wait_AND_1199_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state_FSM_FFd6-In31  (
    .I0(\picorv32/instr_timer_8058 ),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_maskirq_8059 ),
    .I3(\picorv32/instr_retirq_8122 ),
    .I4(\picorv32/instr_setq_8060 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In3_6878 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state_FSM_FFd6-In4111  (
    .I0(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In411 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state__n1496_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/instr_maskirq_8059 ),
    .O(\picorv32/_n1496_inv )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1444_inv1  (
    .I0(\picorv32/timer[31]_reduce_or_376_o ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .O(\picorv32/_n1444_inv )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out421  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I1(\picorv32/is_alu_reg_imm_7715 ),
    .I2(\picorv32/instr_jalr_7717 ),
    .O(\picorv32/PWR_11_o_instr_jalr_equal_277_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out411  (
    .I0(\picorv32/instr_lhu_7719 ),
    .I1(\picorv32/instr_lw_7718 ),
    .I2(\picorv32/instr_lbu_7720 ),
    .O(\picorv32/instr_lbu_reduce_or_156_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out401  (
    .I0(\picorv32/instr_bltu_7722 ),
    .I1(\picorv32/instr_sltu_7721 ),
    .I2(\picorv32/instr_sltiu_7723 ),
    .O(\picorv32/instr_sltiu_reduce_or_155_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out391  (
    .I0(\picorv32/instr_blt_7725 ),
    .I1(\picorv32/instr_slt_7724 ),
    .I2(\picorv32/instr_slti_7726 ),
    .O(\picorv32/instr_slti_reduce_or_154_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out381  (
    .I0(\picorv32/instr_lui_7729 ),
    .I1(\picorv32/instr_auipc_7728 ),
    .O(\picorv32/PWR_11_o_instr_lui_equal_276_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out371  (
    .I0(\picorv32/instr_auipc_7728 ),
    .I1(\picorv32/instr_jal_7727 ),
    .I2(\picorv32/instr_lui_7729 ),
    .O(\picorv32/instr_lui_reduce_or_152_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out361  (
    .I0(\picorv32/instr_rdcycle_7733 ),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/instr_rdinstr_7731 ),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/GND_2_o_GND_2_o_equal_501_o<4>1  (
    .I0(\picorv32/reg_sh [4]),
    .I1(\picorv32/reg_sh [3]),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .O(\picorv32/GND_2_o_GND_2_o_equal_501_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1536<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .O(\picorv32/_n1536 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<11>1  (
    .I0(\picorv32/_n1534 [0]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/instr_jal_7727 ),
    .I3(\picorv32/_n1538 [0]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<20>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [20]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<21>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<22>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [22]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<23>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [23]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<24>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<25>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [25]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<26>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<27>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<28>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<29>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [29]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<30>1  (
    .I0(\picorv32/_n1538 [0]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1530 [20]),
    .I4(\picorv32/_n1534 [0]),
    .I5(\picorv32/_n1536 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1538<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_sb_sh_sw_8120 ),
    .O(\picorv32/_n1538 [0])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out111  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o3 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o1  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .O(\picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_ori_equal_331_o1  (
    .I0(\picorv32/instr_ori_8011 ),
    .I1(\picorv32/instr_or_8003 ),
    .O(\picorv32/PWR_11_o_instr_ori_equal_331_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_xori_equal_330_o1  (
    .I0(\picorv32/instr_xori_8012 ),
    .I1(\picorv32/instr_xor_8006 ),
    .O(\picorv32/PWR_11_o_instr_xori_equal_330_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_slli_equal_508_o1  (
    .I0(\picorv32/instr_slli_8065 ),
    .I1(\picorv32/instr_sll_8007 ),
    .O(\picorv32/PWR_11_o_instr_slli_equal_508_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out21  (
    .I0(\picorv32/decoded_imm_uj [11]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/decoded_imm_uj [2]),
    .I4(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/decoded_rs2[5]_reduce_or_357_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out11  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/decoded_rs1 [0]),
    .I2(\picorv32/decoded_rs1 [5]),
    .I3(\picorv32/decoded_rs1 [4]),
    .I4(\picorv32/decoded_rs1 [3]),
    .I5(\picorv32/decoded_rs1 [2]),
    .O(\picorv32/decoded_rs1[5]_reduce_or_354_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1530<20>1  (
    .I0(\picorv32/decoded_imm_uj [20]),
    .I1(\picorv32/instr_jal_7727 ),
    .O(\picorv32/_n1530 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/latched_store_latched_branch_AND_1192_o1  (
    .I0(\picorv32/latched_store_8133 ),
    .I1(\picorv32/latched_branch_8131 ),
    .O(\picorv32/latched_store_latched_branch_AND_1192_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_757_o1  (
    .I0(\picorv32/pcpi_timeout_8200 ),
    .I1(\picorv32/instr_ecall_ebreak_8062 ),
    .O(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_757_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out451  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/irq_pending [0]),
    .I3(\picorv32/irq_pending [4]),
    .I4(\picorv32/irq_pending [3]),
    .O(\picorv32/irq_pending[31]_reduce_or_407_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o1  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .O(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1118_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_PWR_11_o_OR_793_o1  (
    .I0(\picorv32/is_lui_auipc_jal_8282 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_OR_793_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1  (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer )
  );
  LUT5 #(
    .INIT ( 32'h44414E4B ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<6>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .I2(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I3(\picorv32/pcpi_mul/mul_counter [5]),
    .I4(\picorv32/pcpi_mul/instr_any_mulh ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter6 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [6]),
    .I3(\picorv32/pcpi_mul/rd [5]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [6]),
    .O(\picorv32/pcpi_mul/n0120 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [5]),
    .I2(\picorv32/pcpi_mul/rs2 [5]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [10]),
    .I3(\picorv32/pcpi_mul/rd [9]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [10]),
    .O(\picorv32/pcpi_mul/n0119 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [9]),
    .I2(\picorv32/pcpi_mul/rs2 [9]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [14]),
    .I3(\picorv32/pcpi_mul/rd [13]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [14]),
    .O(\picorv32/pcpi_mul/n0118 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [13]),
    .I2(\picorv32/pcpi_mul/rs2 [13]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [18]),
    .I3(\picorv32/pcpi_mul/rd [17]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [18]),
    .O(\picorv32/pcpi_mul/n0117 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [17]),
    .I2(\picorv32/pcpi_mul/rs2 [17]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [22]),
    .I3(\picorv32/pcpi_mul/rd [21]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [22]),
    .O(\picorv32/pcpi_mul/n0116 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [21]),
    .I2(\picorv32/pcpi_mul/rs2 [21]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [26]),
    .I3(\picorv32/pcpi_mul/rd [25]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [26]),
    .O(\picorv32/pcpi_mul/n0115 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [25]),
    .I2(\picorv32/pcpi_mul/rs2 [25]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [30]),
    .I3(\picorv32/pcpi_mul/rd [29]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [30]),
    .O(\picorv32/pcpi_mul/n0114 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [29]),
    .I2(\picorv32/pcpi_mul/rs2 [29]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [34]),
    .I3(\picorv32/pcpi_mul/rd [33]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [34]),
    .O(\picorv32/pcpi_mul/n0113 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [33]),
    .I2(\picorv32/pcpi_mul/rs2 [33]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [38]),
    .I3(\picorv32/pcpi_mul/rd [37]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [38]),
    .O(\picorv32/pcpi_mul/n0112 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [37]),
    .I2(\picorv32/pcpi_mul/rs2 [37]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [42]),
    .I3(\picorv32/pcpi_mul/rd [41]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [42]),
    .O(\picorv32/pcpi_mul/n0111 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [41]),
    .I2(\picorv32/pcpi_mul/rs2 [41]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [46]),
    .I3(\picorv32/pcpi_mul/rd [45]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [46]),
    .O(\picorv32/pcpi_mul/n0110 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [45]),
    .I2(\picorv32/pcpi_mul/rs2 [45]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [50]),
    .I3(\picorv32/pcpi_mul/rd [49]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [50]),
    .O(\picorv32/pcpi_mul/n0109 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [49]),
    .I2(\picorv32/pcpi_mul/rs2 [49]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [54]),
    .I3(\picorv32/pcpi_mul/rd [53]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [54]),
    .O(\picorv32/pcpi_mul/n0108 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [53]),
    .I2(\picorv32/pcpi_mul/rs2 [53]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [58]),
    .I3(\picorv32/pcpi_mul/rd [57]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [58]),
    .O(\picorv32/pcpi_mul/n0107 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [57]),
    .I2(\picorv32/pcpi_mul/rs2 [57]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [16]),
    .I1(\picorv32/pcpi_mul/rdx[16] ),
    .I2(\picorv32/pcpi_mul/rd [17]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [17]),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .I4(\picorv32/pcpi_mul/rs2 [16]),
    .I5(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_8483 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/pcpi_mul/rd [16]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [8]),
    .I1(\picorv32/pcpi_mul/rdx[8] ),
    .I2(\picorv32/pcpi_mul/rd [9]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [9]),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .I4(\picorv32/pcpi_mul/rs2 [8]),
    .I5(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_8479 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/pcpi_mul/rd [8]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/rdx[56] ),
    .I2(\picorv32/pcpi_mul/rd [57]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .I4(\picorv32/pcpi_mul/rs2 [56]),
    .I5(\picorv32/pcpi_mul/rd [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_8443 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/rd [56]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/rdx[52] ),
    .I2(\picorv32/pcpi_mul/rd [53]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .I4(\picorv32/pcpi_mul/rs2 [52]),
    .I5(\picorv32/pcpi_mul/rd [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_8435 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/rd [52]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [4]),
    .I1(\picorv32/pcpi_mul/rdx[4] ),
    .I2(\picorv32/pcpi_mul/rd [5]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [5]),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .I4(\picorv32/pcpi_mul/rs2 [4]),
    .I5(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_8487 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/pcpi_mul/rd [4]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/rdx[48] ),
    .I2(\picorv32/pcpi_mul/rd [49]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .I4(\picorv32/pcpi_mul/rs2 [48]),
    .I5(\picorv32/pcpi_mul/rd [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_8439 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/rd [48]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [12]),
    .I1(\picorv32/pcpi_mul/rdx[12] ),
    .I2(\picorv32/pcpi_mul/rd [13]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [13]),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .I4(\picorv32/pcpi_mul/rs2 [12]),
    .I5(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_8475 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/pcpi_mul/rd [12]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/rdx[44] ),
    .I2(\picorv32/pcpi_mul/rd [45]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .I4(\picorv32/pcpi_mul/rs2 [44]),
    .I5(\picorv32/pcpi_mul/rd [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_8447 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/rd [44]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/rdx[40] ),
    .I2(\picorv32/pcpi_mul/rd [41]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .I4(\picorv32/pcpi_mul/rs2 [40]),
    .I5(\picorv32/pcpi_mul/rd [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_8451 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/rd [40]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/rdx[36] ),
    .I2(\picorv32/pcpi_mul/rd [37]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .I4(\picorv32/pcpi_mul/rs2 [36]),
    .I5(\picorv32/pcpi_mul/rd [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_8463 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/rd [36]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/rdx[32] ),
    .I2(\picorv32/pcpi_mul/rd [33]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .I4(\picorv32/pcpi_mul/rs2 [32]),
    .I5(\picorv32/pcpi_mul/rd [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_8455 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/rd [32]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [28]),
    .I1(\picorv32/pcpi_mul/rdx[28] ),
    .I2(\picorv32/pcpi_mul/rd [29]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [29]),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .I4(\picorv32/pcpi_mul/rs2 [28]),
    .I5(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_8459 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/pcpi_mul/rd [28]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [24]),
    .I1(\picorv32/pcpi_mul/rdx[24] ),
    .I2(\picorv32/pcpi_mul/rd [25]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [25]),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .I4(\picorv32/pcpi_mul/rs2 [24]),
    .I5(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_8467 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/pcpi_mul/rd [24]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [20]),
    .I1(\picorv32/pcpi_mul/rdx[20] ),
    .I2(\picorv32/pcpi_mul/rd [21]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [21]),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .I4(\picorv32/pcpi_mul/rs2 [20]),
    .I5(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_8471 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/pcpi_mul/rd [20]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h9995955595559555 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/n0121 [2])
  );
  LUT6 #(
    .INIT ( 64'h4440400040004000 ))
  \picorv32/pcpi_mul/Madd_n0121_cy<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<4>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [4]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_counter [3]),
    .I5(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_mul/Mcount_mul_counter_cy<4>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/mul_counter [2]),
    .I2(\picorv32/pcpi_mul/mul_counter [0]),
    .I3(\picorv32/pcpi_mul/mul_counter [3]),
    .I4(\picorv32/pcpi_mul/mul_counter [4]),
    .I5(\picorv32/pcpi_mul/mul_counter [1]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<3>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [3]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter3 )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>211  (
    .I0(\picorv32/pcpi_mul/rd [2]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [2]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 )
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<2>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [2]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter2 )
  );
  LUT5 #(
    .INIT ( 32'h9666AAAA ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [1]),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .I3(\picorv32/pcpi_mul/rd [0]),
    .I4(\picorv32/pcpi_mul/rs1 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_8490 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rd [0]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut [0])
  );
  LUT3 #(
    .INIT ( 8'hEB ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<1>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<0>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [0]),
    .I1(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_mul/Mmux_mul_counter[6]_GND_3_o_MUX_1757_o11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1757_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [1]),
    .I2(\picorv32/reg_op1_0_6869 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [11]),
    .I2(\picorv32/reg_op1_10_7693 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [12]),
    .I2(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [13]),
    .I2(\picorv32/reg_op1_12_7695 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [14]),
    .I2(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [15]),
    .I2(\picorv32/reg_op1_14_7697 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [16]),
    .I2(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [17]),
    .I2(\picorv32/reg_op1_16_7699 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [18]),
    .I2(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [19]),
    .I2(\picorv32/reg_op1_18_7701 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [20]),
    .I2(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [2]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [21]),
    .I2(\picorv32/reg_op1_20_7703 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [22]),
    .I2(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [23]),
    .I2(\picorv32/reg_op1_22_7705 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [24]),
    .I2(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [25]),
    .I2(\picorv32/reg_op1_24_7707 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [26]),
    .I2(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [27]),
    .I2(\picorv32/reg_op1_26_7709 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [28]),
    .I2(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [29]),
    .I2(\picorv32/reg_op1_28_7711 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [30]),
    .I2(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [3]),
    .I2(\picorv32/reg_op1_2_7685 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [31]),
    .I2(\picorv32/reg_op1_30_7713 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [32]),
    .I2(\picorv32/reg_op1_31_7714 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [4]),
    .I2(\picorv32/reg_op1_3_7686 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [5]),
    .I2(\picorv32/reg_op1_4_7687 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [6]),
    .I2(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [7]),
    .I2(\picorv32/reg_op1_6_7689 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [8]),
    .I2(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [9]),
    .I2(\picorv32/reg_op1_8_7691 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs1 [10]),
    .I2(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op2_0_7180 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/reg_op2_10_7663 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [10]),
    .I2(\picorv32/reg_op2_11_7664 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/reg_op2_12_7665 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/reg_op2_13_7666 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/reg_op2_14_7667 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [14]),
    .I2(\picorv32/reg_op2_15_7668 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/reg_op2_16_7669 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/reg_op2_18_7671 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [18]),
    .I2(\picorv32/reg_op2_19_7672 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [0]),
    .I2(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/reg_op2_20_7673 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/reg_op2_21_7674 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/reg_op2_22_7675 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [22]),
    .I2(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/reg_op2_24_7677 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/reg_op2_25_7678 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/reg_op2_26_7679 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [26]),
    .I2(\picorv32/reg_op2_27_7680 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/reg_op2_28_7681 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/reg_op2_29_7682 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/reg_op2_2_7182 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/reg_op2_30_7683 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [30]),
    .I2(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [2]),
    .I2(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/reg_op2_4_7184 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/reg_op2_6_7186 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [6]),
    .I2(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/reg_op2_8_7661 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/reg_op2_9_7662 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/pcpi_mul/out11  (
    .I0(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I1(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .O(\picorv32/pcpi_mul/instr_any_mulh )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_mul/out1  (
    .I0(\picorv32/pcpi_mul/instr_mul_8713 ),
    .I1(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .O(\picorv32/pcpi_mul/instr_any_mul )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[12] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[14] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/_n03311  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .O(\picorv32/pcpi_mul/_n0331 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/mul_finish_resetn_AND_1081_o1  (
    .I0(\picorv32/pcpi_mul/mul_finish_8923 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(\picorv32/pcpi_mul/pcpi_wr_rstpot )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o1  (
    .I0(\picorv32/reg_op2_31_7684 ),
    .I1(\picorv32/pcpi_div/instr_rem_9475 ),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o1  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/pcpi_div/instr_rem_9475 ),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/_n0164_inv1  (
    .I0(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ),
    .O(\picorv32/pcpi_div/_n0164_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0>1  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/quotient_msk [0]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1>1  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/quotient_msk [1]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2>1  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/quotient_msk [2]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3>1  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/quotient_msk [3]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4>1  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5>1  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6>1  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [6]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7>1  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/quotient_msk [7]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8>1  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/quotient_msk [8]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9>1  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/quotient_msk [9]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10>1  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11>1  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12>1  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [12]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13>1  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/quotient_msk [13]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14>1  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/quotient_msk [14]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15>1  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/quotient_msk [15]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16>1  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17>1  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18>1  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [18]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19>1  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/quotient_msk [19]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20>1  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/quotient_msk [20]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21>1  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/quotient_msk [21]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22>1  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23>1  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24>1  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [24]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25>1  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/quotient_msk [25]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26>1  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/quotient_msk [26]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27>1  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/quotient_msk [27]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28>1  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29>1  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30>1  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [30]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31>1  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_div/start1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .O(\picorv32/pcpi_div/start )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_6_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_6_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_5_o<14>1  (
    .I0(\picorv32/pcpi_insn[13] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_14_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_9641)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_9642)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_9641),
    .I1(xilinxasyncresetsynchronizerimpl12_9642),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(N1102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N1102),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1203),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>1  (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[4]),
    .I5(front_panel_count[5]),
    .O(front_panel_done_12[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>2  (
    .I0(front_panel_count[7]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[8]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[10]),
    .I5(front_panel_count[11]),
    .O(\front_panel_done<25>1_9645 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>3  (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[15]),
    .I4(front_panel_count[16]),
    .I5(front_panel_count[17]),
    .O(\front_panel_done<25>2_9646 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>4  (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[20]),
    .I3(front_panel_count[21]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(\front_panel_done<25>3_9647 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \front_panel_done<25>5  (
    .I0(front_panel_count[25]),
    .I1(front_panel_done_12[25]),
    .I2(front_panel_count[24]),
    .I3(\front_panel_done<25>3_9647 ),
    .I4(\front_panel_done<25>1_9645 ),
    .I5(\front_panel_done<25>2_9646 ),
    .O(front_panel_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_289_o_13[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_289_o<31>1_9649 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_289_o<31>2_9650 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_289_o<31>3_9651 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_289_o<31>4_9652 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_289_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_289_o<31>5_9653 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_289_o<31>7  (
    .I0(basesoc_zero_trigger_INV_289_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_289_o<31>1_9649 ),
    .I2(\basesoc_zero_trigger_INV_289_o<31>2_9650 ),
    .I3(\basesoc_zero_trigger_INV_289_o<31>3_9651 ),
    .I4(\basesoc_zero_trigger_INV_289_o<31>4_9652 ),
    .I5(\basesoc_zero_trigger_INV_289_o<31>5_9653 ),
    .O(basesoc_zero_trigger_INV_289_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_timer_done<8>_SW0  (
    .I0(basesoc_sdram_timer_count[5]),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(basesoc_sdram_timer_count[7]),
    .I3(basesoc_sdram_timer_count[8]),
    .O(N1104)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_9655)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(basesoc_sdram_read_available2_9656)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_read_available2_9656),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_read_available1_9655),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_9657)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(basesoc_sdram_write_available2_9658)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available2_9658),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_write_available1_9657),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .O(basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_9660 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_9661 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(basesoc_done_14[19]),
    .I2(\basesoc_done<19>2_9661 ),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_9660 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(crg_por[2]),
    .O(N1106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv (
    .I0(crg_por[9]),
    .I1(crg_por[8]),
    .I2(crg_por[6]),
    .I3(crg_por[5]),
    .I4(crg_por[4]),
    .I5(N1106),
    .O(n2016_inv_3993)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6039),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6046),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9664)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6045),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9665)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6044),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9665),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9666)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6043),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9667)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6042),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9667),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9668)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6041),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9669)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6040),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9669),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9670)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9668),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9670),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9666),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9664),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9672)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9673)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9674)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9673),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9674),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9672),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(_n6723),
    .I2(basesoc_sdram_cmd_valid_mmx_out7),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9676)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I1(_n7159),
    .I2(basesoc_sdram_cmd_valid_mmx_out5),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9677),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9678)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(_n6589),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9679),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9680)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(_n6563),
    .I2(basesoc_sdram_cmd_valid_mmx_out1),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9681),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9682)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9680),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9682),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9678),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9676),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_9684 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_9684 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_9686 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_9686 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_9688 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_9688 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_9690 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_9690 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9692 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9692 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9694 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9694 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9696 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9697 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9698 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9696 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9697 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9698 ),
    .O(rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9700 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9701 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9702 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9700 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9701 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9702 ),
    .O(rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9704 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9705 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9706 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9704 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9705 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9706 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9708 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9709 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9710 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9708 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9709 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9710 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9712 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9713 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9714 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9712 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9713 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9714 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_9716 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_9716 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_9718 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_9718 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9720 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9721 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9722 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9720 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9721 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9722 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9724)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9724),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_9726)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed91_9726),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_9728 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_9728 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_9730 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_9730 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_9732 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_9732 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_9734 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_9734 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_9736 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_9736 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9738 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9738 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9740 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9741 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9742 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9740 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9741 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9742 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9744 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9745 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9746 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9744 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9745 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9746 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9748 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9749 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9750 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9748 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9749 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9750 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9752 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9753 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9754 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9752 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9753 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9754 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9756 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9757 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9758 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9756 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9757 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9758 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_9760 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_9760 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_9762 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_9762 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9764 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9765 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9766 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9764 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9765 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9766 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h00F0AAFACCFCEEFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9768)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I4(basesoc_sdram_choose_req_grant_rhs_array_muxed6),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9768),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_9770)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed101_9770),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10375_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10375_inv1_9771)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10375_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10375_inv1_9771),
    .O(_n10375_inv2_9772)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10375_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10375_inv3_9773)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10375_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10375_inv4_9774)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10375_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10375_inv5_9775)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10375_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10375_inv6_9776)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10375_inv7 (
    .I0(basesoc_done),
    .I1(_n10375_inv3_9773),
    .I2(_n10375_inv4_9774),
    .I3(_n10375_inv5_9775),
    .I4(_n10375_inv6_9776),
    .I5(_n10375_inv2_9772),
    .O(_n10375_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61  (
    .I0(\_n12395<5>1 ),
    .I1(_n123831),
    .I2(dna_status[13]),
    .I3(_n124281),
    .I4(_n123801),
    .I5(dna_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFCA8ECA8F8A8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT64  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(_n123681_6057),
    .I2(_n123741_6055),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I4(dna_status[37]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_9779 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT65  (
    .I0(_n124162),
    .I1(_n12458),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_9779 ),
    .I3(_n123711_FRB_3418),
    .I4(dna_status[45]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT64_9780 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT67  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT64_9780 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT65_9781 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_9782),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .I5(_n6563),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_9783)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_9784),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .I5(_n6549),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_9785)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_9786),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .I5(_n6819),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_9787)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_9788),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .I5(_n6589),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_9789)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1 (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6042),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_9790)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_9790),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I4(bankmachine2_state_FSM_FFd1_1278),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6041),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_9791)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3 (
    .I0(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6040),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_9792)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_9792),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6039),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_9793)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5 (
    .I0(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6046),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_9794)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_9794),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I4(bankmachine6_state_FSM_FFd1_1286),
    .I5(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6045),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_9795)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7 (
    .I0(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6044),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_9796)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_9796),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I4(bankmachine4_state_FSM_FFd1_1282),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6043),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_9797)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_9798)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_9799)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_9800)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_9801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_9802)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o13 (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_9802),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_9801),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11  (
    .I0(opsisi2c_storage_full_2186),
    .I1(N1413),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_9804 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2170),
    .I3(opsisi2c_storage_full_2186),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_9805 )
  );
  LUT4 #(
    .INIT ( 16'hA280 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_9805 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_9804 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2281),
    .I4(suart_tx_pending_2278),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_eventmanager_storage_full[0]),
    .I4(suart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_9807 )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9808 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6034 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9808 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9809 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5103 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9809 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6035 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_9810 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_9811 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done311 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(basesoc_done31_9812)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done312 (
    .I0(basesoc_done),
    .I1(basesoc_done31_9812),
    .I2(basesoc_rom_bus_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done311_9813)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done313 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(basesoc_done312_9814)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done314 (
    .I0(basesoc_done311_9813),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done312_9814),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_done_mmx_out9)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done301 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done302 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(basesoc_done301_9816)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done303 (
    .I0(basesoc_done30),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done301_9816),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_done_mmx_out8)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done291 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done292 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(basesoc_done291_9818)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done293 (
    .I0(basesoc_done29),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done291_9818),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_done_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done281 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done282 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(basesoc_done281_9820)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done283 (
    .I0(basesoc_done28),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done281_9820),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_done_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done271 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(basesoc_done27)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done272 (
    .I0(basesoc_done),
    .I1(basesoc_done27),
    .I2(basesoc_rom_bus_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done271_9822)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(basesoc_done272_9823)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done274 (
    .I0(basesoc_done271_9822),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done272_9823),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_done_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done261 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done26)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done262 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(basesoc_done261_9825)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done263 (
    .I0(basesoc_done26),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done261_9825),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_done_mmx_out4)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(basesoc_done251_9827)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done253 (
    .I0(basesoc_done25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done251_9827),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_done_mmx_out31)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done24_9828)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(basesoc_done241_9829)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done243 (
    .I0(basesoc_done24_9828),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done241_9829),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_done_mmx_out30)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done231 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done23_9830)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done232 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(basesoc_done231_9831)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done233 (
    .I0(basesoc_done23_9830),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done231_9831),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_done_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done22_9832)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(basesoc_done221_9833)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done223 (
    .I0(basesoc_done22_9832),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done221_9833),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_done_mmx_out29)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done211 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done21_9834)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(basesoc_done211_9835)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done213 (
    .I0(basesoc_done21_9834),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done211_9835),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_done_mmx_out28)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(basesoc_done201_9837)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done203 (
    .I0(basesoc_done20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done201_9837),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_done_mmx_out27)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done191 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(basesoc_done19)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done192 (
    .I0(basesoc_done),
    .I1(basesoc_done19),
    .I2(basesoc_rom_bus_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done191_9839)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done193 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(basesoc_done192_9840)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done194 (
    .I0(basesoc_done191_9839),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done192_9840),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_done_mmx_out26)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(basesoc_done181_9842)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done183 (
    .I0(basesoc_done18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done181_9842),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_done_mmx_out25)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(basesoc_done171_9844)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done173 (
    .I0(basesoc_done17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done171_9844),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_done_mmx_out24)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(basesoc_done161_9846)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done163 (
    .I0(basesoc_done16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done161_9846),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_done_mmx_out23)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(basesoc_done151_9848)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done153 (
    .I0(basesoc_done15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done151_9848),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_done_mmx_out22)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(basesoc_done141_9850)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done143 (
    .I0(basesoc_done14),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done141_9850),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_done_mmx_out21)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done13_9851)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(basesoc_done131_9852)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done133 (
    .I0(basesoc_done13_9851),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done131_9852),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_done_mmx_out20)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done121 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done12_9853)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(basesoc_done121_9854)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done123 (
    .I0(basesoc_done12_9853),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done121_9854),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_done_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done111 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done11_9855)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(basesoc_done111_9856)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done113 (
    .I0(basesoc_done11_9855),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done111_9856),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_done_mmx_out19)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(basesoc_done101_9858)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done103 (
    .I0(basesoc_done10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done101_9858),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_done_mmx_out18)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(basesoc_done91_9860)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done93 (
    .I0(basesoc_done9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done91_9860),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_done_mmx_out17)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(basesoc_done81_9862)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done83 (
    .I0(basesoc_done8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done81_9862),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_done_mmx_out16)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(basesoc_done71_9864)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done73 (
    .I0(basesoc_done7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done71_9864),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_done_mmx_out15)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done61 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(basesoc_done6)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done62 (
    .I0(basesoc_done),
    .I1(basesoc_done6),
    .I2(basesoc_rom_bus_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done61_9866)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done63 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(basesoc_done62_9867)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done64 (
    .I0(basesoc_done61_9866),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done62_9867),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_done_mmx_out14)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done51 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(basesoc_done5)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done52 (
    .I0(basesoc_done),
    .I1(basesoc_done5),
    .I2(basesoc_rom_bus_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done51_9869)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done53 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(basesoc_done52_9870)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done54 (
    .I0(basesoc_done51_9869),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done52_9870),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_done_mmx_out13)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done41 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(basesoc_done4)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done42 (
    .I0(basesoc_done),
    .I1(basesoc_done4),
    .I2(basesoc_rom_bus_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done41_9872)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done43 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(basesoc_done42_9873)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done44 (
    .I0(basesoc_done41_9872),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done42_9873),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_done_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done31 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(basesoc_done3)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done32 (
    .I0(basesoc_done),
    .I1(basesoc_done3),
    .I2(basesoc_rom_bus_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done32_9875)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done33 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(basesoc_done33_9876)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done34 (
    .I0(basesoc_done32_9875),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done33_9876),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_done_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done21 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(basesoc_done2)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done22 (
    .I0(basesoc_done),
    .I1(basesoc_done2),
    .I2(basesoc_rom_bus_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done210)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done23 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(basesoc_done212_9879)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done24 (
    .I0(basesoc_done210),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done212_9879),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_done_mmx_out10)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done11 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(basesoc_done110)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done13 (
    .I0(basesoc_done1),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done110),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_done_mmx_out1)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done35 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done34_9882)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done36 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(basesoc_done35_9883)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done37 (
    .I0(basesoc_done34_9882),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done35_9883),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_done_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5673),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5664),
    .I5(N1108),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5619),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5610),
    .I5(N1110),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5643),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5647),
    .I5(N1112),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux104_6_5638),
    .I2(mux104_7_5633),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5624),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5628),
    .I5(N1114),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5602),
    .I2(mux103_7_5597),
    .O(N1116)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5588),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5592),
    .I5(N1116),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5583),
    .I2(mux102_7_5578),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5569),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5573),
    .I5(N1118),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5545),
    .I2(mux101_7_5540),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5531),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5535),
    .I5(N1120),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux100_6_5564),
    .I2(mux100_7_5559),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5550),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5554),
    .I5(N1122),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N1126),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N1128),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_9894 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_9895 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_9894 ),
    .I1(\basesoc_csrcon_dat_r<1>2_9895 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT14  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_9897 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_9897 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_9899 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_9899 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[26]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_26_2153),
    .I5(basesoc_ctrl_storage_full_10_2267),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_2_2165),
    .I4(basesoc_ctrl_storage_full_18_2264),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_9901 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_9903 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_9902 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_9903 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_27_2152),
    .I5(basesoc_ctrl_storage_full_11_2162),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_3_2272),
    .I4(basesoc_ctrl_storage_full_19_2157),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_9905 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_9907 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_9906 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_9907 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[28]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_28_2260),
    .I5(basesoc_ctrl_storage_full_12_2266),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_4_2271),
    .I4(basesoc_ctrl_storage_full_20_2263),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_9909 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_9911 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_9910 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_9911 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[29]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_29_2151),
    .I5(basesoc_ctrl_storage_full_13_2161),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_5_2270),
    .I4(basesoc_ctrl_storage_full_21_2262),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_9913 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_9915 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_9914 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_9915 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[30]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_30_2150),
    .I5(basesoc_ctrl_storage_full_14_2265),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_6_2269),
    .I4(basesoc_ctrl_storage_full_22_2156),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_9917 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_9919 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_9918 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_9919 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[31]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_31_2149),
    .I5(basesoc_ctrl_storage_full_15_2160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_7_2164),
    .I4(basesoc_ctrl_storage_full_23_2155),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_9921 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_9923 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_9922 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_9923 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5101 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5103 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9925 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9925 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5123 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9928 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5125 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9929 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9929 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6034 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9930 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9931 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9930 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9931 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6035 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9932 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9933 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9932 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9933 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_reload_storage_full_24_2588),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_9935 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_9936 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_zero_pending_2273),
    .I2(basesoc_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_9937 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_zero_trigger_INV_289_o),
    .I4(basesoc_en_storage_full_2256),
    .I5(basesoc_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_9938 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(N1130),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5101 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(N1132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(N1132),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5123 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(cache_state_FSM_FFd3_5057),
    .I1(_n6522[23]),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I3(basesoc_slave_sel[4]),
    .I4(rhs_array_muxed47),
    .I5(cache_state_FSM_FFd1_1316),
    .O(\cache_state_FSM_FFd3-In1_9941 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_5058),
    .I2(cache_state_FSM_FFd3_5057),
    .I3(cache_state_FSM_FFd1_1316),
    .I4(\cache_state_FSM_FFd3-In1_9941 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10393_inv_SW0 (
    .I0(opsis_i2c_scl_r_906),
    .I1(opsis_i2c_sda_r_907),
    .I2(opsis_i2c_sda_i_1457),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10393_inv (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsisi2c_state_FSM_FFd2_1268),
    .I2(opsisi2c_state_FSM_FFd4_1270),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_scl_i_1456),
    .I5(N1134),
    .O(_n10393_inv_3878)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[25]),
    .I4(basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_9944 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[1]),
    .I4(basesoc_reload_storage_full[1]),
    .I5(basesoc_load_storage_full_17_2563),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_9945 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_25_2555),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_9_2571),
    .I5(basesoc_reload_storage_full_9_2603),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_9946 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_17_2595),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_9945 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_9946 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_9947 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT26  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_25_2587),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_9948 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT27  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_9948 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_9947 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_9944 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[26]),
    .I4(basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_9950 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[2]),
    .I4(basesoc_reload_storage_full[2]),
    .I5(basesoc_load_storage_full_18_2562),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_9951 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_26_2554),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_10_2570),
    .I5(basesoc_reload_storage_full_10_2602),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_9952 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_18_2594),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_9951 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_9952 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_9953 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT36  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_26_2586),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_9954 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT37  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_9954 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_9953 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_9950 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[27]),
    .I4(basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_9956 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[3]),
    .I4(basesoc_reload_storage_full[3]),
    .I5(basesoc_load_storage_full_19_2561),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_9957 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_27_2553),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_11_2569),
    .I5(basesoc_reload_storage_full_11_2601),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_9958 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_19_2593),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_9957 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_9958 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_9959 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT46  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_27_2585),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_9960 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT47  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_9960 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_9959 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_9956 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[28]),
    .I4(basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_9962 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[4]),
    .I4(basesoc_reload_storage_full[4]),
    .I5(basesoc_load_storage_full_20_2560),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_9963 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_28_2552),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_12_2568),
    .I5(basesoc_reload_storage_full_12_2600),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_9964 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_20_2592),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_9963 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_9964 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_9965 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT56  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_28_2584),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_9966 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT57  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_9966 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_9965 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_9962 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[29]),
    .I4(basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_9968 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[5]),
    .I4(basesoc_reload_storage_full[5]),
    .I5(basesoc_load_storage_full_21_2559),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_9969 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_29_2551),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_13_2567),
    .I5(basesoc_reload_storage_full_13_2599),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_9970 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_21_2591),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_9969 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_9970 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_9971 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT66  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_29_2583),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_9972 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT67  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_9972 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_9971 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_9968 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[30]),
    .I4(basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_9974 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[6]),
    .I4(basesoc_reload_storage_full[6]),
    .I5(basesoc_load_storage_full_22_2558),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_9975 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_30_2550),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_14_2566),
    .I5(basesoc_reload_storage_full_14_2598),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_9976 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_22_2590),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_9975 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_9976 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_9977 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT76  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_30_2582),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_9978 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT77  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_9978 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_9977 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_9974 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[31]),
    .I4(basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_9980 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[7]),
    .I4(basesoc_reload_storage_full[7]),
    .I5(basesoc_load_storage_full_23_2557),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_9981 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_31_2549),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_15_2565),
    .I5(basesoc_reload_storage_full_15_2597),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_9982 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_23_2589),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_9981 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_9982 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_9983 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT86  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_31_2581),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_9984 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT87  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_9984 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_9983 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_9980 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_9986 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_9986 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In5  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_9988 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2410),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2490),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2409),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2489),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2408),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2488),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2407),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2487),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2406),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2486),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2405),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2485),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2404),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2484),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2403),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2483),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2402),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2482),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2418),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2498),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2401),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2481),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2400),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2480),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2399),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2479),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2398),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2478),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2397),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2477),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2417),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2497),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2420),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2500),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2419),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2499),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2416),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2496),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2415),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2495),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2414),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2494),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2413),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2493),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2412),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2492),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2411),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2491),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2450),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2530),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2449),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2529),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2448),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2528),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2447),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2527),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2446),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2526),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2445),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2525),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2444),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2524),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2443),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2523),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2442),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2522),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2458),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2538),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2441),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2521),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2440),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2520),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2439),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2519),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2438),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2518),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2437),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2517),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2457),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2537),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2460),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2540),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2459),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2539),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2456),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2536),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2455),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2535),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2454),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2534),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2453),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2533),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2452),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2532),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2451),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2531),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_slave_addr_storage_full[1]),
    .I4(opsis_i2c_master_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT41  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(suart_rx_pending_2279),
    .I3(suart_eventmanager_storage_full[1]),
    .I4(memdat_3[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2281),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I4(opsisi2c_state_FSM_FFd1_1267),
    .I5(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd4-In11_10062 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_status_storage_full[1]),
    .I1(opsis_i2c_is_read_1466),
    .O(\opsisi2c_state_FSM_FFd4-In12_10063 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(\opsisi2c_state_FSM_FFd4-In12_10063 ),
    .I5(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd4-In13_10064 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_10062 ),
    .I1(opsis_i2c_scl_i_1456),
    .I2(opsis_i2c_sda_i_1457),
    .I3(opsis_i2c_sda_r_907),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(\opsisi2c_state_FSM_FFd4-In13_10064 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1466),
    .I3(opsis_i2c_sda_i_1457),
    .I4(opsis_i2c_scl_i_1456),
    .I5(opsis_i2c_sda_r_907),
    .O(\opsisi2c_state_FSM_FFd1-In31_10065 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_sda_r_907),
    .I1(opsis_i2c_scl_i_1456),
    .I2(opsis_i2c_sda_i_1457),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd1-In32_10066 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1270),
    .I1(opsisi2c_state_FSM_FFd2_1268),
    .I2(\opsisi2c_state_FSM_FFd1-In31_10065 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_10066 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_10067 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1270),
    .I1(opsisi2c_state_FSM_FFd3_1269),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .O(\opsisi2c_state_FSM_FFd1-In34_10068 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(opsis_i2c_scl_i_1456),
    .I2(opsis_i2c_sda_r_907),
    .I3(opsis_i2c_sda_i_1457),
    .I4(\opsisi2c_state_FSM_FFd1-In34_10068 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_10067 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd4_1270),
    .O(\opsisi2c_state_FSM_FFd2-In51_10069 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsis_i2c_is_read_1466),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_10069 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_10070 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsisi2c_state_FSM_FFd4_1270),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_scl_i_1456),
    .O(\opsisi2c_state_FSM_FFd2-In53_10071 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1456),
    .O(\opsisi2c_state_FSM_FFd2-In54_10072 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In54_10072 ),
    .I1(opsis_i2c_sda_i_1457),
    .I2(opsis_i2c_sda_r_907),
    .I3(\opsisi2c_state_FSM_FFd2-In53_10071 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_10070 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_port_cmd_ready1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready12),
    .I3(\n0778<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_10073)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I1(_n6522[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready14_6053),
    .I5(basesoc_port_cmd_ready1_10073),
    .O(basesoc_port_cmd_ready5_10074)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready4),
    .I1(basesoc_port_cmd_ready2_6032),
    .I2(basesoc_port_cmd_ready5_10074),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_port_cmd_ready3_6047),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_10075 ),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_10076 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5101 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_10076 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_10077 ),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_10078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(N1136),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5103 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_10080 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_10081 ),
    .I2(basesoc_sdram_choose_cmd_ce),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_10082 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_10082 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(N1138),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5125 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_10085 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_10084 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_10085 ),
    .I2(basesoc_sdram_choose_req_ce),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_10086 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5093),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(bankmachine0_state_FSM_FFd2_5068),
    .O(\multiplexer_state_FSM_FFd2-In1_10087 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .O(\multiplexer_state_FSM_FFd2-In3_10089 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .I1(bankmachine6_state_FSM_FFd2_5093),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd3_5092),
    .I4(bankmachine0_state_FSM_FFd3_5067),
    .I5(bankmachine0_state_FSM_FFd2_5068),
    .O(\multiplexer_state_FSM_FFd1-In11_10091 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n6869),
    .I1(_n6844),
    .I2(_n6784),
    .I3(_n7191),
    .I4(_n7236),
    .O(\multiplexer_state_FSM_FFd1-In12_10092 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .O(\multiplexer_state_FSM_FFd1-In13_10093 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n6873),
    .I1(\multiplexer_state_FSM_FFd1-In11_10091 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_10093 ),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I5(\multiplexer_state_FSM_FFd1-In12_10092 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1457),
    .I1(opsis_i2c_sda_r_907),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1456),
    .O(\opsisi2c_state_FSM_FFd3-In31_10094 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1466),
    .O(\opsisi2c_state_FSM_FFd3-In32_10095 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(\opsisi2c_state_FSM_FFd3-In31_10094 ),
    .I2(\opsisi2c_state_FSM_FFd3-In32_10095 ),
    .I3(\opsisi2c_state_FSM_FFd2-In2 ),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1140)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(N1140),
    .I5(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1727_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N1142),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1731_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_write_available),
    .I5(N1144),
    .O(\multiplexer_state_FSM_FFd1-In_3908 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745),
    .I1(basesoc_sdram_bankmachine2_row_opened_2295),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I3(_n6819),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o1_10099)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o2 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883),
    .I1(basesoc_sdram_bankmachine5_row_opened_2310),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I3(_n7159),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o2_10100)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o3 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791),
    .I1(basesoc_sdram_bankmachine3_row_opened_2300),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(_n6589),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o3_10101)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o4 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_hit),
    .I2(_n6723),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I5(basesoc_sdram_bankmachine7_row_opened_2320),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o4_10102)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_536_o1_10099),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_536_o2_10100),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_536_o3_10101),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_536_o4_10102),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o5_10103)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o6 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n6563),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I5(basesoc_sdram_bankmachine1_row_opened_2290),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o6_10104)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o7 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_hit),
    .I2(_n6578),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I5(basesoc_sdram_bankmachine6_row_opened_2315),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o7_10105)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o8 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_hit),
    .I2(_n6549),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I5(basesoc_sdram_bankmachine4_row_opened_2305),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o8_10106)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o9 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(_n6556),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I5(basesoc_sdram_bankmachine0_row_opened_2285),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o9_10107)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o10 (
    .I0(new_master_wdata_ready0_BRB0_11085),
    .I1(new_master_wdata_ready0_BRB1_11086),
    .I2(new_master_wdata_ready0_BRB2_11087),
    .I3(new_master_wdata_ready0_BRB3_11088),
    .I4(new_master_wdata_ready0_BRB4_11089),
    .I5(new_master_wdata_ready0_BRB5_11090),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o1 (
    .I0(new_master_rdata_valid1_BRB5_11153),
    .I1(new_master_rdata_valid1_BRB30_11154),
    .I2(new_master_rdata_valid1_BRB31_11155),
    .I3(new_master_rdata_valid1_BRB32_11156),
    .I4(new_master_rdata_valid1_BRB33_11157),
    .I5(new_master_rdata_valid1_BRB34_11158),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o2 (
    .I0(new_master_rdata_valid1_BRB6_11159),
    .I1(new_master_rdata_valid1_BRB35_11160),
    .I2(new_master_rdata_valid1_BRB36_11161),
    .I3(new_master_rdata_valid1_BRB37_11162),
    .I4(new_master_rdata_valid1_BRB38_11163),
    .I5(new_master_rdata_valid1_BRB39_11164),
    .O(N1582)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o3 (
    .I0(new_master_rdata_valid1_BRB7_11165),
    .I1(new_master_rdata_valid1_BRB40_11166),
    .I2(new_master_rdata_valid1_BRB41_11167),
    .I3(new_master_rdata_valid1_BRB42_11168),
    .I4(new_master_rdata_valid1_BRB43_11169),
    .I5(new_master_rdata_valid1_BRB44_11170),
    .O(N1583)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o4 (
    .I0(new_master_rdata_valid1_BRB8_11171),
    .I1(new_master_rdata_valid1_BRB45_11172),
    .I2(new_master_rdata_valid1_BRB46_11173),
    .I3(new_master_rdata_valid1_BRB47_11174),
    .I4(new_master_rdata_valid1_BRB48_11175),
    .I5(new_master_rdata_valid1_BRB49_11176),
    .O(N1584)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o5 (
    .I0(new_master_rdata_valid2_BRB6_11111),
    .I1(new_master_rdata_valid2_BRB7_11112),
    .I2(new_master_rdata_valid2_BRB8_11113),
    .I3(new_master_rdata_valid2_BRB9_11114),
    .O(N1576)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o6 (
    .I0(new_master_rdata_valid2_BRB3_11140),
    .I1(new_master_rdata_valid2_BRB25_11141),
    .I2(new_master_rdata_valid2_BRB26_11142),
    .I3(new_master_rdata_valid2_BRB27_11143),
    .I4(new_master_rdata_valid2_BRB28_11144),
    .I5(new_master_rdata_valid2_BRB29_11145),
    .O(N1577)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o7 (
    .I0(new_master_rdata_valid2_BRB4_11122),
    .I1(new_master_rdata_valid2_BRB10_11123),
    .I2(new_master_rdata_valid2_BRB11_11124),
    .I3(new_master_rdata_valid2_BRB12_11125),
    .I4(new_master_rdata_valid2_BRB13_11126),
    .I5(new_master_rdata_valid2_BRB14_11127),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o8 (
    .I0(new_master_rdata_valid2_BRB1_11128),
    .I1(new_master_rdata_valid2_BRB15_11129),
    .I2(new_master_rdata_valid2_BRB16_11130),
    .I3(new_master_rdata_valid2_BRB17_11131),
    .I4(new_master_rdata_valid2_BRB18_11132),
    .I5(new_master_rdata_valid2_BRB19_11133),
    .O(N1574)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o9 (
    .I0(new_master_rdata_valid2_BRB2_11134),
    .I1(new_master_rdata_valid2_BRB20_11135),
    .I2(new_master_rdata_valid2_BRB21_11136),
    .I3(new_master_rdata_valid2_BRB22_11137),
    .I4(new_master_rdata_valid2_BRB23_11138),
    .I5(new_master_rdata_valid2_BRB24_11139),
    .O(N1575)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o10 (
    .I0(new_master_rdata_valid3_BRB0_11105),
    .I1(new_master_rdata_valid3_BRB1_11106),
    .I2(new_master_rdata_valid3_BRB2_11107),
    .I3(new_master_rdata_valid3_BRB3_11108),
    .I4(new_master_rdata_valid3_BRB4_11109),
    .I5(new_master_rdata_valid3_BRB5_11110),
    .O(new_master_rdata_valid3)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_port_cmd_ready14_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'h0000000800080008 ))
  basesoc_port_cmd_ready14 (
    .I0(basesoc_port_cmd_ready12),
    .I1(n0780),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(N1146),
    .O(basesoc_port_cmd_ready14_6053)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  basesoc_port_cmd_ready32 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(n0780),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine5_req_lock),
    .I5(N1148),
    .O(basesoc_port_cmd_ready32_6080)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT6_SW0  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[0]),
    .O(N1150)
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_3_BRB4_11177),
    .I1(half_rate_phy_rddata_sr_3_BRB9_11178),
    .I2(half_rate_phy_rddata_sr_3_BRB13_11179),
    .I3(half_rate_phy_rddata_sr_3_BRB14_11180),
    .I4(half_rate_phy_rddata_sr_3_BRB15_11181),
    .O(N1664)
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_11149),
    .I1(half_rate_phy_rddata_sr_2_BRB8_11148),
    .I2(half_rate_phy_rddata_sr_2_BRB10_11150),
    .I3(half_rate_phy_rddata_sr_2_BRB11_11151),
    .I4(half_rate_phy_rddata_sr_2_BRB12_11152),
    .O(N1594)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_11146),
    .I1(half_rate_phy_rddata_sr_2_BRB7_11147),
    .I2(half_rate_phy_rddata_sr_2_BRB8_11148),
    .O(N1595)
  );
  LUT6 #(
    .INIT ( 64'h7775777577752220 ))
  half_rate_phy_rddata_en4 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_11116),
    .I1(half_rate_phy_rddata_sr_1_BRB1_11117),
    .I2(half_rate_phy_rddata_sr_1_BRB2_11118),
    .I3(half_rate_phy_rddata_sr_1_BRB3_11119),
    .I4(half_rate_phy_rddata_sr_1_BRB4_11120),
    .I5(half_rate_phy_rddata_sr_1_BRB5_11121),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8_SW0  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[0]),
    .O(N1152)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ),
    .I5(N1152),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2255),
    .I2(N1410),
    .I3(spiflash_bitbang_storage_full[1]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N1154)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_10115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_10116 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_10115 ),
    .I1(\basesoc_csrcon_dat_r<0>2_10116 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1203),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N1156),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N1158)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1203),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N1158),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73  (
    .I0(_n124162),
    .I1(_n12374),
    .I2(dna_status[38]),
    .I3(_n12404),
    .I4(_n12368),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_10120 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(_n123771),
    .I2(dna_status[30]),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n12422),
    .I5(_n12461),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_10121 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT75  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_10121 ),
    .I1(_n124281),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_10120 ),
    .I4(_n123711_FRB_3418),
    .I5(dna_status[46]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_10122 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT76  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_10122 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bandwidth_update_re_SW0 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .O(N1160)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_sdram_bandwidth_update_re (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1160),
    .I5(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .O(basesoc_sdram_bandwidth_update_re_3533)
  );
  LUT5 #(
    .INIT ( 32'h555D0008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n124162),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3111_10124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3112  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(_n124191),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\_n12395<5>1 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3111_10124 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_391_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N1162),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed10_INV_391_o_3576)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_392_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N1164),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed11_INV_392_o_3577)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_393_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(N1166),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed12_INV_393_o_3578)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_picorv32_mem_ready1_SW0 (
    .I0(spiflash_bus_ack_2284),
    .I1(basesoc_sram_bus_ack_846),
    .I2(basesoc_rom_bus_ack_845),
    .I3(basesoc_bus_wishbone_ack_1366),
    .I4(basesoc_done),
    .O(N1170)
  );
  LUT6 #(
    .INIT ( 64'h6666666606000000 ))
  Mmux_basesoc_picorv32_mem_ready1 (
    .I0(basesoc_grant_2335),
    .I1(\picorv32/mem_instr_461 ),
    .I2(cache_state_FSM_FFd2_5058),
    .I3(cache_state_FSM_FFd3_5057),
    .I4(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I5(N1170),
    .O(basesoc_picorv32_mem_ready)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_5067),
    .I1(bankmachine0_state_FSM_FFd2_5068),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_opened_2285),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_10129 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_5068),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(\bankmachine0_state_FSM_FFd3-In1_10129 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .I3(bankmachine0_state_FSM_FFd2_5068),
    .I4(N1172),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6039)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I3(bankmachine0_state_FSM_FFd2_5068),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .O(\bankmachine0_state_FSM_FFd1-In1_10131 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_5067),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5068),
    .I4(\bankmachine0_state_FSM_FFd1-In1_10131 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .O(N1174)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .I3(bankmachine0_state_FSM_FFd2_5068),
    .I4(N1174),
    .I5(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_5072),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_opened_2290),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_10133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_5073),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I4(bankmachine1_state_FSM_FFd1_1276),
    .I5(\bankmachine1_state_FSM_FFd3-In1_10133 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .I3(N1176),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6040)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I3(bankmachine1_state_FSM_FFd2_5073),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .O(\bankmachine1_state_FSM_FFd1-In1_10135 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_5072),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5073),
    .I4(\bankmachine1_state_FSM_FFd1-In1_10135 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .O(N1178)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I1(bankmachine1_state_FSM_FFd1_1276),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .I3(bankmachine1_state_FSM_FFd2_5073),
    .I4(N1178),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_5062),
    .I1(bankmachine2_state_FSM_FFd2_5063),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_opened_2295),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_10137 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_5063),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I4(bankmachine2_state_FSM_FFd1_1278),
    .I5(\bankmachine2_state_FSM_FFd3-In1_10137 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .I3(bankmachine2_state_FSM_FFd2_5063),
    .I4(N1180),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6041)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I3(bankmachine2_state_FSM_FFd2_5063),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .O(\bankmachine2_state_FSM_FFd1-In1_10139 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_5062),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5063),
    .I4(\bankmachine2_state_FSM_FFd1-In1_10139 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .O(N1182)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .I3(bankmachine2_state_FSM_FFd2_5063),
    .I4(N1182),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_5082),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_opened_2300),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_10141 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_5083),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .I4(bankmachine3_state_FSM_FFd1_1280),
    .I5(\bankmachine3_state_FSM_FFd3-In1_10141 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .I3(N1184),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6042)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I3(bankmachine3_state_FSM_FFd2_5083),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .O(\bankmachine3_state_FSM_FFd1-In1_10143 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_5082),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5083),
    .I4(\bankmachine3_state_FSM_FFd1-In1_10143 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .O(N1186)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I1(bankmachine3_state_FSM_FFd1_1280),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .I3(bankmachine3_state_FSM_FFd2_5083),
    .I4(N1186),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_5087),
    .I1(bankmachine4_state_FSM_FFd2_5088),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_opened_2305),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_10145 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_5088),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I4(bankmachine4_state_FSM_FFd1_1282),
    .I5(\bankmachine4_state_FSM_FFd3-In1_10145 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .I3(bankmachine4_state_FSM_FFd2_5088),
    .I4(N1188),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6043)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I3(bankmachine4_state_FSM_FFd2_5088),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .O(\bankmachine4_state_FSM_FFd1-In1_10147 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_5087),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5088),
    .I4(\bankmachine4_state_FSM_FFd1-In1_10147 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .I3(bankmachine4_state_FSM_FFd2_5088),
    .I4(N1190),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_5077),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_opened_2310),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_10149 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_5078),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I4(bankmachine5_state_FSM_FFd1_1284),
    .I5(\bankmachine5_state_FSM_FFd3-In1_10149 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .I3(N1192),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6044)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I3(bankmachine5_state_FSM_FFd2_5078),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .O(\bankmachine5_state_FSM_FFd1-In1_10151 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_5077),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5078),
    .I4(\bankmachine5_state_FSM_FFd1-In1_10151 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .O(N1194)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .I3(bankmachine5_state_FSM_FFd2_5078),
    .I4(N1194),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_5092),
    .I1(bankmachine6_state_FSM_FFd2_5093),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_opened_2315),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_10153 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_5093),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I4(bankmachine6_state_FSM_FFd1_1286),
    .I5(\bankmachine6_state_FSM_FFd3-In1_10153 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .I1(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I2(bankmachine6_state_FSM_FFd3_5092),
    .I3(bankmachine6_state_FSM_FFd2_5093),
    .I4(N1196),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6045)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I3(bankmachine6_state_FSM_FFd2_5093),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .O(\bankmachine6_state_FSM_FFd1-In1_10155 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_5092),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5093),
    .I4(\bankmachine6_state_FSM_FFd1-In1_10155 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .O(N1198)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd3_5092),
    .I3(bankmachine6_state_FSM_FFd2_5093),
    .I4(N1198),
    .I5(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_5097),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_opened_2320),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_10157 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_5098),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I4(bankmachine7_state_FSM_FFd1_1288),
    .I5(\bankmachine7_state_FSM_FFd3-In1_10157 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .I3(N1200),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6046)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I3(bankmachine7_state_FSM_FFd2_5098),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .O(\bankmachine7_state_FSM_FFd1-In1_10159 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_5097),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5098),
    .I4(\bankmachine7_state_FSM_FFd1-In1_10159 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .O(N1202)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .I3(bankmachine7_state_FSM_FFd2_5098),
    .I4(N1202),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  _n11076_inv_SW0 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsis_i2c_scl_i_1456),
    .O(N1208)
  );
  LUT6 #(
    .INIT ( 64'hFFFF045004500450 ))
  _n11076_inv (
    .I0(N1208),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(suart_rx_clear11_FRB_6068),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .O(_n11076_inv_3890)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  sys_rst_INV_584_o_SW0 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_interface_we_1266),
    .O(N1212)
  );
  LUT6 #(
    .INIT ( 64'h5555555155555555 ))
  sys_rst_INV_584_o (
    .I0(sys_rst),
    .I1(basesoc_csrbankarray_csrbank0_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N1212),
    .O(sys_rst_INV_584_o_3386)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  basesoc_port_cmd_ready41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_port_cmd_ready41_10163)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  basesoc_port_cmd_ready42 (
    .I0(basesoc_port_cmd_ready41_10163),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready42_10164)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  basesoc_port_cmd_ready43 (
    .I0(basesoc_port_cmd_ready32_6080),
    .I1(basesoc_port_cmd_ready42_10164),
    .I2(litedramwishbone2native_state_FSM_FFd3_2989),
    .I3(\picorv32/mem_addr [12]),
    .I4(_n6522[0]),
    .I5(\picorv32/mem_addr [11]),
    .O(basesoc_port_cmd_ready4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55555755 ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(basesoc_port_cmd_ready32_6080),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(\picorv32/mem_addr [12]),
    .O(N1214)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready3 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(\picorv32/mem_addr [11]),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I4(N1214),
    .I5(n0518),
    .O(basesoc_port_cmd_ready3_6047)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1216)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o (
    .I0(n0518),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(N1216),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3641)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A28 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22  (
    .I0(_n123771),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[25]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT312 ),
    .I5(_n12461),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA888A888A888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n124162),
    .I2(_n124191),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[33]),
    .I5(_n12374),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_10168 )
  );
  LUT5 #(
    .INIT ( 32'hAFA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24  (
    .I0(_n123831),
    .I1(dna_status[9]),
    .I2(\basesoc_interface_adr[5] ),
    .I3(_n123801),
    .I4(dna_status[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_10169 )
  );
  LUT6 #(
    .INIT ( 64'h5555554055405540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[19]),
    .I2(_n123801),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 ),
    .I4(_n123831),
    .I5(dna_status[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_10171 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT46  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT311 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_10173 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT44_10174 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41_10171 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAEAAAEAAAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT312 ),
    .I1(_n124191),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n123861_6049),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_10176 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33  (
    .I0(_n12368),
    .I1(dna_status[50]),
    .I2(_n12374),
    .I3(dna_status[34]),
    .I4(_n123711_FRB_3418),
    .I5(dna_status[42]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_10177 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(dna_status[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_10178 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT35  (
    .I0(_n123831),
    .I1(dna_status[10]),
    .I2(_n123771),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_10178 ),
    .I4(_n123801),
    .I5(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_10179 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT36  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_10177 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT311 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_10179 ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_10176 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I1(_n123681_6057),
    .I2(dna_status[55]),
    .I3(_n123741_6055),
    .I4(dna_status[39]),
    .I5(_n12422),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 ),
    .I1(_n12386),
    .I2(dna_status[7]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_10181 ),
    .I4(_n123711_FRB_3418),
    .I5(dna_status[47]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT82_10182 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA2220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT86  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84_10184 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83_10183 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT82_10182 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT511 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I1(_n123681_6057),
    .I2(dna_status[52]),
    .I3(_n123741_6055),
    .I4(dna_status[36]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT52  (
    .I0(_n124281),
    .I1(_n124191),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 ),
    .I4(_n123711_FRB_3418),
    .I5(dna_status[44]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_10186 )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT55  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[28]),
    .I2(_n123771),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n123801),
    .I5(dna_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54_10188 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT56  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT511 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_10186 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT53 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54_10188 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(Mmux_array_muxed2111_10190)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_10190),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I3(Mmux_array_muxed211),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(Mmux_array_muxed2112_10191)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(Mmux_array_muxed2112_10191),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed21)
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT11  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[8]),
    .I2(_n123831),
    .I3(_n123801),
    .I4(dna_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14  (
    .I0(_n12368),
    .I1(dna_status[48]),
    .I2(_n12374),
    .I3(dna_status[32]),
    .I4(_n12386),
    .I5(dna_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13_10194 )
  );
  LUT6 #(
    .INIT ( 64'h44FF444044EA4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(dna_status[56]),
    .I3(\basesoc_interface_adr[5] ),
    .I4(suart_rx_clear11_FRB_6068),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14_10195 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16  (
    .I0(_n123711_FRB_3418),
    .I1(dna_status[40]),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14_10195 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_10196 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT17  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_10196 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13_10194 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_10198 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_10198 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_10197 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_10199 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_10199 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/_n1327_inv_SW0  (
    .I0(\picorv32/trap_8201 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(N1218)
  );
  LUT6 #(
    .INIT ( 64'h5555555501010100 ))
  \picorv32/_n1327_inv  (
    .I0(N1218),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o ),
    .I4(\picorv32/mem_do_rdata_8126 ),
    .I5(\picorv32/mem_la_write ),
    .O(\picorv32/_n1327_inv_6892 )
  );
  LUT6 #(
    .INIT ( 64'h0040404400404000 ))
  \picorv32/_n1401_inv  (
    .I0(\picorv32/trap_8201 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/mem_xfer ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_state [0]),
    .I5(N1220),
    .O(\picorv32/_n1401_inv_6881 )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1  (
    .I0(\picorv32/mem_do_rdata_8126 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I2(\picorv32/instr_lbu_7720 ),
    .I3(\picorv32/instr_lb_8070 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_10202 )
  );
  LUT5 #(
    .INIT ( 32'h8A888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>2  (
    .I0(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_10202 ),
    .I2(\picorv32/mem_do_wdata_8125 ),
    .I3(\picorv32/instr_sb_8068 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>2_10203 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3  (
    .I0(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>2_10203 ),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_6105 ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1  (
    .I0(\picorv32/mem_do_rdata_8126 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I2(\picorv32/instr_lh_8069 ),
    .I3(\picorv32/instr_lhu_7719 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_10204 )
  );
  LUT5 #(
    .INIT ( 32'h8A888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>2  (
    .I0(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_10204 ),
    .I2(\picorv32/mem_do_wdata_8125 ),
    .I3(\picorv32/instr_sh_8067 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>2_10205 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4  (
    .I0(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>2_10205 ),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_6105 ),
    .I2(\picorv32/mem_wordsize [0]),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [31]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [31]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_10206 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/reg_op1_31_7714 ),
    .I3(\picorv32/instr_srai_8063 ),
    .I4(\picorv32/instr_sra_8004 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_10207 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_10208 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_10206 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_10208 ),
    .I2(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I3(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_10209 )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>5  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_10209 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [30]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [30]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_10210 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_10211 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>1_10210 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_10212 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>5  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_10212 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [29]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [29]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_10213 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_10214 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>1_10213 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_10215 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>5  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_10215 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [28]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [28]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_10216 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEA55404040 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3  (
    .I0(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I1(\picorv32/PWR_11_o_instr_slli_equal_508_o ),
    .I2(\picorv32/reg_op1_27_7710 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29_7712 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>2_10217 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_10218 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_10218 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>1_10216 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_10219 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>5  (
    .I0(\picorv32/reg_op1_28_7711 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_10219 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I3(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .O(N1222)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCDCFFFFF454 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3  (
    .I0(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I1(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I3(\picorv32/mem_do_rdata_8126 ),
    .I4(N1222),
    .I5(\picorv32/mem_do_wdata_8125 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_6105 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I4(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .O(N1224)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888FFFFFFAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1  (
    .I0(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(N1224),
    .I5(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o1_10222 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8AAA8A8A8AAA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2  (
    .I0(\picorv32/mem_do_rinst_7805 ),
    .I1(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .I2(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o1_10222 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I5(\picorv32/mem_do_prefetch_7841 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_10223 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDFFFFFFFD ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In3_6878 ),
    .I4(\picorv32/is_sll_srl_sra_8055 ),
    .I5(\picorv32/n0568 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_10226 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFF ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o12  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I4(sys_rst_INV_584_o_3386),
    .O(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0080008000808888 ))
  \picorv32/cpu_state_FSM_FFd5-In  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I2(\picorv32/cpu_state_FSM_FFd5-In11 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/_n1463 ),
    .I5(N1228),
    .O(\picorv32/cpu_state_FSM_FFd5-In_6874 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFFFFFA8 ))
  \picorv32/cpu_state_FSM_FFd7-In23  (
    .I0(\picorv32/cpu_state_FSM_FFd7-In21_6090 ),
    .I1(\picorv32/irq_active_8127 ),
    .I2(\picorv32/irq_mask [2]),
    .I3(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I4(\picorv32/cpu_state_FSM_FFd7-In22_10229 ),
    .I5(\picorv32/_n1463 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In2 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<4>1  (
    .I0(\picorv32/irq_pending [4]),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/irq_mask [4]),
    .O(\picorv32/cpuregs_wrdata<4>1_10230 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<4>2  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/reg_out [4]),
    .I4(\picorv32/alu_out_q [4]),
    .O(\picorv32/cpuregs_wrdata<4>2_10231 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<4>3  (
    .I0(\picorv32/cpuregs_wrdata<4>1_10230 ),
    .I1(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I2(\picorv32/reg_next_pc [4]),
    .I3(\picorv32/cpuregs_wrdata<4>2_10231 ),
    .I4(\picorv32/latched_branch_8131 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4> ),
    .O(\picorv32/cpuregs_wrdata [4])
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_755_o1  (
    .I0(\picorv32/irq_pending [3]),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/irq_pending [4]),
    .I3(\picorv32/irq_mask [4]),
    .I4(\picorv32/irq_pending [2]),
    .I5(\picorv32/irq_mask [2]),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_755_o1_10232 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \picorv32/decoder_trigger_irq_state[1]_OR_755_o2  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_755_o1_10232 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/irq_mask [0]),
    .I3(\picorv32/irq_pending [1]),
    .I4(\picorv32/irq_mask [1]),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_755_o2_10233 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEFEEEEE ))
  \picorv32/decoder_trigger_irq_state[1]_OR_755_o3  (
    .I0(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/decoder_trigger_8209 ),
    .I3(\picorv32/irq_delay_7842 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_755_o2_10233 ),
    .I5(\picorv32/irq_active_8127 ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_755_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<3>1  (
    .I0(\picorv32/irq_pending [3]),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/irq_mask [3]),
    .O(\picorv32/cpuregs_wrdata<3>1_10234 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<3>2  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/alu_out_q [3]),
    .O(\picorv32/cpuregs_wrdata<3>2_10235 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<3>3  (
    .I0(\picorv32/cpuregs_wrdata<3>1_10234 ),
    .I1(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I2(\picorv32/reg_next_pc [3]),
    .I3(\picorv32/cpuregs_wrdata<3>2_10235 ),
    .I4(\picorv32/latched_branch_8131 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3> ),
    .O(\picorv32/cpuregs_wrdata [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<2>1  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/irq_mask [2]),
    .O(\picorv32/cpuregs_wrdata<2>1_10236 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<2>2  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/reg_out [2]),
    .I4(\picorv32/alu_out_q [2]),
    .O(\picorv32/cpuregs_wrdata<2>2_10237 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<2>3  (
    .I0(\picorv32/cpuregs_wrdata<2>1_10236 ),
    .I1(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I2(\picorv32/reg_next_pc [2]),
    .I3(\picorv32/cpuregs_wrdata<2>2_10237 ),
    .I4(\picorv32/latched_branch_8131 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2> ),
    .O(\picorv32/cpuregs_wrdata [2])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<1>1  (
    .I0(\picorv32/irq_pending [1]),
    .I1(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I2(\picorv32/irq_mask [1]),
    .O(\picorv32/cpuregs_wrdata<1>1_10238 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<1>2  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/reg_out [1]),
    .I4(\picorv32/alu_out_q [1]),
    .O(\picorv32/cpuregs_wrdata<1>2_10239 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<1>3  (
    .I0(\picorv32/cpuregs_wrdata<1>1_10238 ),
    .I1(\picorv32/latched_branch_8131 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/cpuregs_wrdata<1>2_10239 ),
    .I4(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I5(\picorv32/reg_next_pc [1]),
    .O(\picorv32/cpuregs_wrdata [1])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<0>_SW0  (
    .I0(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/irq_mask [0]),
    .O(N1232)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpuregs_wrdata<0>  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [0]),
    .I4(\picorv32/reg_out [0]),
    .I5(N1232),
    .O(\picorv32/cpuregs_wrdata [0])
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm_uj [2]),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/_n1579<4>_SW0  (
    .I0(\picorv32/latched_stalu_8132 ),
    .I1(\picorv32/reg_out [4]),
    .I2(\picorv32/alu_out_q [4]),
    .O(N1234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1579<3>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I1(\picorv32/reg_out [3]),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [3]),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/_n1579<4>1_6115 ),
    .O(\picorv32/_n1579 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1579<2>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [2]),
    .I4(\picorv32/_n1579<4>1_6115 ),
    .I5(\picorv32/reg_next_pc [2]),
    .O(\picorv32/_n1579 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1579<1>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I1(\picorv32/reg_out [1]),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [1]),
    .I4(\picorv32/reg_next_pc [1]),
    .I5(\picorv32/_n1579<4>1_6115 ),
    .O(\picorv32/_n1579 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o_SW0  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [8]),
    .I3(\picorv32/mem_rdata_q [11]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/mem_rdata_q [10]),
    .O(N1242)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 ),
    .I3(\picorv32/mem_rdata_q [27]),
    .I4(\picorv32/mem_rdata_q [9]),
    .I5(N1242),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o_7076 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_SW0  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/mem_rdata_q [4]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [31]),
    .O(N1244)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .I2(\picorv32/mem_rdata_q [29]),
    .I3(\picorv32/mem_rdata_q [6]),
    .I4(N1244),
    .I5(\picorv32/mem_rdata_q [3]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1174_o1_6100 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAAAAAA8 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o1  (
    .I0(\picorv32/latched_branch_8131 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/instr_retirq_8122 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_10245 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o3  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/instr_jalr_7717 ),
    .I3(\picorv32/alu_out_0_7318 ),
    .I4(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_10246 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT121  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/irq_active_8127 ),
    .I2(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_757_o ),
    .I3(\picorv32/irq_mask [1]),
    .I4(\picorv32/cpu_state[7]_latched_store_Select_564_o3 ),
    .I5(\picorv32/_n1463 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_10247 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88888000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT122  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/irq_mask [1]),
    .I4(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I5(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_10247 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0040404044444444 ))
  \picorv32/cpu_state_FSM_FFd6-In2  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/cpu_state_FSM_FFd6-In4_10248 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In2_6876 ),
    .I3(\picorv32/reg_pc [1]),
    .I4(\picorv32/mem_do_rinst_7805 ),
    .I5(\picorv32/irq_mask [2]),
    .O(\picorv32/cpu_state_FSM_FFd6-In5_10249 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \picorv32/cpu_state_FSM_FFd6-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In6_10250 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA22A288880080 ))
  \picorv32/cpu_state_FSM_FFd6-In4  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/_n1463 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In3_6878 ),
    .I3(\picorv32/is_lui_auipc_jal_8282 ),
    .I4(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I5(\picorv32/cpu_state[7]_latched_store_Select_564_o3 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In7_10251 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/cpu_state_FSM_FFd6-In5  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/instr_jal_7727 ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o11 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In7_10251 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In6_10250 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAA80FFFFFFFF ))
  \picorv32/cpu_state_FSM_FFd6-In7  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I1(\picorv32/cpu_state_FSM_FFd6-In9 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In8 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In5_10249 ),
    .I5(sys_rst_INV_584_o_3386),
    .O(\picorv32/cpu_state_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out14_SW0  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/instr_retirq_8122 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I3(\picorv32/is_slli_srli_srai_8057 ),
    .I4(\picorv32/is_lui_auipc_jal_8282 ),
    .I5(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .O(N1246)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \picorv32/out14  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/instr_getq_8061 ),
    .I5(N1246),
    .O(\picorv32/n0568 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o1  (
    .I0(\picorv32/latched_store_8133 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o1_10255 )
  );
  LUT5 #(
    .INIT ( 32'hFEFEFEFF ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o2  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o2_10256 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAFA8 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o4  (
    .I0(\picorv32/latched_store_8133 ),
    .I1(\picorv32/cpu_state[7]_latched_store_Select_564_o2_10256 ),
    .I2(\picorv32/_n1463 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o3 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In3_6878 ),
    .I5(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o4_10258 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o5  (
    .I0(\picorv32/cpu_state[7]_latched_store_Select_564_o1_10255 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o12 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I4(\picorv32/cpu_state[7]_latched_store_Select_564_o4_10258 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o5_10259 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o6  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/alu_out_0_7318 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o5_10259 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \picorv32/cpu_state_FSM_FFd2-In21_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/instr_retirq_8122 ),
    .I2(\picorv32/is_lui_auipc_jal_8282 ),
    .I3(\picorv32/instr_maskirq_8059 ),
    .O(N1248)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \picorv32/cpu_state_FSM_FFd2-In21  (
    .I0(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I1(\picorv32/instr_timer_8058 ),
    .I2(\picorv32/_n1463 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/instr_getq_8061 ),
    .I5(N1248),
    .O(\picorv32/cpu_state_FSM_FFd2-In21_6880 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/cpu_state_FSM_FFd4-In1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I1(\picorv32/is_slli_srli_srai_8057 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In3_6878 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In1_10261 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888A ))
  \picorv32/cpu_state_FSM_FFd4-In2  (
    .I0(\picorv32/cpu_state_FSM_FFd4-In1_10261 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/is_sll_srl_sra_8055 ),
    .I4(\picorv32/n0568 ),
    .I5(\picorv32/is_lui_auipc_jal_8282 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In2_10262 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/cpu_state_FSM_FFd4-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/_n1463 ),
    .I2(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I3(\picorv32/cpu_state_FSM_FFd4-In2_10262 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In3_10263 )
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  \picorv32/cpu_state_FSM_FFd4-In4  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/cpu_state_FSM_FFd4-In3_10263 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [4]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_10264 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I3(\picorv32/reg_sh [3]),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [3]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_10266 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm_uj [3]),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFF82 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [2]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_10268 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [1]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_10269 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm_uj [1]),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [25]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [29]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [28]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [30]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [31]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o13  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [9]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [9]),
    .I4(\picorv32/count_instr [9]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_10273 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2  (
    .I0(\picorv32/count_cycle [9]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [41]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [41]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_10274 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_9_7692 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_10275 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_10276 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [8]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [8]),
    .I4(\picorv32/count_instr [8]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_10277 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2  (
    .I0(\picorv32/count_cycle [8]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [40]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [40]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_10278 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_8_7691 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_10279 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_10280 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [14]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [14]),
    .I4(\picorv32/count_instr [46]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_10281 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2  (
    .I0(\picorv32/count_cycle [46]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [14]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [14]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_10282 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_14_7697 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_10283 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_10284 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [13]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [13]),
    .I4(\picorv32/count_instr [45]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_10285 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2  (
    .I0(\picorv32/count_cycle [45]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [13]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [13]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_10286 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_13_7696 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_10287 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_10288 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [12]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/count_instr [44]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_10289 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2  (
    .I0(\picorv32/count_cycle [44]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [12]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [12]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_10290 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_12_7695 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_10291 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_10292 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [11]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [11]),
    .I4(\picorv32/count_instr [43]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_10293 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2  (
    .I0(\picorv32/count_cycle [43]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [11]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [11]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_10294 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_11_7694 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_10295 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_10296 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [10]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [10]),
    .I4(\picorv32/count_instr [42]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_10297 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2  (
    .I0(\picorv32/count_cycle [42]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [10]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [10]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_10298 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_10_7693 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_10300 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [6]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/count_instr [6]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_10301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2  (
    .I0(\picorv32/count_cycle [6]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [38]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [38]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_10302 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_6_7689 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_10303 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_10304 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>6  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_0_6869 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out30),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out21),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_10305 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_10305 ),
    .I3(basesoc_done_mmx_out12),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_10304 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [5]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [5]),
    .I4(\picorv32/count_instr [5]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_10306 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2  (
    .I0(\picorv32/count_cycle [5]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [37]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [37]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_10307 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_5_7688 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_10308 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_10309 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out29),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out20),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_10310 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_10310 ),
    .I3(basesoc_done_mmx_out11),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_10309 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(basesoc_done_mmx_out19),
    .I4(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_10311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_10311 ),
    .I1(basesoc_done_mmx_out28),
    .I2(\picorv32/Mmux_mem_rdata_word111 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out10),
    .I5(\picorv32/Mmux_mem_rdata_word110 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2_10312 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_pending [4]),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_4_7687 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_10313 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [4]),
    .I3(\picorv32/pcpi_div/pcpi_rd [4]),
    .I4(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_10314 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [4]),
    .I4(\picorv32/count_instr [4]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_10315 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6  (
    .I0(\picorv32/count_cycle [4]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [36]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [36]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_10316 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_10315 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_10316 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_10314 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 ),
    .I5(\picorv32/cpuregs_rs1 [4]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_10317 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>8  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_10313 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_10317 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2_10312 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(basesoc_done_mmx_out18),
    .I4(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_10318 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_10318 ),
    .I1(basesoc_done_mmx_out27),
    .I2(\picorv32/Mmux_mem_rdata_word111 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out9),
    .I5(\picorv32/Mmux_mem_rdata_word110 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2_10319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_pending [3]),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_3_7686 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_10320 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [3]),
    .I3(\picorv32/pcpi_div/pcpi_rd [3]),
    .I4(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_10321 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [3]),
    .I4(\picorv32/count_instr [3]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_10322 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6  (
    .I0(\picorv32/count_cycle [3]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [35]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [35]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_10323 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_10322 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_10323 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_10321 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 ),
    .I5(\picorv32/cpuregs_rs1 [3]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_10324 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>8  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_10320 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_10324 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2_10319 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(basesoc_done_mmx_out17),
    .I4(basesoc_done_mmx_out2),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_10325 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_10325 ),
    .I1(basesoc_done_mmx_out25),
    .I2(\picorv32/Mmux_mem_rdata_word111 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out5),
    .I5(\picorv32/Mmux_mem_rdata_word110 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2_10326 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_pending [2]),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_2_7685 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_10327 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [2]),
    .I3(\picorv32/pcpi_div/pcpi_rd [2]),
    .I4(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_10328 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [2]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [2]),
    .I4(\picorv32/count_instr [34]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_10329 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6  (
    .I0(\picorv32/count_cycle [34]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [2]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [2]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_10330 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_10329 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_10330 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_10328 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 ),
    .I5(\picorv32/cpuregs_rs1 [2]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_10331 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>8  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_10327 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_10331 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2_10326 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(basesoc_done_mmx_out16),
    .I4(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_10332 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_10332 ),
    .I1(basesoc_done_mmx_out24),
    .I2(\picorv32/Mmux_mem_rdata_word111 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out26),
    .I5(\picorv32/Mmux_mem_rdata_word110 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4_10333 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_10334 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [1]),
    .I3(\picorv32/pcpi_div/pcpi_rd [1]),
    .I4(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_10335 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [1]),
    .I4(\picorv32/count_instr [33]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_10336 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6  (
    .I0(\picorv32/count_cycle [33]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [1]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [1]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_10337 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_10336 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_10337 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_10335 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_6118 ),
    .I5(\picorv32/cpuregs_rs1 [1]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_10334 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4_10333 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_0_6869 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_10339 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [0]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/count_instr [32]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_10340 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3  (
    .I0(\picorv32/count_cycle [32]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [0]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [0]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_10341 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [0]),
    .I1(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [0]),
    .I3(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_10342 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out23),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out15),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_10345 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>9  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_6109 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_10345 ),
    .I3(basesoc_done_mmx_out13),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_10343 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/Mmux_mem_rdata_word301  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/Mmux_mem_rdata_word30 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/Mmux_mem_rdata_word302  (
    .I0(\picorv32/Mmux_mem_rdata_word30 ),
    .I1(basesoc_done_mmx_out31),
    .I2(\picorv32/Mmux_mem_rdata_word111 ),
    .I3(\picorv32/reg_op1_1_6868 ),
    .I4(basesoc_done_mmx_out14),
    .I5(\picorv32/Mmux_mem_rdata_word110 ),
    .O(\picorv32/mem_rdata_word[7] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT9  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [13]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [13]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<13> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [13])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT7  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [12]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [12]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<12> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [12])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT62  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [9]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [9]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<9> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [9])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT60  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [8]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [8]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<8> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [8])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT58  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [7]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [7]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<7> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [7])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT56  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [6]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [6]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<6> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [6])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT54  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [5]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [5]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<5> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [5])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT52  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [4]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [4]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<4> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [4])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT50  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [3]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [3]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<3> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [3])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT5  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [11]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [11]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<11> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [11])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT48  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [31]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579<31>1_11019 ),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<31> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [31])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT46  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [30]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [30]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<30> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [30])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT44  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [2]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [2]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<2> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [2])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT42  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [29]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [29]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<29> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [29])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT40  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [28]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [28]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<28> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [28])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT38  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [27]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [27]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<27> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [27])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT36  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [26]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [26]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<26> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [26])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT34  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [25]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [25]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<25> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [25])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT32  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [24]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [24]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<24> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [24])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT30  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [23]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [23]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<23> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [23])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT3  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [10]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [10]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<10> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [10])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT28  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [22]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [22]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<22> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [22])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT26  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [21]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [21]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<21> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [21])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT24  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [20]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [20]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<20> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [20])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT21  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [19]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [19]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<19> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [19])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT19  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [18]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [18]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<18> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [18])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT17  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [17]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [17]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<17> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [17])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT15  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [16]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [16]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<16> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [16])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT13  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [15]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [15]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<15> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [15])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT11  (
    .I0(N1250),
    .I1(\picorv32/PWR_11_o_GND_2_o_add_412_OUT [14]),
    .I2(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 ),
    .I3(\picorv32/_n1579 [14]),
    .I4(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<14> ),
    .I5(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \picorv32/cpu_state_FSM_FFd7-In21_SW0  (
    .I0(\picorv32/mem_do_rdata_8126 ),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(N1310)
  );
  LUT6 #(
    .INIT ( 64'hFFFF445444544454 ))
  \picorv32/cpu_state_FSM_FFd7-In21  (
    .I0(N1310),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(\picorv32/mem_do_rinst_7805 ),
    .I5(\picorv32/reg_pc [1]),
    .O(\picorv32/cpu_state_FSM_FFd7-In21_6090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [31]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [31]),
    .I4(\picorv32/count_instr [63]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_10349 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2  (
    .I0(\picorv32/count_cycle [63]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [31]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [31]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_10350 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_31_7714 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_10351 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_10352 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_10352 ),
    .I2(basesoc_done_mmx_out8),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [30]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [30]),
    .I4(\picorv32/count_instr [62]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_10353 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2  (
    .I0(\picorv32/count_cycle [62]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [30]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [30]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_10354 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_30_7713 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_10355 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_10356 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_10356 ),
    .I2(basesoc_done_mmx_out7),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [29]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [29]),
    .I4(\picorv32/count_instr [61]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_10357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2  (
    .I0(\picorv32/count_cycle [61]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [29]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [29]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_10358 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_29_7712 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_10359 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_10360 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_10360 ),
    .I2(basesoc_done_mmx_out6),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [28]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [28]),
    .I4(\picorv32/count_instr [60]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_10361 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2  (
    .I0(\picorv32/count_cycle [60]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [28]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [28]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_10362 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_28_7711 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_10363 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_10364 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_10364 ),
    .I2(basesoc_done_mmx_out4),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [27]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [27]),
    .I4(\picorv32/count_instr [59]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_10365 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2  (
    .I0(\picorv32/count_cycle [59]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [27]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [27]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_10366 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_27_7710 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_10367 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_10368 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_10368 ),
    .I2(basesoc_done_mmx_out3),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [26]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [26]),
    .I4(\picorv32/count_instr [58]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_10369 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2  (
    .I0(\picorv32/count_cycle [58]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [26]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [26]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_10370 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_26_7709 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_10371 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_10372 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_10372 ),
    .I2(basesoc_done_mmx_out2),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [25]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [25]),
    .I4(\picorv32/count_instr [57]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_10373 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2  (
    .I0(\picorv32/count_cycle [57]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [25]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [25]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_10374 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_25_7708 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_10375 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_10376 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_10376 ),
    .I2(basesoc_done_mmx_out1),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [24]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/count_instr [56]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_10377 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2  (
    .I0(\picorv32/count_cycle [56]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [24]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [24]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_10378 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_24_7707 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_10379 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_10380 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_10380 ),
    .I2(basesoc_done_mmx_out),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [23]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [23]),
    .I4(\picorv32/count_instr [55]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_10381 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2  (
    .I0(\picorv32/count_cycle [55]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [23]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [23]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_10382 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_23_7706 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_10383 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_10384 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_10384 ),
    .I2(basesoc_done_mmx_out31),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [22]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [22]),
    .I4(\picorv32/count_instr [54]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_10385 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2  (
    .I0(\picorv32/count_cycle [54]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [22]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [22]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_10386 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_22_7705 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_10387 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_10388 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_10388 ),
    .I2(basesoc_done_mmx_out30),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [21]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [21]),
    .I4(\picorv32/count_instr [53]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_10389 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2  (
    .I0(\picorv32/count_cycle [53]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [21]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [21]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_10390 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_21_7704 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_10391 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_10392 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_10392 ),
    .I2(basesoc_done_mmx_out29),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [20]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [20]),
    .I4(\picorv32/count_instr [52]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_10393 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2  (
    .I0(\picorv32/count_cycle [52]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [20]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [20]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_10394 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_20_7703 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_10395 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_10396 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_10396 ),
    .I2(basesoc_done_mmx_out28),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [19]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [19]),
    .I4(\picorv32/count_instr [51]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_10397 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2  (
    .I0(\picorv32/count_cycle [51]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [19]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [19]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_10398 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_19_7702 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_10399 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_10400 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_10400 ),
    .I2(basesoc_done_mmx_out27),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [18]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/count_instr [50]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_10401 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2  (
    .I0(\picorv32/count_cycle [50]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [18]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [18]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_10402 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_18_7701 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_10403 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_10404 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_10404 ),
    .I2(basesoc_done_mmx_out25),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [17]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [17]),
    .I4(\picorv32/count_instr [49]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_10405 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2  (
    .I0(\picorv32/count_cycle [49]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [17]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [17]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_10406 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_17_7700 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_10407 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_10408 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_10408 ),
    .I2(basesoc_done_mmx_out24),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [16]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [16]),
    .I4(\picorv32/count_instr [48]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_10409 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2  (
    .I0(\picorv32/count_cycle [48]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [16]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [16]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_16_7699 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_10411 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_10412 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_10412 ),
    .I2(basesoc_done_mmx_out23),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_6087 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out191  (
    .I0(\picorv32/instr_sll_8007 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sb_8068 ),
    .I3(\picorv32/instr_sh_8067 ),
    .I4(\picorv32/instr_or_8003 ),
    .I5(\picorv32/instr_ori_8011 ),
    .O(\picorv32/out19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out192  (
    .I0(\picorv32/instr_xor_8006 ),
    .I1(\picorv32/instr_xori_8012 ),
    .I2(\picorv32/instr_sw_8066 ),
    .I3(\picorv32/instr_waitirq_8121 ),
    .I4(\picorv32/instr_blt_7725 ),
    .I5(\picorv32/instr_bltu_7722 ),
    .O(\picorv32/out192_10414 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out193  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In3_6878 ),
    .I1(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I2(\picorv32/out191_6088 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/out19 ),
    .I5(\picorv32/out192_10414 ),
    .O(\picorv32/out193_10415 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out194  (
    .I0(\picorv32/instr_lb_8070 ),
    .I1(\picorv32/instr_lh_8069 ),
    .I2(\picorv32/instr_bgeu_8014 ),
    .I3(\picorv32/instr_bne_8016 ),
    .I4(\picorv32/instr_beq_8017 ),
    .I5(\picorv32/instr_bge_8015 ),
    .O(\picorv32/out194_10416 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out195  (
    .I0(\picorv32/out193_10415 ),
    .I1(\picorv32/instr_lbu_reduce_or_156_o ),
    .I2(\picorv32/instr_and_8002 ),
    .I3(\picorv32/instr_andi_8010 ),
    .I4(\picorv32/instr_lui_reduce_or_153_o ),
    .I5(\picorv32/out194_10416 ),
    .O(\picorv32/_n1463 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [9]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [9]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_10417 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_10418 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_10419 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_10417 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_10420 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>5  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_10420 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [8]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [8]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_10421 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_10422 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_10423 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_10421 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_10424 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>5  (
    .I0(\picorv32/reg_op1_8_7691 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_10424 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [7]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [7]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_10425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_10426 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_10427 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_10425 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_10428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>5  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_10428 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [6]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [6]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_10429 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_10430 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_10431 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_10429 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_10432 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>5  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_10432 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [5]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [5]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_10433 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_10434 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_10435 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_10433 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_10436 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>5  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_10436 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [4]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [4]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_10437 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_10438 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_10439 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_10437 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_10440 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>5  (
    .I0(\picorv32/reg_op1_4_7687 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_10440 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [3]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [3]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_10441 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2  (
    .I0(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_4_7687 ),
    .I3(\picorv32/reg_op1_7_7690 ),
    .I4(\picorv32/reg_op1_2_7685 ),
    .I5(\picorv32/PWR_11_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_10442 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_10442 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>1_10441 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_10443 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>4  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_10443 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [2]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [2]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_10444 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2  (
    .I0(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_3_7686 ),
    .I3(\picorv32/reg_op1_6_7689 ),
    .I4(\picorv32/reg_op1_1_6868 ),
    .I5(\picorv32/PWR_11_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_10445 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_10445 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>1_10444 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_10446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>4  (
    .I0(\picorv32/reg_op1_2_7685 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_10446 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [27]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [27]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_10447 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_10448 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_10449 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_10447 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_10450 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>5  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_10450 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [26]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [26]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_10451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_10452 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_10453 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_10451 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_10454 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>5  (
    .I0(\picorv32/reg_op1_26_7709 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_10454 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [25]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [25]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_10455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_10456 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_10457 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_10455 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_10458 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>5  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_10458 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [24]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [24]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_10459 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_10460 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_10461 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_10459 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_10462 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>5  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_10462 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [23]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [23]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_10463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_10464 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_10465 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_10463 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_10466 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>5  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_10466 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [22]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [22]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_10467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_10468 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_10469 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_10467 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_10470 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>5  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_10470 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [21]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [21]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_10471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_10472 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_10473 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_10471 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_10474 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>5  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_10474 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [20]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [20]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_10475 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_10476 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_10477 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_10475 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_10478 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>5  (
    .I0(\picorv32/reg_op1_20_7703 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_10478 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [1]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_10479 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2  (
    .I0(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_2_7685 ),
    .I3(\picorv32/reg_op1_5_7688 ),
    .I4(\picorv32/reg_op1_0_6869 ),
    .I5(\picorv32/PWR_11_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_10480 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_10480 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>1_10479 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_10481 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>4  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_10481 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [19]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [19]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_10482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_10483 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_10484 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_10482 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_10485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>5  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_10485 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [18]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [18]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_10486 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_10487 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_10488 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_10486 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_10489 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>5  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_10489 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [17]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [17]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_10490 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_10491 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_10492 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_10490 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_10493 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>5  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_10493 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [16]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [16]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_10494 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_10495 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_10496 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_10494 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_10497 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>5  (
    .I0(\picorv32/reg_op1_16_7699 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_10497 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [15]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [15]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_10498 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_10499 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_10500 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_10498 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_10501 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>5  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_10501 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [14]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [14]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_10502 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_10503 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_10504 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_10502 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_10505 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>5  (
    .I0(\picorv32/reg_op1_14_7697 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_10505 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [13]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [13]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_10506 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_10507 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_10508 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_10506 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_10509 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>5  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_10509 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [12]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [12]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_10510 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_10511 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_10512 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_10510 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_10513 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>5  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_10513 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [11]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [11]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_10514 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_10515 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_10516 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_10514 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_10517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>5  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_10517 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/is_lui_auipc_jal_8282 ),
    .I2(\picorv32/reg_pc [10]),
    .I3(\picorv32/instr_lui_7729 ),
    .I4(\picorv32/cpuregs_rs1 [10]),
    .I5(\picorv32/_n1595 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_10518 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_10519 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_10520 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3_10518 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_10521 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAFFFFC000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6  (
    .I0(\picorv32/reg_op1_10_7693 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_10521 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/reg_op1_1_6868 ),
    .I5(\picorv32/reg_op1_4_7687 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_10522 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>3  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_6089 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_10523 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_805_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_6091 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \picorv32/_n2185  (
    .I0(N1312),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .I2(\picorv32/alu_add_sub [0]),
    .I3(\picorv32/is_compare_8202 ),
    .I4(\picorv32/alu_out_0_7318 ),
    .O(\picorv32/_n2185_7284 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<9>  (
    .I0(N1314),
    .I1(\picorv32/alu_add_sub [23]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<8>  (
    .I0(N1316),
    .I1(\picorv32/alu_add_sub [24]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<7>  (
    .I0(N1318),
    .I1(\picorv32/alu_add_sub [25]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<6>  (
    .I0(N1320),
    .I1(\picorv32/alu_add_sub [26]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [6])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<5>  (
    .I0(N1322),
    .I1(\picorv32/alu_add_sub [27]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [5])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<4>  (
    .I0(N1324),
    .I1(\picorv32/alu_add_sub [28]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [4])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<3>  (
    .I0(N1326),
    .I1(\picorv32/alu_add_sub [29]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [3])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<31>  (
    .I0(N1328),
    .I1(\picorv32/alu_add_sub [1]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [31])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<30>  (
    .I0(N1330),
    .I1(\picorv32/alu_add_sub [2]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [30])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<2>  (
    .I0(N1332),
    .I1(\picorv32/alu_add_sub [30]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [2])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<29>  (
    .I0(N1334),
    .I1(\picorv32/alu_add_sub [3]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [29])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<28>  (
    .I0(N1336),
    .I1(\picorv32/alu_add_sub [4]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [28])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<27>  (
    .I0(N1338),
    .I1(\picorv32/alu_add_sub [5]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [27])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<26>  (
    .I0(N1340),
    .I1(\picorv32/alu_add_sub [6]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [26])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<25>  (
    .I0(N1342),
    .I1(\picorv32/alu_add_sub [7]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [25])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<24>  (
    .I0(N1344),
    .I1(\picorv32/alu_add_sub [8]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [24])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<23>  (
    .I0(N1346),
    .I1(\picorv32/alu_add_sub [9]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [23])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<22>  (
    .I0(N1348),
    .I1(\picorv32/alu_add_sub [10]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [22])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<21>  (
    .I0(N1350),
    .I1(\picorv32/alu_add_sub [11]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [21])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<20>  (
    .I0(N1352),
    .I1(\picorv32/alu_add_sub [12]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [20])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<1>  (
    .I0(N1354),
    .I1(\picorv32/alu_add_sub [31]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<19>  (
    .I0(N1356),
    .I1(\picorv32/alu_add_sub [13]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [19])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<18>  (
    .I0(N1358),
    .I1(\picorv32/alu_add_sub [14]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [18])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<17>  (
    .I0(N1360),
    .I1(\picorv32/alu_add_sub [15]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [17])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<16>  (
    .I0(N1362),
    .I1(\picorv32/alu_add_sub [16]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [16])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<15>  (
    .I0(N1364),
    .I1(\picorv32/alu_add_sub [17]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [15])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<14>  (
    .I0(N1366),
    .I1(\picorv32/alu_add_sub [18]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [14])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<13>  (
    .I0(N1368),
    .I1(\picorv32/alu_add_sub [19]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [13])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<12>  (
    .I0(N1370),
    .I1(\picorv32/alu_add_sub [20]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [12])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<11>  (
    .I0(N1372),
    .I1(\picorv32/alu_add_sub [21]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2184<10>  (
    .I0(N1374),
    .I1(\picorv32/alu_add_sub [22]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 ),
    .O(\picorv32/_n2184 [10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26_SW0  (
    .I0(suart_eventmanager_storage_full[1]),
    .I1(suart_rx_pending_2279),
    .I2(suart_eventmanager_storage_full[0]),
    .I3(suart_tx_pending_2278),
    .O(N1376)
  );
  LUT6 #(
    .INIT ( 64'hAAA0888088808880 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I2(\picorv32/irq_pending [4]),
    .I3(N1376),
    .I4(\picorv32/irq_mask [4]),
    .I5(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25_SW0  (
    .I0(basesoc_zero_pending_2273),
    .I1(basesoc_eventmanager_storage_full_2257),
    .O(N1378)
  );
  LUT6 #(
    .INIT ( 64'hAAA0888088808880 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I2(\picorv32/irq_pending [3]),
    .I3(N1378),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0> ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13> ),
    .I2(\picorv32/timer[31]_reduce_or_376_o ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14> ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15> ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8> ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7> ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9> ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10> ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11> ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_10559 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26> ),
    .I2(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_10559 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25> ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27> ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_10560 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2> ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1> ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3> ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_10561 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5> ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6> ),
    .I2(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_10561 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17> ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29> ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_10562 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19> ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18> ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20> ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21> ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22> ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_10563 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_10563 ),
    .I1(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_10560 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31> ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30> ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_10562 ),
    .I5(\picorv32/irq_pending [0]),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_10564 )
  );
  LUT5 #(
    .INIT ( 32'h88888000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_10564 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/irq_mask [0]),
    .I4(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_FSM_FFd1-In_SW0  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I1(\picorv32/cpu_state_FSM_FFd2-In21_6880 ),
    .O(N1380)
  );
  LUT6 #(
    .INIT ( 64'h8888888880800080 ))
  \picorv32/cpu_state_FSM_FFd1-In  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I4(\picorv32/mem_do_prefetch_7841 ),
    .I5(N1380),
    .O(\picorv32/cpu_state_FSM_FFd1-In_6870 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2512_o1_SW0  (
    .I0(\picorv32/irq_active_8127 ),
    .I1(\picorv32/cpu_state_FSM_FFd7-In21_6090 ),
    .O(N1382)
  );
  LUT6 #(
    .INIT ( 64'h888880008A8A8A0A ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2512_o1  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/irq_pending [2]),
    .I2(\picorv32/irq_mask [2]),
    .I3(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I4(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .I5(N1382),
    .O(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2512_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/cpu_state_FSM_FFd2-In_SW0  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I1(\picorv32/n0568 ),
    .I2(\picorv32/is_sb_sh_sw_8120 ),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In21_6880 ),
    .I5(\picorv32/is_slli_srli_srai_8057 ),
    .O(N1384)
  );
  LUT6 #(
    .INIT ( 64'h8080008088888888 ))
  \picorv32/cpu_state_FSM_FFd2-In  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I4(\picorv32/mem_do_prefetch_7841 ),
    .I5(N1384),
    .O(\picorv32/cpu_state_FSM_FFd2-In_6871 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [0]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_10568 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [5]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_10569 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [6]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_10570 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [7]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_10571 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [8]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_10572 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [9]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_10573 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [10]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_10574 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [11]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_10575 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [12]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_10576 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [13]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_10577 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [14]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_10578 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [15]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_10579 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [16]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_10580 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [17]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_10581 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [18]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_10582 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [19]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_10583 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [20]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_10584 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [21]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_10585 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [22]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_10586 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [23]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_10587 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [24]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_10588 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [25]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_10589 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [26]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_10590 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [27]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_10591 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [28]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_10592 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [29]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_10593 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [30]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_10594 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm [31]),
    .I2(\picorv32/PWR_11_o_PWR_11_o_OR_793_o ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_10595 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00000020 ))
  \picorv32/cpu_state_FSM_FFd3-In_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2-In21_6880 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I2(\picorv32/is_sll_srl_sra_8055 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(\picorv32/n0568 ),
    .I5(\picorv32/is_slli_srli_srai_8057 ),
    .O(N1386)
  );
  LUT6 #(
    .INIT ( 64'h0800888808000800 ))
  \picorv32/cpu_state_FSM_FFd3-In  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In1_6112 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I3(N1386),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I5(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In_6872 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [7]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [7]),
    .I4(\picorv32/count_instr [7]),
    .I5(\picorv32/instr_rdinstr_7731 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_10597 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2  (
    .I0(\picorv32/count_cycle [7]),
    .I1(\picorv32/instr_rdcycle_7733 ),
    .I2(\picorv32/count_instr [39]),
    .I3(\picorv32/instr_rdinstrh_7730 ),
    .I4(\picorv32/count_cycle [39]),
    .I5(\picorv32/instr_rdcycleh_7732 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_10598 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1  (
    .I0(\picorv32/instr_maskirq_8059 ),
    .I1(\picorv32/irq_mask [15]),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/timer [15]),
    .I4(\picorv32/count_instr [47]),
    .I5(\picorv32/instr_rdinstrh_7730 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_10600 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2  (
    .I0(\picorv32/count_cycle [47]),
    .I1(\picorv32/instr_rdcycleh_7732 ),
    .I2(\picorv32/count_instr [15]),
    .I3(\picorv32/instr_rdinstr_7731 ),
    .I4(\picorv32/count_cycle [15]),
    .I5(\picorv32/instr_rdcycle_7733 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_15_7698 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_10602 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_10603 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o1  (
    .I0(\picorv32/latched_rd [4]),
    .I1(\picorv32/latched_rd [5]),
    .I2(\picorv32/latched_rd [2]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/latched_rd [0]),
    .I5(\picorv32/latched_rd [1]),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o2  (
    .I0(\picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o ),
    .I1(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I2(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/latched_store_8133 ),
    .I5(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o1_10605 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o3  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_resetn_latched_rd[5]_AND_1195_o1_10605 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_1195_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/mem_rdata_q [22]),
    .I3(\picorv32/mem_rdata_q [19]),
    .I4(\picorv32/mem_rdata_q [18]),
    .I5(\picorv32/mem_rdata_q [17]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o12 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out26_SW0  (
    .I0(\picorv32/instr_jal_7727 ),
    .I1(\picorv32/instr_jalr_7717 ),
    .O(N1388)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out26  (
    .I0(\picorv32/instr_sub_8008 ),
    .I1(\picorv32/instr_add_8009 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_auipc_7728 ),
    .I4(\picorv32/instr_addi_8013 ),
    .I5(N1388),
    .O(\picorv32/instr_lui_reduce_or_153_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD8D8FFD8D8 ))
  \picorv32/alu_out_0_SW0  (
    .I0(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I1(\picorv32/instr_bgeu_8014 ),
    .I2(\picorv32/is_sltiu_bltu_sltu_8280 ),
    .I3(\picorv32/alu_eq ),
    .I4(\picorv32/instr_bne_8016 ),
    .I5(\picorv32/instr_beq_8017 ),
    .O(N1406)
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \picorv32/alu_out_0  (
    .I0(\picorv32/Mcompar_alu_lts_cy [15]),
    .I1(\picorv32/is_slti_blt_slt_8281 ),
    .I2(N1406),
    .I3(\picorv32/instr_bge_8015 ),
    .O(\picorv32/alu_out_0_7318 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out71  (
    .I0(\picorv32/timer [11]),
    .I1(\picorv32/timer [10]),
    .I2(\picorv32/timer [13]),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/timer [15]),
    .I5(\picorv32/timer [14]),
    .O(\picorv32/out7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out72  (
    .I0(\picorv32/timer [5]),
    .I1(\picorv32/timer [4]),
    .I2(\picorv32/timer [7]),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/timer [9]),
    .I5(\picorv32/timer [8]),
    .O(\picorv32/out71_10610 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out73  (
    .I0(\picorv32/timer [23]),
    .I1(\picorv32/timer [22]),
    .I2(\picorv32/timer [25]),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/timer [27]),
    .I5(\picorv32/timer [26]),
    .O(\picorv32/out72_10611 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out74  (
    .I0(\picorv32/timer [17]),
    .I1(\picorv32/timer [16]),
    .I2(\picorv32/timer [19]),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/timer [21]),
    .I5(\picorv32/timer [20]),
    .O(\picorv32/out73_10612 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out75  (
    .I0(\picorv32/timer [29]),
    .I1(\picorv32/timer [28]),
    .O(\picorv32/out74_10613 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out76  (
    .I0(\picorv32/timer [31]),
    .I1(\picorv32/timer [30]),
    .I2(\picorv32/timer [1]),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/timer [3]),
    .I5(\picorv32/timer [2]),
    .O(\picorv32/out75_10614 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out77  (
    .I0(\picorv32/out74_10613 ),
    .I1(\picorv32/out75_10614 ),
    .I2(\picorv32/out7 ),
    .I3(\picorv32/out71_10610 ),
    .I4(\picorv32/out72_10611 ),
    .I5(\picorv32/out73_10612 ),
    .O(\picorv32/timer[31]_reduce_or_376_o )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/is_slli_srli_srai_8057 ),
    .I3(\picorv32/_n1603 ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I5(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[29] ),
    .I3(\picorv32/pcpi_insn[28] ),
    .I4(\picorv32/pcpi_insn[27] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv1_10616 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv2  (
    .I0(\picorv32/pcpi_valid_7843 ),
    .I1(\picorv32/pcpi_insn[0] ),
    .I2(\picorv32/pcpi_insn[1] ),
    .I3(\picorv32/pcpi_insn[30] ),
    .I4(\picorv32/pcpi_insn[31] ),
    .I5(\picorv32/pcpi_insn[4] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv2_10617 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv3  (
    .I0(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv1_10616 ),
    .I1(\picorv32/pcpi_insn[3] ),
    .I2(\picorv32/pcpi_insn[25] ),
    .I3(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv2_10617 ),
    .I4(\picorv32/pcpi_insn[5] ),
    .I5(\picorv32/pcpi_insn[2] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv3_10618 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv4  (
    .I0(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv3_10618 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_1080_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o1  (
    .I0(\picorv32/reg_op2_30_7683 ),
    .I1(\picorv32/reg_op2_3_7183 ),
    .I2(\picorv32/reg_op2_29_7682 ),
    .I3(\picorv32/reg_op2_2_7182 ),
    .I4(\picorv32/reg_op2_27_7680 ),
    .I5(\picorv32/reg_op2_28_7681 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o1_10619 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o2  (
    .I0(\picorv32/reg_op2_8_7661 ),
    .I1(\picorv32/reg_op2_9_7662 ),
    .I2(\picorv32/reg_op2_6_7186 ),
    .I3(\picorv32/reg_op2_7_7187 ),
    .I4(\picorv32/reg_op2_4_7184 ),
    .I5(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o2_10620 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o3  (
    .I0(\picorv32/reg_op2_1_7181 ),
    .I1(\picorv32/reg_op2_20_7673 ),
    .I2(\picorv32/reg_op2_18_7671 ),
    .I3(\picorv32/reg_op2_19_7672 ),
    .I4(\picorv32/reg_op2_16_7669 ),
    .I5(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o3_10621 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o4  (
    .I0(\picorv32/reg_op2_25_7678 ),
    .I1(\picorv32/reg_op2_26_7679 ),
    .I2(\picorv32/reg_op2_23_7676 ),
    .I3(\picorv32/reg_op2_24_7677 ),
    .I4(\picorv32/reg_op2_21_7674 ),
    .I5(\picorv32/reg_op2_22_7675 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o4_10622 )
  );
  LUT5 #(
    .INIT ( 32'hEAEA4840 ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o8  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/reg_op2_31_7684 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o7_10623 ),
    .I4(\picorv32/pcpi_div/instr_rem_9475 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[28] ),
    .I3(\picorv32/pcpi_insn[27] ),
    .I4(\picorv32/pcpi_insn[30] ),
    .I5(\picorv32/pcpi_insn[29] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv1_10624 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv2  (
    .I0(\picorv32/pcpi_insn[3] ),
    .I1(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I2(\picorv32/pcpi_valid_7843 ),
    .I3(\picorv32/pcpi_insn[2] ),
    .I4(\picorv32/pcpi_insn[0] ),
    .I5(\picorv32/pcpi_insn[31] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv2_10625 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv3  (
    .I0(\picorv32/pcpi_insn[4] ),
    .I1(\picorv32/pcpi_insn[1] ),
    .I2(\picorv32/pcpi_insn[5] ),
    .I3(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv2_10625 ),
    .I4(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv1_10624 ),
    .I5(\picorv32/pcpi_insn[25] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv3_10626 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv4  (
    .I0(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv3_10626 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_1086_o_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o1  (
    .I0(\picorv32/pcpi_div/quotient_msk [0]),
    .I1(\picorv32/pcpi_div/quotient_msk [1]),
    .I2(\picorv32/pcpi_div/running_9478 ),
    .I3(\picorv32/pcpi_div/quotient_msk [2]),
    .I4(\picorv32/pcpi_div/quotient_msk [3]),
    .I5(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o1_10627 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o2  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .I2(\picorv32/pcpi_div/quotient_msk [7]),
    .I3(\picorv32/pcpi_div/quotient_msk [8]),
    .I4(\picorv32/pcpi_div/quotient_msk [9]),
    .I5(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o2_10628 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o3  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .I2(\picorv32/pcpi_div/quotient_msk [13]),
    .I3(\picorv32/pcpi_div/quotient_msk [14]),
    .I4(\picorv32/pcpi_div/quotient_msk [15]),
    .I5(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o3_10629 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o4  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .I2(\picorv32/pcpi_div/quotient_msk [19]),
    .I3(\picorv32/pcpi_div/quotient_msk [20]),
    .I4(\picorv32/pcpi_div/quotient_msk [21]),
    .I5(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o4_10630 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o5  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .I2(\picorv32/pcpi_div/quotient_msk [25]),
    .I3(\picorv32/pcpi_div/quotient_msk [26]),
    .I4(\picorv32/pcpi_div/quotient_msk [27]),
    .I5(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o5_10631 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o6  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .I2(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o6_10632 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o7  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o1_10627 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o2_10628 ),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o3_10629 ),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o4_10630 ),
    .I4(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o5_10631 ),
    .I5(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o6_10632 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N1408),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N1409),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N1410),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N1411),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N1412),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N1413),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_225),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_226),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_227),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_211),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_212),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_213),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_214),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_215),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_216),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_217),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_218),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_219),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_220),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_221),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_222),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_223),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_224),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2276),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3016),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_2999),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3714),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3715),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_10674),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1259)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .I1(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_10674)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_10675),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_10676),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_10677),
    .R(sys_rst),
    .Q(suart_rx_busy_2277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_10678),
    .R(sys_rst),
    .Q(suart_tx_busy_2275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_10679),
    .R(sys_rst),
    .Q(suart_tx_pending_2278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_10680),
    .R(sys_rst),
    .Q(suart_rx_pending_2279)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_10681),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_10682),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2284)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_10683),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_10684),
    .S(sys_rst),
    .Q(spiflash_cs_n_2283)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_10685),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2288)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_10686),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2286)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_10687),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2291)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_10688),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2289)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_10689),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2293)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_10690),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2294)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_10691),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2296)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_10692),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2298)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_10693),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2299)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_10694),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2304)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_10695),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2301)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_10696),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2303)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_10697),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2308)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_10698),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2306)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_10699),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_10700),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2311)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_10701),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2313)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_10702),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2316)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_10703),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2314)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_10704),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2318)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_10705),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_10706),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2321)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_10707),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2333)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_10708),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2323)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_10709),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2324)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_10710),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2334)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_10711),
    .R(sys_rst),
    .Q(basesoc_grant_2335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_10712),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2280)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_11079),
    .I1(half_rate_phy_record0_reset_n_BRB1_11080),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_11081),
    .I1(half_rate_phy_record0_reset_n_BRB1_11080),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_11082),
    .I1(half_rate_phy_record0_reset_n_BRB1_11080),
    .O(half_rate_phy_record0_cke)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_10713),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1258)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_10714),
    .S(sys_rst),
    .Q(suart_tx_2276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_10715),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2285)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_10716),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_10717),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_10718),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_10719),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_10720),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_10721),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2315)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_10722),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_10723),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_10724),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_10725),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_10726),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_10727),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_10728),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_10729),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_10730),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_10731),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_10732),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_10733),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_10734),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_10735),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_10736),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_10737),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_10738),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_10739),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2332)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_10740),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_10741),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_10742),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_10743),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_10744),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_10745),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_10746),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_10747),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_10748),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR   \picorv32/pcpi_div/running  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/running_glue_set_10749 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_div/running_9478 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_10750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6126_cy<3>_rt_10751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6126_cy<6>_rt_10752 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6126_cy<8>_rt_10753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6126_cy<16>_rt_10754 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6126_cy<19>_rt_10755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6126_cy<21>_rt_10756 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6126_cy<22>_rt_10757 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6126_cy<24>_rt_10758 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6126_cy<25>_rt_10759 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6126_cy<26>_rt_10760 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6126_cy<27>_rt_10761 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6126_cy<28>_rt_10762 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6126_cy<29>_rt_10763 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6126_cy<30>_rt_10764 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6126_cy<31>_rt_10765 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6130_cy<3>_rt_10766 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6130_cy<6>_rt_10767 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6130_cy<8>_rt_10768 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6130_cy<16>_rt_10769 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6130_cy<19>_rt_10770 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6130_cy<21>_rt_10771 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6130_cy<22>_rt_10772 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6130_cy<24>_rt_10773 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6130_cy<25>_rt_10774 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6130_cy<26>_rt_10775 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6130_cy<27>_rt_10776 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6130_cy<28>_rt_10777 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6130_cy<29>_rt_10778 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6130_cy<30>_rt_10779 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6130_cy<31>_rt_10780 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<1>_rt  (
    .I0(spiflash_clk_5504),
    .O(\Madd_n6202_cy<1>_rt_10781 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5505),
    .O(\Madd_n6202_cy<2>_rt_10782 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2387),
    .O(\Madd_n6202_cy<3>_rt_10783 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2386),
    .O(\Madd_n6202_cy<4>_rt_10784 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2385),
    .O(\Madd_n6202_cy<5>_rt_10785 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2384),
    .O(\Madd_n6202_cy<6>_rt_10786 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2383),
    .O(\Madd_n6202_cy<7>_rt_10787 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2382),
    .O(\Madd_n6202_cy<8>_rt_10788 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2381),
    .O(\Madd_n6202_cy<9>_rt_10789 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2380),
    .O(\Madd_n6202_cy<10>_rt_10790 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2379),
    .O(\Madd_n6202_cy<11>_rt_10791 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2378),
    .O(\Madd_n6202_cy<12>_rt_10792 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2377),
    .O(\Madd_n6202_cy<13>_rt_10793 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2376),
    .O(\Madd_n6202_cy<14>_rt_10794 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2375),
    .O(\Madd_n6202_cy<15>_rt_10795 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2374),
    .O(\Madd_n6202_cy<16>_rt_10796 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2373),
    .O(\Madd_n6202_cy<17>_rt_10797 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2372),
    .O(\Madd_n6202_cy<18>_rt_10798 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2371),
    .O(\Madd_n6202_cy<19>_rt_10799 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2370),
    .O(\Madd_n6202_cy<20>_rt_10800 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2369),
    .O(\Madd_n6202_cy<21>_rt_10801 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2368),
    .O(\Madd_n6202_cy<22>_rt_10802 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2367),
    .O(\Madd_n6202_cy<23>_rt_10803 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_10804 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10805 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10806 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10807 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10808 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10809 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10810 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10811 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10812 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10813 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10814 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10815 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10816 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10817 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10818 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10819 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10820 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10821 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10822 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10823 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10824 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10825 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10826 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10827 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10828 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10829 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10830 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10831 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10832 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10833 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10834 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<62>_rt  (
    .I0(\picorv32/count_instr [62]),
    .O(\picorv32/Mcount_count_instr_cy<62>_rt_10835 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<61>_rt  (
    .I0(\picorv32/count_instr [61]),
    .O(\picorv32/Mcount_count_instr_cy<61>_rt_10836 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<60>_rt  (
    .I0(\picorv32/count_instr [60]),
    .O(\picorv32/Mcount_count_instr_cy<60>_rt_10837 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<59>_rt  (
    .I0(\picorv32/count_instr [59]),
    .O(\picorv32/Mcount_count_instr_cy<59>_rt_10838 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<58>_rt  (
    .I0(\picorv32/count_instr [58]),
    .O(\picorv32/Mcount_count_instr_cy<58>_rt_10839 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<57>_rt  (
    .I0(\picorv32/count_instr [57]),
    .O(\picorv32/Mcount_count_instr_cy<57>_rt_10840 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<56>_rt  (
    .I0(\picorv32/count_instr [56]),
    .O(\picorv32/Mcount_count_instr_cy<56>_rt_10841 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<55>_rt  (
    .I0(\picorv32/count_instr [55]),
    .O(\picorv32/Mcount_count_instr_cy<55>_rt_10842 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<54>_rt  (
    .I0(\picorv32/count_instr [54]),
    .O(\picorv32/Mcount_count_instr_cy<54>_rt_10843 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<53>_rt  (
    .I0(\picorv32/count_instr [53]),
    .O(\picorv32/Mcount_count_instr_cy<53>_rt_10844 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<52>_rt  (
    .I0(\picorv32/count_instr [52]),
    .O(\picorv32/Mcount_count_instr_cy<52>_rt_10845 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<51>_rt  (
    .I0(\picorv32/count_instr [51]),
    .O(\picorv32/Mcount_count_instr_cy<51>_rt_10846 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<50>_rt  (
    .I0(\picorv32/count_instr [50]),
    .O(\picorv32/Mcount_count_instr_cy<50>_rt_10847 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<49>_rt  (
    .I0(\picorv32/count_instr [49]),
    .O(\picorv32/Mcount_count_instr_cy<49>_rt_10848 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<48>_rt  (
    .I0(\picorv32/count_instr [48]),
    .O(\picorv32/Mcount_count_instr_cy<48>_rt_10849 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<47>_rt  (
    .I0(\picorv32/count_instr [47]),
    .O(\picorv32/Mcount_count_instr_cy<47>_rt_10850 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<46>_rt  (
    .I0(\picorv32/count_instr [46]),
    .O(\picorv32/Mcount_count_instr_cy<46>_rt_10851 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<45>_rt  (
    .I0(\picorv32/count_instr [45]),
    .O(\picorv32/Mcount_count_instr_cy<45>_rt_10852 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<44>_rt  (
    .I0(\picorv32/count_instr [44]),
    .O(\picorv32/Mcount_count_instr_cy<44>_rt_10853 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<43>_rt  (
    .I0(\picorv32/count_instr [43]),
    .O(\picorv32/Mcount_count_instr_cy<43>_rt_10854 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<42>_rt  (
    .I0(\picorv32/count_instr [42]),
    .O(\picorv32/Mcount_count_instr_cy<42>_rt_10855 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<41>_rt  (
    .I0(\picorv32/count_instr [41]),
    .O(\picorv32/Mcount_count_instr_cy<41>_rt_10856 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<40>_rt  (
    .I0(\picorv32/count_instr [40]),
    .O(\picorv32/Mcount_count_instr_cy<40>_rt_10857 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<39>_rt  (
    .I0(\picorv32/count_instr [39]),
    .O(\picorv32/Mcount_count_instr_cy<39>_rt_10858 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<38>_rt  (
    .I0(\picorv32/count_instr [38]),
    .O(\picorv32/Mcount_count_instr_cy<38>_rt_10859 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<37>_rt  (
    .I0(\picorv32/count_instr [37]),
    .O(\picorv32/Mcount_count_instr_cy<37>_rt_10860 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<36>_rt  (
    .I0(\picorv32/count_instr [36]),
    .O(\picorv32/Mcount_count_instr_cy<36>_rt_10861 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<35>_rt  (
    .I0(\picorv32/count_instr [35]),
    .O(\picorv32/Mcount_count_instr_cy<35>_rt_10862 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<34>_rt  (
    .I0(\picorv32/count_instr [34]),
    .O(\picorv32/Mcount_count_instr_cy<34>_rt_10863 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<33>_rt  (
    .I0(\picorv32/count_instr [33]),
    .O(\picorv32/Mcount_count_instr_cy<33>_rt_10864 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<32>_rt  (
    .I0(\picorv32/count_instr [32]),
    .O(\picorv32/Mcount_count_instr_cy<32>_rt_10865 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<31>_rt  (
    .I0(\picorv32/count_instr [31]),
    .O(\picorv32/Mcount_count_instr_cy<31>_rt_10866 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<30>_rt  (
    .I0(\picorv32/count_instr [30]),
    .O(\picorv32/Mcount_count_instr_cy<30>_rt_10867 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<29>_rt  (
    .I0(\picorv32/count_instr [29]),
    .O(\picorv32/Mcount_count_instr_cy<29>_rt_10868 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<28>_rt  (
    .I0(\picorv32/count_instr [28]),
    .O(\picorv32/Mcount_count_instr_cy<28>_rt_10869 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<27>_rt  (
    .I0(\picorv32/count_instr [27]),
    .O(\picorv32/Mcount_count_instr_cy<27>_rt_10870 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<26>_rt  (
    .I0(\picorv32/count_instr [26]),
    .O(\picorv32/Mcount_count_instr_cy<26>_rt_10871 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<25>_rt  (
    .I0(\picorv32/count_instr [25]),
    .O(\picorv32/Mcount_count_instr_cy<25>_rt_10872 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<24>_rt  (
    .I0(\picorv32/count_instr [24]),
    .O(\picorv32/Mcount_count_instr_cy<24>_rt_10873 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<23>_rt  (
    .I0(\picorv32/count_instr [23]),
    .O(\picorv32/Mcount_count_instr_cy<23>_rt_10874 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<22>_rt  (
    .I0(\picorv32/count_instr [22]),
    .O(\picorv32/Mcount_count_instr_cy<22>_rt_10875 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<21>_rt  (
    .I0(\picorv32/count_instr [21]),
    .O(\picorv32/Mcount_count_instr_cy<21>_rt_10876 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<20>_rt  (
    .I0(\picorv32/count_instr [20]),
    .O(\picorv32/Mcount_count_instr_cy<20>_rt_10877 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<19>_rt  (
    .I0(\picorv32/count_instr [19]),
    .O(\picorv32/Mcount_count_instr_cy<19>_rt_10878 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<18>_rt  (
    .I0(\picorv32/count_instr [18]),
    .O(\picorv32/Mcount_count_instr_cy<18>_rt_10879 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<17>_rt  (
    .I0(\picorv32/count_instr [17]),
    .O(\picorv32/Mcount_count_instr_cy<17>_rt_10880 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<16>_rt  (
    .I0(\picorv32/count_instr [16]),
    .O(\picorv32/Mcount_count_instr_cy<16>_rt_10881 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<15>_rt  (
    .I0(\picorv32/count_instr [15]),
    .O(\picorv32/Mcount_count_instr_cy<15>_rt_10882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<14>_rt  (
    .I0(\picorv32/count_instr [14]),
    .O(\picorv32/Mcount_count_instr_cy<14>_rt_10883 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<13>_rt  (
    .I0(\picorv32/count_instr [13]),
    .O(\picorv32/Mcount_count_instr_cy<13>_rt_10884 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<12>_rt  (
    .I0(\picorv32/count_instr [12]),
    .O(\picorv32/Mcount_count_instr_cy<12>_rt_10885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<11>_rt  (
    .I0(\picorv32/count_instr [11]),
    .O(\picorv32/Mcount_count_instr_cy<11>_rt_10886 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<10>_rt  (
    .I0(\picorv32/count_instr [10]),
    .O(\picorv32/Mcount_count_instr_cy<10>_rt_10887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<9>_rt  (
    .I0(\picorv32/count_instr [9]),
    .O(\picorv32/Mcount_count_instr_cy<9>_rt_10888 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<8>_rt  (
    .I0(\picorv32/count_instr [8]),
    .O(\picorv32/Mcount_count_instr_cy<8>_rt_10889 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<7>_rt  (
    .I0(\picorv32/count_instr [7]),
    .O(\picorv32/Mcount_count_instr_cy<7>_rt_10890 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<6>_rt  (
    .I0(\picorv32/count_instr [6]),
    .O(\picorv32/Mcount_count_instr_cy<6>_rt_10891 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<5>_rt  (
    .I0(\picorv32/count_instr [5]),
    .O(\picorv32/Mcount_count_instr_cy<5>_rt_10892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<4>_rt  (
    .I0(\picorv32/count_instr [4]),
    .O(\picorv32/Mcount_count_instr_cy<4>_rt_10893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<3>_rt  (
    .I0(\picorv32/count_instr [3]),
    .O(\picorv32/Mcount_count_instr_cy<3>_rt_10894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<2>_rt  (
    .I0(\picorv32/count_instr [2]),
    .O(\picorv32/Mcount_count_instr_cy<2>_rt_10895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<1>_rt  (
    .I0(\picorv32/count_instr [1]),
    .O(\picorv32/Mcount_count_instr_cy<1>_rt_10896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<62>_rt  (
    .I0(\picorv32/count_cycle [62]),
    .O(\picorv32/Mcount_count_cycle_cy<62>_rt_10897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<61>_rt  (
    .I0(\picorv32/count_cycle [61]),
    .O(\picorv32/Mcount_count_cycle_cy<61>_rt_10898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<60>_rt  (
    .I0(\picorv32/count_cycle [60]),
    .O(\picorv32/Mcount_count_cycle_cy<60>_rt_10899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<59>_rt  (
    .I0(\picorv32/count_cycle [59]),
    .O(\picorv32/Mcount_count_cycle_cy<59>_rt_10900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<58>_rt  (
    .I0(\picorv32/count_cycle [58]),
    .O(\picorv32/Mcount_count_cycle_cy<58>_rt_10901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<57>_rt  (
    .I0(\picorv32/count_cycle [57]),
    .O(\picorv32/Mcount_count_cycle_cy<57>_rt_10902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<56>_rt  (
    .I0(\picorv32/count_cycle [56]),
    .O(\picorv32/Mcount_count_cycle_cy<56>_rt_10903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<55>_rt  (
    .I0(\picorv32/count_cycle [55]),
    .O(\picorv32/Mcount_count_cycle_cy<55>_rt_10904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<54>_rt  (
    .I0(\picorv32/count_cycle [54]),
    .O(\picorv32/Mcount_count_cycle_cy<54>_rt_10905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<53>_rt  (
    .I0(\picorv32/count_cycle [53]),
    .O(\picorv32/Mcount_count_cycle_cy<53>_rt_10906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<52>_rt  (
    .I0(\picorv32/count_cycle [52]),
    .O(\picorv32/Mcount_count_cycle_cy<52>_rt_10907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<51>_rt  (
    .I0(\picorv32/count_cycle [51]),
    .O(\picorv32/Mcount_count_cycle_cy<51>_rt_10908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<50>_rt  (
    .I0(\picorv32/count_cycle [50]),
    .O(\picorv32/Mcount_count_cycle_cy<50>_rt_10909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<49>_rt  (
    .I0(\picorv32/count_cycle [49]),
    .O(\picorv32/Mcount_count_cycle_cy<49>_rt_10910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<48>_rt  (
    .I0(\picorv32/count_cycle [48]),
    .O(\picorv32/Mcount_count_cycle_cy<48>_rt_10911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<47>_rt  (
    .I0(\picorv32/count_cycle [47]),
    .O(\picorv32/Mcount_count_cycle_cy<47>_rt_10912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<46>_rt  (
    .I0(\picorv32/count_cycle [46]),
    .O(\picorv32/Mcount_count_cycle_cy<46>_rt_10913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<45>_rt  (
    .I0(\picorv32/count_cycle [45]),
    .O(\picorv32/Mcount_count_cycle_cy<45>_rt_10914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<44>_rt  (
    .I0(\picorv32/count_cycle [44]),
    .O(\picorv32/Mcount_count_cycle_cy<44>_rt_10915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<43>_rt  (
    .I0(\picorv32/count_cycle [43]),
    .O(\picorv32/Mcount_count_cycle_cy<43>_rt_10916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<42>_rt  (
    .I0(\picorv32/count_cycle [42]),
    .O(\picorv32/Mcount_count_cycle_cy<42>_rt_10917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<41>_rt  (
    .I0(\picorv32/count_cycle [41]),
    .O(\picorv32/Mcount_count_cycle_cy<41>_rt_10918 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<40>_rt  (
    .I0(\picorv32/count_cycle [40]),
    .O(\picorv32/Mcount_count_cycle_cy<40>_rt_10919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<39>_rt  (
    .I0(\picorv32/count_cycle [39]),
    .O(\picorv32/Mcount_count_cycle_cy<39>_rt_10920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<38>_rt  (
    .I0(\picorv32/count_cycle [38]),
    .O(\picorv32/Mcount_count_cycle_cy<38>_rt_10921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<37>_rt  (
    .I0(\picorv32/count_cycle [37]),
    .O(\picorv32/Mcount_count_cycle_cy<37>_rt_10922 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<36>_rt  (
    .I0(\picorv32/count_cycle [36]),
    .O(\picorv32/Mcount_count_cycle_cy<36>_rt_10923 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<35>_rt  (
    .I0(\picorv32/count_cycle [35]),
    .O(\picorv32/Mcount_count_cycle_cy<35>_rt_10924 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<34>_rt  (
    .I0(\picorv32/count_cycle [34]),
    .O(\picorv32/Mcount_count_cycle_cy<34>_rt_10925 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<33>_rt  (
    .I0(\picorv32/count_cycle [33]),
    .O(\picorv32/Mcount_count_cycle_cy<33>_rt_10926 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<32>_rt  (
    .I0(\picorv32/count_cycle [32]),
    .O(\picorv32/Mcount_count_cycle_cy<32>_rt_10927 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<31>_rt  (
    .I0(\picorv32/count_cycle [31]),
    .O(\picorv32/Mcount_count_cycle_cy<31>_rt_10928 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<30>_rt  (
    .I0(\picorv32/count_cycle [30]),
    .O(\picorv32/Mcount_count_cycle_cy<30>_rt_10929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<29>_rt  (
    .I0(\picorv32/count_cycle [29]),
    .O(\picorv32/Mcount_count_cycle_cy<29>_rt_10930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<28>_rt  (
    .I0(\picorv32/count_cycle [28]),
    .O(\picorv32/Mcount_count_cycle_cy<28>_rt_10931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<27>_rt  (
    .I0(\picorv32/count_cycle [27]),
    .O(\picorv32/Mcount_count_cycle_cy<27>_rt_10932 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<26>_rt  (
    .I0(\picorv32/count_cycle [26]),
    .O(\picorv32/Mcount_count_cycle_cy<26>_rt_10933 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<25>_rt  (
    .I0(\picorv32/count_cycle [25]),
    .O(\picorv32/Mcount_count_cycle_cy<25>_rt_10934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<24>_rt  (
    .I0(\picorv32/count_cycle [24]),
    .O(\picorv32/Mcount_count_cycle_cy<24>_rt_10935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<23>_rt  (
    .I0(\picorv32/count_cycle [23]),
    .O(\picorv32/Mcount_count_cycle_cy<23>_rt_10936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<22>_rt  (
    .I0(\picorv32/count_cycle [22]),
    .O(\picorv32/Mcount_count_cycle_cy<22>_rt_10937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<21>_rt  (
    .I0(\picorv32/count_cycle [21]),
    .O(\picorv32/Mcount_count_cycle_cy<21>_rt_10938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<20>_rt  (
    .I0(\picorv32/count_cycle [20]),
    .O(\picorv32/Mcount_count_cycle_cy<20>_rt_10939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<19>_rt  (
    .I0(\picorv32/count_cycle [19]),
    .O(\picorv32/Mcount_count_cycle_cy<19>_rt_10940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<18>_rt  (
    .I0(\picorv32/count_cycle [18]),
    .O(\picorv32/Mcount_count_cycle_cy<18>_rt_10941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<17>_rt  (
    .I0(\picorv32/count_cycle [17]),
    .O(\picorv32/Mcount_count_cycle_cy<17>_rt_10942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<16>_rt  (
    .I0(\picorv32/count_cycle [16]),
    .O(\picorv32/Mcount_count_cycle_cy<16>_rt_10943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<15>_rt  (
    .I0(\picorv32/count_cycle [15]),
    .O(\picorv32/Mcount_count_cycle_cy<15>_rt_10944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<14>_rt  (
    .I0(\picorv32/count_cycle [14]),
    .O(\picorv32/Mcount_count_cycle_cy<14>_rt_10945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<13>_rt  (
    .I0(\picorv32/count_cycle [13]),
    .O(\picorv32/Mcount_count_cycle_cy<13>_rt_10946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<12>_rt  (
    .I0(\picorv32/count_cycle [12]),
    .O(\picorv32/Mcount_count_cycle_cy<12>_rt_10947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<11>_rt  (
    .I0(\picorv32/count_cycle [11]),
    .O(\picorv32/Mcount_count_cycle_cy<11>_rt_10948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<10>_rt  (
    .I0(\picorv32/count_cycle [10]),
    .O(\picorv32/Mcount_count_cycle_cy<10>_rt_10949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<9>_rt  (
    .I0(\picorv32/count_cycle [9]),
    .O(\picorv32/Mcount_count_cycle_cy<9>_rt_10950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<8>_rt  (
    .I0(\picorv32/count_cycle [8]),
    .O(\picorv32/Mcount_count_cycle_cy<8>_rt_10951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<7>_rt  (
    .I0(\picorv32/count_cycle [7]),
    .O(\picorv32/Mcount_count_cycle_cy<7>_rt_10952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<6>_rt  (
    .I0(\picorv32/count_cycle [6]),
    .O(\picorv32/Mcount_count_cycle_cy<6>_rt_10953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<5>_rt  (
    .I0(\picorv32/count_cycle [5]),
    .O(\picorv32/Mcount_count_cycle_cy<5>_rt_10954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<4>_rt  (
    .I0(\picorv32/count_cycle [4]),
    .O(\picorv32/Mcount_count_cycle_cy<4>_rt_10955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<3>_rt  (
    .I0(\picorv32/count_cycle [3]),
    .O(\picorv32/Mcount_count_cycle_cy<3>_rt_10956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<2>_rt  (
    .I0(\picorv32/count_cycle [2]),
    .O(\picorv32/Mcount_count_cycle_cy<2>_rt_10957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<1>_rt  (
    .I0(\picorv32/count_cycle [1]),
    .O(\picorv32/Mcount_count_cycle_cy<1>_rt_10958 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1579<3>1  (
    .I0(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I1(\picorv32/reg_out [3]),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [3]),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/_n1579<4>1_6115 ),
    .O(\picorv32/_n1579<3>1_10986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt  (
    .I0(\picorv32/timer [0]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_10987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt  (
    .I0(\picorv32/reg_pc [30]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_10988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt  (
    .I0(\picorv32/reg_pc [29]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_10989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt  (
    .I0(\picorv32/reg_pc [28]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_10990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt  (
    .I0(\picorv32/reg_pc [27]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_10991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt  (
    .I0(\picorv32/reg_pc [26]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_10992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt  (
    .I0(\picorv32/reg_pc [25]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_10993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt  (
    .I0(\picorv32/reg_pc [24]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_10994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt  (
    .I0(\picorv32/reg_pc [23]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_10995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt  (
    .I0(\picorv32/reg_pc [22]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_10996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt  (
    .I0(\picorv32/reg_pc [21]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_10997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt  (
    .I0(\picorv32/reg_pc [20]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_10998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt  (
    .I0(\picorv32/reg_pc [19]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_10999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt  (
    .I0(\picorv32/reg_pc [18]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_11000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt  (
    .I0(\picorv32/reg_pc [17]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_11001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt  (
    .I0(\picorv32/reg_pc [16]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_11002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt  (
    .I0(\picorv32/reg_pc [15]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_11003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt  (
    .I0(\picorv32/reg_pc [14]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_11004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt  (
    .I0(\picorv32/reg_pc [13]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_11005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt  (
    .I0(\picorv32/reg_pc [12]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_11006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt  (
    .I0(\picorv32/reg_pc [11]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_11007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt  (
    .I0(\picorv32/reg_pc [10]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_11008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt  (
    .I0(\picorv32/reg_pc [9]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_11009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt  (
    .I0(\picorv32/reg_pc [8]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_11010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt  (
    .I0(\picorv32/reg_pc [7]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_11011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt  (
    .I0(\picorv32/reg_pc [6]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_11012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt  (
    .I0(\picorv32/reg_pc [5]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_11013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt  (
    .I0(\picorv32/reg_pc [4]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_11014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt  (
    .I0(\picorv32/reg_pc [3]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_11015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_11016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_xor<63>_rt  (
    .I0(\picorv32/count_instr [63]),
    .O(\picorv32/Mcount_count_instr_xor<63>_rt_11017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_xor<63>_rt  (
    .I0(\picorv32/count_cycle [63]),
    .O(\picorv32/Mcount_count_cycle_xor<63>_rt_11018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt  (
    .I0(\picorv32/reg_pc [31]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_11020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt  (
    .I0(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_11021 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_11022),
    .R(sys_rst),
    .Q(spiflash_clk_5504)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_11023),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_11024),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2170)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_11025),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2186)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_11026),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2256)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2255),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_11027)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_11027),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2255)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_11028),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2257)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1466),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_11029)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_11029),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1466)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_11030),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1467)
  );
  FDR   \picorv32/pcpi_valid  (
    .C(sys_clk),
    .D(\picorv32/pcpi_valid_rstpot_11031 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_valid_7843 )
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_11032 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 )
  );
  FDS   \picorv32/pcpi_mul/mul_waiting  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_waiting_rstpot_11033 ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_waiting_8714 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_11034),
    .Q(basesoc_sram_bus_ack_846)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_11035),
    .Q(opsis_i2c_slave_addr_re_1220)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_11036),
    .Q(basesoc_interface_we_1266)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_BRB0_11083),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .O(half_rate_phy_phase_sel)
  );
  FD   \picorv32/is_lui_auipc_jal_jalr_addi_add_sub  (
    .C(sys_clk),
    .D(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_11037 ),
    .Q(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_8203 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wr  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .Q(\picorv32/pcpi_mul/pcpi_wr_8349 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_q_rstpot_11039 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_q_9639 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_rstpot_11040 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_8316 )
  );
  FD   \picorv32/pcpi_div/outsign  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/outsign_rstpot_11041 ),
    .Q(\picorv32/pcpi_div/outsign_9543 )
  );
  FD   \picorv32/mem_do_wdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata_rstpot_11042 ),
    .Q(\picorv32/mem_do_wdata_8125 )
  );
  FD   \picorv32/mem_do_rdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata_rstpot_11043 ),
    .Q(\picorv32/mem_do_rdata_8126 )
  );
  FD   \picorv32/mem_do_rinst  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst_rstpot_11044 ),
    .Q(\picorv32/mem_do_rinst_7805 )
  );
  FD   \picorv32/mem_valid  (
    .C(sys_clk),
    .D(\picorv32/mem_valid_rstpot1_11045 ),
    .Q(\picorv32/mem_valid_460 )
  );
  FD   \picorv32/mem_do_prefetch  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch_rstpot1_11046 ),
    .Q(\picorv32/mem_do_prefetch_7841 )
  );
  FD   \picorv32/mem_instr  (
    .C(sys_clk),
    .D(\picorv32/mem_instr_rstpot1_11047 ),
    .Q(\picorv32/mem_instr_461 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_clear11_FRB (
    .C(sys_clk),
    .D(N1437),
    .R(sys_rst),
    .Q(suart_rx_clear11_FRB_6068)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N1438),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB (
    .C(sys_clk),
    .D(N1439),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB (
    .C(sys_clk),
    .D(N1440),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n124491_FRB (
    .C(sys_clk),
    .D(N1441),
    .R(sys_rst),
    .Q(_n124491_FRB_3417)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_cas_n_1251),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_3_11271),
    .O(N1442)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_ras_n_1252),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_3_11271),
    .O(N1444)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record0_cas_n_BRB1_11063),
    .I2(half_rate_phy_record0_ras_n_BRB2_11067),
    .I3(half_rate_phy_record0_ras_n_BRB3_11068),
    .I4(half_rate_phy_record0_cas_n_BRB4_11066),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_we_n_1253),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_4_11272),
    .O(N1446)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record0_cas_n_BRB1_11063),
    .I2(half_rate_phy_record0_we_n_BRB2_11069),
    .I3(half_rate_phy_record0_we_n_BRB3_11070),
    .I4(half_rate_phy_record0_cas_n_BRB4_11066),
    .O(half_rate_phy_record0_we_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_cas_n_1254),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_4_11272),
    .O(N1448)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_ras_n_1255),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_4_11272),
    .O(N1450)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record1_cas_n_BRB1_11071),
    .I2(half_rate_phy_record1_ras_n_BRB2_11075),
    .I3(half_rate_phy_record1_ras_n_BRB3_11076),
    .I4(half_rate_phy_record1_cas_n_BRB4_11074),
    .O(half_rate_phy_record1_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_we_n_1256),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_4_11272),
    .O(N1452)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record1_cas_n_BRB1_11071),
    .I2(half_rate_phy_record1_we_n_BRB2_11077),
    .I3(half_rate_phy_record1_we_n_BRB3_11078),
    .I4(half_rate_phy_record1_cas_n_BRB4_11074),
    .O(half_rate_phy_record1_we_n)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_phaseinjector2_command_issue_re1 (
    .I0(_n124491_FRB_3417),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 ),
    .I2(basesoc_interface_we_2_11278),
    .O(basesoc_sdram_phaseinjector2_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_2_1_11267),
    .I1(basesoc_interface_adr_1_1_11273),
    .I2(basesoc_interface_adr_5_2_11274),
    .I3(basesoc_interface_we_1_11275),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 ),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  LUT5 #(
    .INIT ( 32'hF007F00F ))
  _n103021 (
    .I0(basesoc_interface_we_1_11275),
    .I1(_n123711_FRB_3418),
    .I2(basesoc_sdram_storage_full_0_4_11272),
    .I3(phase_sel_3_11269),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 ),
    .O(_n10302)
  );
  LUT6 #(
    .INIT ( 64'hFF0000BFFF0000FF ))
  _n103201 (
    .I0(basesoc_interface_adr_5_2_11274),
    .I1(basesoc_interface_we_1_11275),
    .I2(basesoc_zero_clear11_FRB_6054),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 ),
    .O(_n10320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_clear11_FRB (
    .C(sys_clk),
    .D(N1457),
    .R(sys_rst),
    .Q(basesoc_zero_clear11_FRB_6054)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n123711_FRB (
    .C(sys_clk),
    .D(N1458),
    .R(sys_rst),
    .Q(_n123711_FRB_3418)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_11061)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_4_11277),
    .Q(half_rate_phy_record0_cas_n_BRB0_11062)
  );
  FD   half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_cas_n_BRB1_11063)
  );
  FD   half_rate_phy_record0_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB2_11064)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1442),
    .Q(half_rate_phy_record0_cas_n_BRB3_11065)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10302),
    .Q(half_rate_phy_record0_cas_n_BRB4_11066)
  );
  FD   half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB2_11067)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1444),
    .Q(half_rate_phy_record0_ras_n_BRB3_11068)
  );
  FD   half_rate_phy_record0_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB2_11069)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1446),
    .Q(half_rate_phy_record0_we_n_BRB3_11070)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_11071)
  );
  FD   half_rate_phy_record1_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .Q(half_rate_phy_record1_cas_n_BRB2_11072)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1448),
    .Q(half_rate_phy_record1_cas_n_BRB3_11073)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10320),
    .Q(half_rate_phy_record1_cas_n_BRB4_11074)
  );
  FD   half_rate_phy_record1_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .Q(half_rate_phy_record1_ras_n_BRB2_11075)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1450),
    .Q(half_rate_phy_record1_ras_n_BRB3_11076)
  );
  FD   half_rate_phy_record1_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .Q(half_rate_phy_record1_we_n_BRB2_11077)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1452),
    .Q(half_rate_phy_record1_we_n_BRB3_11078)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_11079)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_5_11276),
    .Q(half_rate_phy_record0_reset_n_BRB1_11080)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_11081)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_11082)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_phase_sel_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5144),
    .Q(half_rate_phy_phase_sel_BRB0_11083)
  );
  FD   half_rate_phy_phase_sel_BRB1 (
    .C(sdram_half_clk),
    .D(Result2),
    .Q(half_rate_phy_phase_sel_BRB1_11084)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_11085)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o7_10105),
    .Q(new_master_wdata_ready0_BRB1_11086)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o8_10106),
    .Q(new_master_wdata_ready0_BRB2_11087)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o9_10107),
    .Q(new_master_wdata_ready0_BRB3_11088)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o5_10103),
    .Q(new_master_wdata_ready0_BRB4_11089)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o6_10104),
    .Q(new_master_wdata_ready0_BRB5_11090)
  );
  LUT4 #(
    .INIT ( 16'hBFFF ))
  half_rate_phy_dfi_p1_wrdata_en1_SW0 (
    .I0(basesoc_interface_adr_5_1_11265),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_11266 ),
    .I2(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I3(basesoc_zero_clear11_FRB_6054),
    .O(N1516)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEEAAAAAAEEFA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_258),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_1177),
    .I2(basesoc_interface_we_1_11275),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(N1516),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_11085),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_11092)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_11092),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_11093)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_11093),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_11105)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N1573),
    .Q(new_master_rdata_valid3_BRB1_11106)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N1574),
    .Q(new_master_rdata_valid3_BRB2_11107)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N1575),
    .Q(new_master_rdata_valid3_BRB3_11108)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N1576),
    .Q(new_master_rdata_valid3_BRB4_11109)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N1577),
    .Q(new_master_rdata_valid3_BRB5_11110)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N1581),
    .Q(new_master_rdata_valid2_BRB6_11111)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N1582),
    .Q(new_master_rdata_valid2_BRB7_11112)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N1583),
    .Q(new_master_rdata_valid2_BRB8_11113)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N1584),
    .Q(new_master_rdata_valid2_BRB9_11114)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N1594),
    .Q(half_rate_phy_rddata_sr_1_BRB4_11120)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N1595),
    .Q(half_rate_phy_rddata_sr_1_BRB5_11121)
  );
  FD   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .D(N1664),
    .Q(half_rate_phy_rddata_sr_2_BRB10_11150)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_11182),
    .Q(wr_data_en_d_258)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_8697 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102431 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n10243)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102491 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n10249)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102551 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n10255)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102611 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n10261)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102671 (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n10267)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102731 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n10273)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102791 (
    .I0(basesoc_sdram_bankmachine6_cmd_valid),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n10279)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102851 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n10285)
  );
  LUT6 #(
    .INIT ( 64'hCCCC0000C8CC0000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o1 (
    .I0(basesoc_sdram_trrdcon_ready_2333),
    .I1(_n6883),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I1(basesoc_sdram_bankmachine0_row_opened_2285),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I1(basesoc_sdram_bankmachine1_row_opened_2290),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I1(basesoc_sdram_bankmachine2_row_opened_2295),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I1(basesoc_sdram_bankmachine3_row_opened_2300),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I1(basesoc_sdram_bankmachine4_row_opened_2305),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I1(basesoc_sdram_bankmachine5_row_opened_2310),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I1(basesoc_sdram_bankmachine6_row_opened_2315),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I1(basesoc_sdram_bankmachine7_row_opened_2320),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(_n10978_inv),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2286),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_10686)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine1_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(_n10988_inv),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2291),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_10687)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(_n10998_inv),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2296),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_10691)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine3_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(_n11008_inv),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2301),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_10695)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine4_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(_n11018_inv),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2306),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_10698)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine5_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(_n11028_inv),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2311),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_10700)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(_n11038_inv),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2316),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_10702)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine7_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(_n11048_inv),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2321),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_10706)
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n11060_inv),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I2(sys_rst),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_ready_2334),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_10710)
  );
  LUT6 #(
    .INIT ( 64'h00A2A2A200808080 ))
  \picorv32/mem_valid_rstpot1  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/_n1401_inv_6881 ),
    .I2(\picorv32/mem_state[1]_mem_valid_Mux_54_o ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(\picorv32/trap_8201 ),
    .I5(\picorv32/mem_valid_460 ),
    .O(\picorv32/mem_valid_rstpot1_11045 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_289_o),
    .I1(basesoc_zero_old_trigger_904),
    .I2(basesoc_zero_clear),
    .I3(basesoc_zero_pending_2273),
    .O(basesoc_zero_pending_glue_set_10676)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1727_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(spiflash_dq_oe_2282),
    .O(spiflash_dq_oe_glue_set_10683)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2283),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_1728_o ),
    .O(spiflash_cs_n_glue_rst_10684)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_pending_2278),
    .I1(suart_tx_clear),
    .I2(suart_tx_old_trigger_972),
    .I3(suart_tx_trigger),
    .O(suart_tx_pending_glue_set_10679)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_973),
    .I1(suart_rx_fifo_readable_2281),
    .I2(suart_rx_clear),
    .I3(suart_rx_pending_2279),
    .O(suart_rx_pending_glue_set_10680)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[0]),
    .I1(basesoc_counter[1]),
    .I2(n0012),
    .I3(sys_rst),
    .O(basesoc_interface_we_rstpot_11036)
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \picorv32/pcpi_mul/mul_waiting_rstpot  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/pcpi_wait_q_8924 ),
    .I2(\picorv32/pcpi_mul/pcpi_wait_8350 ),
    .I3(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_waiting_rstpot_11033 )
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_data_bit_1467),
    .I5(opsis_i2c_data_drv_2274),
    .O(opsis_i2c_sda_drv_reg_glue_set_10713)
  );
  LUT4 #(
    .INIT ( 16'h2722 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2275),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_fifo_readable_2280),
    .O(suart_tx_busy_glue_set_10678)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/pcpi_div/running_glue_set  (
    .I0(\picorv32/pcpi_div/running_9478 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/running_glue_set_10749 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I3(sys_rst),
    .I4(\basesoc_interface_adr[0] ),
    .O(opsis_i2c_slave_addr_re_rstpot_11035)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  wr_data_en_d_rstpot_SW0 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I1(basesoc_zero_clear11_FRB_6054),
    .I2(\basesoc_interface_adr[5] ),
    .O(N1741)
  );
  LUT6 #(
    .INIT ( 64'h1010111000000100 ))
  wr_data_en_d_rstpot (
    .I0(phase_sel_256),
    .I1(sys2x_rst),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .I4(N1741),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1177),
    .O(wr_data_en_d_rstpot_11182)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  suart_tx_fifo_readable_glue_set (
    .I0(n0176),
    .I1(suart_sink_ready_908),
    .I2(suart_tx_fifo_readable_2280),
    .O(suart_tx_fifo_readable_glue_set_10712)
  );
  LUT5 #(
    .INIT ( 32'h555D0008 ))
  \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot  (
    .I0(\picorv32/mem_do_rinst_mem_done_AND_1112_o ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o1 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_11032 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(Mcount_suart_tx_fifo_level0_lut[3]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_wrport_we),
    .I2(Mcount_suart_rx_fifo_level0_lut[3]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(Mcount_suart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2256),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_11026)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2257),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 ),
    .I3(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_11028)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_data_drv_2274),
    .I2(opsis_i2c_data_drv_stop),
    .O(opsis_i2c_data_drv_glue_set_10675)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(opsis_i2c_fx2_reset_storage_full_2170),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_11024)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  opsisi2c_storage_full_rstpot (
    .I0(opsisi2c_storage_full_2186),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_11025)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n10005),
    .I4(opsis_i2c_data_bit_1467),
    .O(opsis_i2c_data_bit_rstpot_11030)
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine0_row_opened_2285),
    .I1(n0518),
    .I2(basesoc_sdram_bankmachine0_row_close),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(N1743)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5068),
    .I3(bankmachine0_state_FSM_FFd3_5067),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1743),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_2290),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(basesoc_sdram_bankmachine1_row_close),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(N1745)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I1(bankmachine1_state_FSM_FFd1_1276),
    .I2(bankmachine1_state_FSM_FFd2_5073),
    .I3(bankmachine1_state_FSM_FFd3_5072),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1745),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_2295),
    .I1(n0693),
    .I2(basesoc_sdram_bankmachine2_row_close),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(N1747)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd2_5063),
    .I3(bankmachine2_state_FSM_FFd3_5062),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1747),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_2300),
    .I1(n0780),
    .I2(basesoc_sdram_bankmachine3_row_close),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(N1749)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I1(bankmachine3_state_FSM_FFd1_1280),
    .I2(bankmachine3_state_FSM_FFd2_5083),
    .I3(bankmachine3_state_FSM_FFd3_5082),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1749),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine4_row_opened_2305),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I2(basesoc_sdram_bankmachine4_row_close),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(N1751)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd2_5088),
    .I3(bankmachine4_state_FSM_FFd3_5087),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1751),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine5_row_opened_2310),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I2(basesoc_sdram_bankmachine5_row_close),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(N1753)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd2_5078),
    .I3(bankmachine5_state_FSM_FFd3_5077),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1753),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine6_row_opened_2315),
    .I1(n1041),
    .I2(basesoc_sdram_bankmachine6_row_close),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(N1755)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5093),
    .I3(bankmachine6_state_FSM_FFd3_5092),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1755),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine7_row_opened_2320),
    .I1(n1128),
    .I2(basesoc_sdram_bankmachine7_row_close),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(N1757)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd2_5098),
    .I3(bankmachine7_state_FSM_FFd3_5097),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1757),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N1759)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I3(N1759),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .O(N1761)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I3(N1761),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_SW0  (
    .I0(basesoc_sdram_choose_req_grant_SF90),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6079 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(N1763)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I4(N1763),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_9988 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT26_SW0  (
    .I0(dna_status[1]),
    .I1(_n12386),
    .I2(dna_status[41]),
    .I3(_n123711_FRB_3418),
    .I4(dna_status[49]),
    .I5(_n12368),
    .O(N1765)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT26  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_10168 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_10169 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ),
    .I5(N1765),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<3>11  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/rs2 [63]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [62]),
    .I4(\picorv32/pcpi_mul/rs2 [62]),
    .I5(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o14_SW0  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [15]),
    .I2(\picorv32/mem_rdata_q [16]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [6]),
    .I5(\picorv32/mem_rdata_q [3]),
    .O(N1767)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o14  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .I1(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(N1767),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o12 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o7_SW0  (
    .I0(\picorv32/reg_op2_10_7663 ),
    .I1(\picorv32/reg_op2_11_7664 ),
    .I2(\picorv32/reg_op2_12_7665 ),
    .I3(\picorv32/reg_op2_13_7666 ),
    .I4(\picorv32/reg_op2_14_7667 ),
    .I5(\picorv32/reg_op2_15_7668 ),
    .O(N1769)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_578_o7  (
    .I0(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o1_10619 ),
    .I1(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o2_10620 ),
    .I2(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o3_10621 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o4_10622 ),
    .I4(\picorv32/reg_op2_0_7180 ),
    .I5(N1769),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o7_10623 )
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n10243),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_10685)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n10243),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_10688)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n10249),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_10689)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n10249),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_10690)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10255),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_10692)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10255),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_10693)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10261),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_10694)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10261),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_10696)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10267),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_10697)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10267),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_10699)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10273),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_10701)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10273),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_10703)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10279),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_10704)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10279),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_10705)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10285),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_10708)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10285),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_10709)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_div/pcpi_wait_q_rstpot  (
    .I0(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I1(sys_rst_INV_584_o_3386),
    .O(\picorv32/pcpi_div/pcpi_wait_q_rstpot_11039 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \picorv32/pcpi_div/pcpi_wait_rstpot  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/instr_rem_9475 ),
    .I4(\picorv32/pcpi_div/instr_remu_9474 ),
    .O(\picorv32/pcpi_div/pcpi_wait_rstpot_11040 )
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_ltu_cy<15>  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/reg_op2_30_7683 ),
    .I2(\picorv32/reg_op2_31_7684 ),
    .I3(\picorv32/reg_op1_31_7714 ),
    .I4(\picorv32/Mcompar_alu_ltu_cy [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [15])
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_lts_cy<15>  (
    .I0(\picorv32/reg_op1_30_7713 ),
    .I1(\picorv32/reg_op2_30_7683 ),
    .I2(\picorv32/reg_op1_31_7714 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .I4(\picorv32/Mcompar_alu_lts_cy [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [15])
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready2_6032),
    .I2(basesoc_port_cmd_ready14_6053),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready4),
    .I2(litedramwishbone2native_state_FSM_FFd3_2989),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_2989),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4>_01  (
    .I0(\picorv32/decoded_rs1 [4]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [19]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3>_01  (
    .I0(\picorv32/decoded_rs1 [3]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [18]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2>_01  (
    .I0(\picorv32/decoded_rs1 [2]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [17]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1>_01  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [16]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0>_01  (
    .I0(\picorv32/decoded_rs1 [0]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [15]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5>_01  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5>_0_0 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW1  (
    .I0(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I2(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I4(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .O(N1771)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA0888 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_do_prefetch_7841 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/mem_do_rdata_8126 ),
    .I5(N1771),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_6106 )
  );
  LUT4 #(
    .INIT ( 16'hFF2A ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o13_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I1(\picorv32/alu_out_0_7318 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o11 ),
    .O(N1773)
  );
  LUT6 #(
    .INIT ( 64'h8080800088888000 ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2501_o13  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I2(\picorv32/mem_do_rinst_7805 ),
    .I3(N1773),
    .I4(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .I5(\picorv32/mem_do_prefetch_7841 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2501_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5_SW0 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_9800),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_9798),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_9799),
    .O(N1775)
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5 (
    .I0(rhs_array_muxed6),
    .I1(basesoc_sdram_choose_req_cmd_ready),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I5(N1775),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6_SW0  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_10599 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I3(\picorv32/reg_op1_7_7690 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ),
    .O(N1777)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(\picorv32/latched_is_lh_8129 ),
    .I4(\picorv32/latched_is_lu_8130 ),
    .I5(N1777),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out16),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out1),
    .O(N1779)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1779),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_10276 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out15),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out),
    .O(N1781)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1781),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_10280 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out21),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out7),
    .O(N1783)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1783),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_10284 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out20),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out6),
    .O(N1785)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1785),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_10288 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out19),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out4),
    .O(N1787)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1787),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_10292 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out18),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out3),
    .O(N1789)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1789),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_10296 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out17),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out2),
    .O(N1791)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_8128 ),
    .I3(N1791),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_6107 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_10300 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>22 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>27 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready3_6047),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2989),
    .I3(basesoc_port_cmd_ready4),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>22 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>27 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready3_6047),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>21 )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_SW0  (
    .I0(\picorv32/decoder_trigger_8209 ),
    .I1(\picorv32/do_waitirq_8134 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(N1793)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AA888 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4  (
    .I0(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I1(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o12 ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o11 ),
    .I3(N1793),
    .I4(\picorv32/instr_jal_7727 ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_10223 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_10224 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>28 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT6 #(
    .INIT ( 64'hF3FF5155F3FFF3FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_SW0  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I2(\basesoc_interface_adr[3] ),
    .I3(dna_status[14]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(dna_status[22]),
    .O(N1795)
  );
  LUT5 #(
    .INIT ( 32'h55040404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(N1795),
    .I3(dna_status[6]),
    .I4(_n123861_6049),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(_n123861_6049),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(suart_rx_clear11_FRB_6068),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[2]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA88A888A888A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT66  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(_n123831),
    .I2(_n123771),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT65_9781 )
  );
  LUT5 #(
    .INIT ( 32'h22EC22A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84  (
    .I0(suart_rx_clear11_FRB_6068),
    .I1(\basesoc_interface_adr[4] ),
    .I2(dna_status[31]),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83_10183 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n124161),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(_n124161),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(_n124161),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[1]),
    .O(\Result<1>10 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<12>_SW1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [12]),
    .O(N1797)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<12>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1797),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<12>_7224 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<13>_SW1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [13]),
    .O(N1799)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<13>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1799),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<13>_7225 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<14>_SW1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [14]),
    .O(N1801)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<14>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1801),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<14>_7226 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<15>_SW1  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [15]),
    .O(N1803)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<15>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1803),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<15>_7227 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<16>_SW1  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [16]),
    .O(N1805)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<16>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1805),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<16>_7228 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<17>_SW1  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [17]),
    .O(N1807)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<17>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1807),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<17>_7229 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<18>_SW1  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [18]),
    .O(N1809)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<18>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1809),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<18>_7230 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<19>_SW1  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/instr_auipc_7728 ),
    .I2(\picorv32/instr_lui_7729 ),
    .I3(\picorv32/instr_jal_7727 ),
    .I4(\picorv32/decoded_imm_uj [19]),
    .O(N1811)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<19>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_277_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .I4(N1811),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<19>_7231 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1_SW1  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(opsisi2c_state_FSM_FFd4_1270),
    .O(N1813)
  );
  LUT6 #(
    .INIT ( 64'hF111111101111111 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(N1813),
    .I2(basesoc_interface_we_1266),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2_SW1  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsis_i2c_scl_i_1456),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .O(N1815)
  );
  LUT6 #(
    .INIT ( 64'hF222222202222222 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(N1815),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(basesoc_interface_we_1266),
    .I4(suart_rx_clear11_FRB_6068),
    .I5(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFAF8A800AA808000 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy<1>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rs2 [61]),
    .I4(\picorv32/pcpi_mul/rd [61]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFF ))
  \picorv32/cpu_state_FSM_FFd5-In_SW0  (
    .I0(\picorv32/pcpi_timeout_8200 ),
    .I1(\picorv32/instr_ecall_ebreak_8062 ),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .O(N1228)
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n10412_inv1 (
    .I0(suart_tx_busy_2275),
    .I1(suart_uart_clk_txen_939),
    .I2(suart_tx_fifo_readable_2280),
    .I3(suart_sink_ready_908),
    .O(_n10412_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(suart_rx_clear11_FRB_6068),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(suart_rx_clear11_FRB_6068),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<1>11  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [60]),
    .I4(\picorv32/pcpi_mul/rs2 [60]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [1])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle110  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out13),
    .O(\picorv32/mem_rdata_latched_noshuffle [0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle121  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out26),
    .O(\picorv32/mem_rdata_latched_noshuffle [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle181  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out1),
    .O(\picorv32/mem_rdata_latched_noshuffle [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle211  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out4),
    .O(\picorv32/mem_rdata_latched_noshuffle [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle221  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out6),
    .O(\picorv32/mem_rdata_latched_noshuffle [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle231  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched_noshuffle [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle241  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out7),
    .O(\picorv32/mem_rdata_latched_noshuffle [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle251  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_latched_noshuffle [31])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle261  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out9),
    .O(\picorv32/mem_rdata_latched_noshuffle [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle271  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out10),
    .O(\picorv32/mem_rdata_latched_noshuffle [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle281  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out11),
    .O(\picorv32/mem_rdata_latched_noshuffle [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle291  (
    .I0(\picorv32/mem_rdata_q [6]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out12),
    .O(\picorv32/mem_rdata_latched_noshuffle [6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2FFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n6883),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(basesoc_sdram_trrdcon_ready_2333),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10496_inv1 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2289),
    .O(_n10496_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10514_inv1 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2294),
    .O(_n10514_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10532_inv1 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2299),
    .O(_n10532_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10550_inv1 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2304),
    .O(_n10550_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10568_inv1 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2309),
    .O(_n10568_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10586_inv1 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_valid),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2314),
    .O(_n10586_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10604_inv1 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_valid),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2319),
    .O(_n10604_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10622_inv1 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_valid),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2324),
    .O(_n10622_inv)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o9 (
    .I0(rhs_array_muxed6),
    .I1(basesoc_sdram_choose_req_cmd_ready),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_9783),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_9785),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o6_9787),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_9789),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o9 (
    .I0(rhs_array_muxed6),
    .I1(basesoc_sdram_choose_req_cmd_ready),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_9791),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_9793),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_9795),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_9797),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o)
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_req_cmd_ready),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_9810 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle191  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out2),
    .O(\picorv32/mem_rdata_latched_noshuffle [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle201  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched_noshuffle [27])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1115_o1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1115_o )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .I1(basesoc_sdram_bankmachine0_row_opened_2285),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653),
    .O(N1172)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2295),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745),
    .O(N1180)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2305),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837),
    .O(N1188)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2315),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929),
    .O(N1196)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_req_cmd_ready),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_record0_address[9]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_record0_address[8]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_record0_address[7]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_record0_address[6]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_record0_address[5]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_record0_address[4]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_record0_address[3]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_record0_address[2]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_record0_address[1]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_record0_address[13]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_record0_address[12]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_record0_address[11]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_record0_address[10]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_record0_address[0]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_record0_bank[2]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_record0_bank[1]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_record0_bank[0]),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mcount_half_rate_phy_phase_sel_xor<0>11  (
    .I0(half_rate_phy_phase_sel_BRB0_11083),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .O(Result2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle71  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched_noshuffle [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle81  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched_noshuffle [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle91  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched_noshuffle [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle101  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched_noshuffle [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle111  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched_noshuffle [19])
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .I1(basesoc_sdram_bankmachine1_row_opened_2290),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699),
    .O(N1176)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2300),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine5_row_opened_2310),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883),
    .O(N1192)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2320),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975),
    .O(N1200)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[15] ),
    .I2(\picorv32/latched_is_lh_8129 ),
    .I3(\picorv32/latched_is_lu_8130 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_10603 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>3 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_394_o2),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_cmd_ready),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_10077 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_10080 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_10084 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle41  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out19),
    .O(\picorv32/mem_rdata_latched_noshuffle [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle51  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out20),
    .O(\picorv32/mem_rdata_latched_noshuffle [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle61  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out21),
    .O(\picorv32/mem_rdata_latched_noshuffle [14])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0780<3>1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0780)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  basesoc_port_cmd_ready32_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(N1148)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1 (
    .I0(n0012),
    .I1(basesoc_slave_sel[4]),
    .I2(cache_state_FSM_FFd2_5058),
    .I3(cache_state_FSM_FFd3_5057),
    .I4(rhs_array_muxed47),
    .I5(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle210  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out17),
    .O(\picorv32/mem_rdata_latched_noshuffle [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle33  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out18),
    .O(\picorv32/mem_rdata_latched_noshuffle [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle131  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/mem_rdata_latched_noshuffle [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle141  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/mem_rdata_latched_noshuffle [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle151  (
    .I0(\picorv32/mem_rdata_q [22]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/mem_rdata_latched_noshuffle [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle161  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/mem_rdata_latched_noshuffle [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle171  (
    .I0(\picorv32/mem_rdata_q [24]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/mem_rdata_latched_noshuffle [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle301  (
    .I0(\picorv32/mem_rdata_q [7]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out14),
    .O(\picorv32/mem_rdata_latched_noshuffle [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle311  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out15),
    .O(\picorv32/mem_rdata_latched_noshuffle [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle321  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out16),
    .O(\picorv32/mem_rdata_latched_noshuffle [9])
  );
  LUT6 #(
    .INIT ( 64'h00000001FFFFFFFF ))
  \picorv32/_n16031  (
    .I0(N1246),
    .I1(\picorv32/is_rdcycle_rdcycleh_rdinstr_rdinstrh ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/instr_getq_8061 ),
    .I5(\picorv32/_n1463 ),
    .O(\picorv32/_n1603 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/cpu_state__n1491_inv1  (
    .I0(\picorv32/decoder_trigger_8209 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/instr_jal_7727 ),
    .I3(\picorv32/instr_waitirq_8121 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I5(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .O(\picorv32/_n1491_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[0]),
    .I3(basesoc_zero_clear11_FRB_6054),
    .O(basesoc_zero_clear)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT6 #(
    .INIT ( 64'h000057F757F757F7 ))
  \picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_lut<2>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/latched_stalu_8132 ),
    .I3(\picorv32/alu_out_q [2]),
    .I4(\picorv32/_n1579<4>1_6115 ),
    .I5(\picorv32/reg_next_pc [2]),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_412_OUT_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<5>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [5]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_6724 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<6>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [6]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_6722 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<7>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [7]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_6720 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<8>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [8]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_6718 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<9>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [9]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_6716 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<10>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [10]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_6714 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<11>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [11]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I5(\picorv32/decoded_imm_uj [11]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_6712 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<12>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [12]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I5(\picorv32/decoded_imm_uj [12]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_6710 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<13>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [13]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I5(\picorv32/decoded_imm_uj [13]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_6708 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<14>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [14]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I5(\picorv32/decoded_imm_uj [14]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_6706 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<15>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [15]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I5(\picorv32/decoded_imm_uj [15]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_6704 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<16>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [16]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I5(\picorv32/decoded_imm_uj [16]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_6702 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<17>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [17]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I5(\picorv32/decoded_imm_uj [17]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_6700 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<18>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [18]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I5(\picorv32/decoded_imm_uj [18]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_6698 )
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_suart_tx_fifo_level0_lut<3>1  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1266),
    .O(Mcount_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_5067),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(bankmachine0_state_FSM_FFd2_5068),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_5072),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(bankmachine1_state_FSM_FFd2_5073),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_5062),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(bankmachine2_state_FSM_FFd2_5063),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_5082),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(bankmachine3_state_FSM_FFd2_5083),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_5087),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(bankmachine4_state_FSM_FFd2_5088),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_5097),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(bankmachine7_state_FSM_FFd2_5098),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \_n12437<5>1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12437)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  _n124581 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n12458)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n124221 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n12422)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n124611 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12461)
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT45  (
    .I0(dna_status[3]),
    .I1(_n123861_6049),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[43]),
    .I4(_n123711_FRB_3418),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT44_10174 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/_n1401_inv_SW0  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/mem_do_wdata_8125 ),
    .O(N1220)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>2  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/instr_sra_8004 ),
    .I2(\picorv32/instr_srai_8063 ),
    .I3(\picorv32/reg_op1_24_7707 ),
    .I4(\picorv32/instr_slli_8065 ),
    .I5(\picorv32/instr_sll_8007 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>2_10217 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<19>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [19]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/decoded_imm_uj [19]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_6696 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<20>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [20]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_6694 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<21>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [21]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_6692 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<22>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [22]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_6690 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<23>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [23]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_6688 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<24>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [24]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_6686 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<25>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [25]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_6684 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<26>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [26]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_6682 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<27>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [27]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_6680 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<28>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [28]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_6678 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<29>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [29]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_6676 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A11  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [0]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<30>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [30]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_6674 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A121  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [1]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A231  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [2]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A261  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [3]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A271  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [4]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282321  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/_n1282 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282311  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/_n1282 [1])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282301  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/_n1282 [2])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282291  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/_n1282 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282281  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/_n1282 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282271  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/_n1282 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282261  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/_n1282 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282251  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/_n1282 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282241  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/_n1282 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282231  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/_n1282 [9])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282221  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/_n1282 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282211  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/_n1282 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282201  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/_n1282 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282191  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/_n1282 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282181  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/_n1282 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282171  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/_n1282 [15])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282161  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/_n1282 [16])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282151  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/_n1282 [17])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282141  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/_n1282 [18])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282131  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/_n1282 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282121  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/_n1282 [20])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282111  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/_n1282 [21])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1282101  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/_n1282 [22])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128291  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/_n1282 [23])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128281  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/_n1282 [24])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128271  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/_n1282 [25])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128261  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/_n1282 [26])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128251  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/_n1282 [27])
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A281  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [5]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A291  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [6]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10452_inv1 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_readable_2281),
    .I2(suart_rx_clear),
    .I3(n0197),
    .O(_n10452_inv)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \picorv32/_n1331_inv1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/mem_state [0]),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/trap_8201 ),
    .O(\picorv32/_n1331_inv )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_update_value_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A301  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [7]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A311  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [8]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A321  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [9]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A21  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [10]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A33  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [11]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<31>  (
    .I0(\picorv32/_n1579<4>1_6115 ),
    .I1(\picorv32/reg_next_pc [31]),
    .I2(\picorv32/latched_branch_8131 ),
    .I3(\picorv32/latched_store_8133 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_6672 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A41  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [12]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A51  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [13]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A61  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [14]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A71  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [15]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A81  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [16]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A91  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [17]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A101  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [18]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> )
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_suart_rx_fifo_level0_lut<3>1  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_940),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT81  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[3]),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT71  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[2]),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT61  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[1]),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT51  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[0]),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT41  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[3]),
    .I5(spiflash_sr[3]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT31  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[2]),
    .I5(spiflash_sr[2]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT21  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[1]),
    .I5(spiflash_sr[1]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT11  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[0]),
    .I5(spiflash_sr[0]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_5077),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(bankmachine5_state_FSM_FFd2_5078),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(bankmachine6_state_FSM_FFd2_5093),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o111 (
    .I0(suart_tx_bitcount[1]),
    .I1(suart_tx_busy_2275),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_uart_clk_txen_939),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_738_o11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state__n17091  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_7804 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .O(\picorv32/_n1709 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_689_o1  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 ),
    .I5(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_689_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_690_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [21]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o1 ),
    .I4(\picorv32/mem_rdata_q [27]),
    .I5(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_690_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(dna_status[27]),
    .I2(\basesoc_interface_adr[4] ),
    .I3(suart_rx_clear11_FRB_6068),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT82  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_10181 )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT85  (
    .I0(_n123831),
    .I1(dna_status[15]),
    .I2(dna_status[23]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84_10184 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \picorv32/cpu_state_FSM_FFd6-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(\picorv32/irq_active_8127 ),
    .I2(\picorv32/irq_mask [1]),
    .I3(\picorv32/instr_ecall_ebreak_8062 ),
    .I4(\picorv32/pcpi_timeout_8200 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In4_10248 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A111  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [19]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A131  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [20]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A141  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [21]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A151  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [22]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A161  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [23]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A171  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [24]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A181  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [25]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A191  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [26]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A201  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [27]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A211  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [28]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A221  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [29]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A241  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/quotient [30]),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/instr_divu_9476 ),
    .I4(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  \picorv32/resetn_01  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1212),
    .I5(sys_rst),
    .O(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_1087_o_norst_inv )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_tx_fifo_do_read1 (
    .I0(n0176),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .O(suart_tx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1131  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1316),
    .I2(litedramwishbone2native_state_FSM_FFd2_2988),
    .I3(new_master_rdata_valid4_1185),
    .O(\Mmux_basesoc_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1316),
    .I1(litedramwishbone2native_state_FSM_FFd1_1317),
    .I2(new_master_wdata_ready1_1183),
    .I3(litedramwishbone2native_state_FSM_FFd2_2988),
    .I4(new_master_rdata_valid4_1185),
    .O(basesoc_write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1317),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd2_2988),
    .I3(new_master_rdata_valid4_1185),
    .I4(cache_state_FSM_FFd1_1316),
    .O(\Mmux_basesoc_data_port_dat_w<0>111_6066 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_289_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_289_o<31>1_9649 ),
    .I2(\basesoc_zero_trigger_INV_289_o<31>2_9650 ),
    .I3(\basesoc_zero_trigger_INV_289_o<31>3_9651 ),
    .I4(\basesoc_zero_trigger_INV_289_o<31>4_9652 ),
    .I5(\basesoc_zero_trigger_INV_289_o<31>5_9653 ),
    .O(basesoc_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1142_o1  (
    .I0(\picorv32/is_alu_reg_imm_7715 ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1142_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1144_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .I4(\picorv32/is_alu_reg_imm_7715 ),
    .I5(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1144_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1140_o1  (
    .I0(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I1(\picorv32/is_alu_reg_imm_7715 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1140_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1150_o1  (
    .I0(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1150_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1154_o1  (
    .I0(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1154_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1164_o1  (
    .I0(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_187_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1164_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1152_o1  (
    .I0(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1152_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1162_o1  (
    .I0(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_186_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1162_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1156_o1  (
    .I0(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_184_o ),
    .I1(\picorv32/is_alu_reg_reg_8119 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q [31]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_1172_o11_6096 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1156_o )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \picorv32/cpu_state_FSM_FFd6-In6  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In9 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n10417_inv1 (
    .I0(suart_rx_busy_2277),
    .I1(suart_uart_clk_rxen_971),
    .I2(suart_rx_r_23),
    .I3(xilinxmultiregimpl2_regs1_10),
    .O(_n10417_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(suart_rx_clear11_FRB_6068),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  _n10397_inv1 (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[2]),
    .O(_n10397_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT31  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0202020002020202 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT11  (
    .I0(opsis_i2c_scl_i_1456),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[2]),
    .I5(opsis_i2c_counter[3]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5503),
    .I1(spiflash_clk_5504),
    .O(spiflash_clk_rstpot_11022)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT81  (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_tx_busy_2275),
    .I3(memdat_1[7]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2275),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[4]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[1]),
    .I5(dna_cnt[0]),
    .O(\Result<5>1 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_sink_ready_908),
    .I2(suart_tx_busy_2275),
    .I3(suart_tx_fifo_readable_2280),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_zero_clear11 (
    .I0(\picorv32/mem_addr [5]),
    .I1(\picorv32/mem_addr [4]),
    .I2(\picorv32/mem_addr [2]),
    .I3(\picorv32/mem_addr [6]),
    .I4(\picorv32/mem_addr [3]),
    .O(N1457)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n123711 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [7]),
    .I4(\picorv32/mem_addr [4]),
    .I5(\picorv32/mem_addr [5]),
    .O(N1458)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n124491 (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [2]),
    .I5(\picorv32/mem_addr [5]),
    .O(N1441)
  );
  LUT5 #(
    .INIT ( 32'h00FBFB00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_tx_busy_2275),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00FBFB00FB00FB00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_tx_busy_2275),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1129_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1129_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1128_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1128_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1127_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1127_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1126_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1126_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1125_o1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1125_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<0>1  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I2(\picorv32/is_alu_reg_imm_7715 ),
    .I3(\picorv32/instr_jalr_7717 ),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_sb_sh_sw_8120 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_280_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1132_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1132_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1131_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_sb_sh_sw_8120 ),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1131_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1130_o1  (
    .I0(\picorv32/is_sb_sh_sw_8120 ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1130_o )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<0>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [0])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151110  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .O(\picorv32/pcpi_mul/n0151 [0])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151210  (
    .I0(\picorv32/pcpi_mul/rd [42]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [10]),
    .O(\picorv32/pcpi_mul/n0151 [10])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015133  (
    .I0(\picorv32/pcpi_mul/rd [43]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [11]),
    .O(\picorv32/pcpi_mul/n0151 [11])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015141  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/n0151 [12])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015151  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [13]),
    .O(\picorv32/pcpi_mul/n0151 [13])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015161  (
    .I0(\picorv32/pcpi_mul/rd [46]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [14]),
    .O(\picorv32/pcpi_mul/n0151 [14])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015171  (
    .I0(\picorv32/pcpi_mul/rd [47]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [15]),
    .O(\picorv32/pcpi_mul/n0151 [15])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015181  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/n0151 [16])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015191  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [17]),
    .O(\picorv32/pcpi_mul/n0151 [17])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151101  (
    .I0(\picorv32/pcpi_mul/rd [50]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [18]),
    .O(\picorv32/pcpi_mul/n0151 [18])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151111  (
    .I0(\picorv32/pcpi_mul/rd [51]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [19]),
    .O(\picorv32/pcpi_mul/n0151 [19])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151121  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [1]),
    .O(\picorv32/pcpi_mul/n0151 [1])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151131  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/n0151 [20])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151141  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [21]),
    .O(\picorv32/pcpi_mul/n0151 [21])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151151  (
    .I0(\picorv32/pcpi_mul/rd [54]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [22]),
    .O(\picorv32/pcpi_mul/n0151 [22])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151161  (
    .I0(\picorv32/pcpi_mul/rd [55]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [23]),
    .O(\picorv32/pcpi_mul/n0151 [23])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151171  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/n0151 [24])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151181  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [25]),
    .O(\picorv32/pcpi_mul/n0151 [25])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151191  (
    .I0(\picorv32/pcpi_mul/rd [58]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [26]),
    .O(\picorv32/pcpi_mul/n0151 [26])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151201  (
    .I0(\picorv32/pcpi_mul/rd [59]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [27]),
    .O(\picorv32/pcpi_mul/n0151 [27])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151211  (
    .I0(\picorv32/pcpi_mul/rd [60]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/n0151 [28])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151221  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [29]),
    .O(\picorv32/pcpi_mul/n0151 [29])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151231  (
    .I0(\picorv32/pcpi_mul/rd [34]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [2]),
    .O(\picorv32/pcpi_mul/n0151 [2])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151241  (
    .I0(\picorv32/pcpi_mul/rd [62]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [30]),
    .O(\picorv32/pcpi_mul/n0151 [30])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151251  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [31]),
    .O(\picorv32/pcpi_mul/n0151 [31])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151261  (
    .I0(\picorv32/pcpi_mul/rd [35]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [3]),
    .O(\picorv32/pcpi_mul/n0151 [3])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151271  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/n0151 [4])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151281  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [5]),
    .O(\picorv32/pcpi_mul/n0151 [5])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151291  (
    .I0(\picorv32/pcpi_mul/rd [38]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [6]),
    .O(\picorv32/pcpi_mul/n0151 [6])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151301  (
    .I0(\picorv32/pcpi_mul/rd [39]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [7]),
    .O(\picorv32/pcpi_mul/n0151 [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151311  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/n0151 [8])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151321  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rd [9]),
    .O(\picorv32/pcpi_mul/n0151 [9])
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [33]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [34]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [35]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [36]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [37]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [38]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [39]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [40]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [41]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [42]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [43]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [44]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [45]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [46]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [47]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [48]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [49]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [50]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [51]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [52]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [53]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [54]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [55]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [56]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [57]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [58]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [59]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [60]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [61]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [62]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I4(\picorv32/pcpi_mul/rs1 [63]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [34]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [38]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [42]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [46]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [50]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [54]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [58]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT110  (
    .I0(\picorv32/pcpi_div/divisor [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT25  (
    .I0(\picorv32/pcpi_div/divisor [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT31  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT41  (
    .I0(\picorv32/pcpi_div/divisor [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT51  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT64  (
    .I0(\picorv32/pcpi_div/divisor [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT71  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT81  (
    .I0(\picorv32/pcpi_div/divisor [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT91  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT101  (
    .I0(\picorv32/pcpi_div/divisor [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT111  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT121  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT131  (
    .I0(\picorv32/pcpi_div/divisor [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT141  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT151  (
    .I0(\picorv32/pcpi_div/divisor [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT161  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT171  (
    .I0(\picorv32/pcpi_div/divisor [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT181  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT191  (
    .I0(\picorv32/pcpi_div/divisor [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT201  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT211  (
    .I0(\picorv32/pcpi_div/divisor [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT221  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT231  (
    .I0(\picorv32/pcpi_div/divisor [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT241  (
    .I0(\picorv32/pcpi_div/divisor [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT341  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT451  (
    .I0(\picorv32/pcpi_div/divisor [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT561  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT601  (
    .I0(\picorv32/pcpi_div/divisor [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT611  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT621  (
    .I0(\picorv32/pcpi_div/divisor [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT631  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT110  (
    .I0(\picorv32/pcpi_div/quotient_msk [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT25  (
    .I0(\picorv32/pcpi_div/quotient_msk [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT33  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT41  (
    .I0(\picorv32/pcpi_div/quotient_msk [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT51  (
    .I0(\picorv32/pcpi_div/quotient_msk [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT61  (
    .I0(\picorv32/pcpi_div/quotient_msk [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT71  (
    .I0(\picorv32/pcpi_div/quotient_msk [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT81  (
    .I0(\picorv32/pcpi_div/quotient_msk [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT91  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT101  (
    .I0(\picorv32/pcpi_div/quotient_msk [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT111  (
    .I0(\picorv32/pcpi_div/quotient_msk [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT121  (
    .I0(\picorv32/pcpi_div/quotient_msk [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT131  (
    .I0(\picorv32/pcpi_div/quotient_msk [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT141  (
    .I0(\picorv32/pcpi_div/quotient_msk [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT151  (
    .I0(\picorv32/pcpi_div/quotient_msk [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT161  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT171  (
    .I0(\picorv32/pcpi_div/quotient_msk [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT181  (
    .I0(\picorv32/pcpi_div/quotient_msk [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT191  (
    .I0(\picorv32/pcpi_div/quotient_msk [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT201  (
    .I0(\picorv32/pcpi_div/quotient_msk [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT211  (
    .I0(\picorv32/pcpi_div/quotient_msk [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT221  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT231  (
    .I0(\picorv32/pcpi_div/quotient_msk [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT241  (
    .I0(\picorv32/pcpi_div/quotient_msk [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT261  (
    .I0(\picorv32/pcpi_div/quotient_msk [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT271  (
    .I0(\picorv32/pcpi_div/quotient_msk [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT281  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT291  (
    .I0(\picorv32/pcpi_div/quotient_msk [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT301  (
    .I0(\picorv32/pcpi_div/quotient_msk [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT311  (
    .I0(\picorv32/pcpi_div/quotient_msk [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_14_o_mux_39_OUT321  (
    .I0(\picorv32/pcpi_div/quotient_msk [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_14_o_mux_39_OUT [9])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1366),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_11023)
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128241  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/_n1282 [28])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128231  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/_n1282 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128221  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/_n1282 [30])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128211  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31> ),
    .I1(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I2(\picorv32/instr_timer_8058 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/_n1282 [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_SW0  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I2(\picorv32/instr_getq_8061 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_10341 ),
    .O(N1817)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA8A8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6  (
    .I0(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I1(N1817),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_10340 ),
    .I3(\picorv32/_n1463 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_10342 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_10339 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_10343 )
  );
  LUT6 #(
    .INIT ( 64'hAFBCAFAF00130000 ))
  _n10561_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\n0865<3>1 ),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10561_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n10489_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2989),
    .I1(n0518),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n10489_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n10525_inv1 (
    .I0(n0693),
    .I1(basesoc_port_cmd_ready2_6032),
    .I2(basesoc_port_cmd_ready14_6053),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10525_inv)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10597_inv1 (
    .I0(n1041),
    .I1(_n6522[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready2_6032),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n10597_inv)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10615_inv1 (
    .I0(n1128),
    .I1(_n6522[0]),
    .I2(basesoc_port_cmd_ready131),
    .I3(basesoc_port_cmd_ready2_6032),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10615_inv)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hCCCECCCC000A0000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5068),
    .I3(bankmachine0_state_FSM_FFd3_5067),
    .I4(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5093),
    .I3(bankmachine6_state_FSM_FFd3_5092),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9677)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd2_5088),
    .I3(bankmachine4_state_FSM_FFd3_5087),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9679)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd2_5063),
    .I3(bankmachine2_state_FSM_FFd3_5062),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9681)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5125 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5130 ),
    .I2(rhs_array_muxed6),
    .I3(basesoc_sdram_choose_req_cmd_ready),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_9811 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_391_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_cas_1138),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_392_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_ras_1259),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .O(N1164)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_393_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_we_1139),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .O(N1166)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_394_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed17_INV_394_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_395_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed18_INV_395_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_396_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed19_INV_396_o)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5123 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .I2(rhs_array_muxed6),
    .I3(basesoc_sdram_choose_req_cmd_ready),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_10078 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I2(rhs_array_muxed6),
    .I3(basesoc_sdram_choose_req_cmd_ready),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_10086 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed311 (
    .I0(half_rate_phy_record0_ras_n),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_ras_n),
    .O(array_muxed3)
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed511 (
    .I0(half_rate_phy_record0_we_n),
    .I1(half_rate_phy_phase_sel_BRB1_11084),
    .I2(half_rate_phy_phase_sel_BRB0_11083),
    .I3(half_rate_phy_record1_we_n),
    .O(array_muxed5)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5108 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5110 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(N1130)
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_10075 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(N1136)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_10197 )
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  \picorv32/cpu_state__n12731  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I2(\picorv32/mem_do_prefetch_7841 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .O(\picorv32/_n1273 )
  );
  LUT6 #(
    .INIT ( 64'hABAAA9AA54555655 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048),
    .I4(\n0865<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o121  (
    .I0(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I1(\picorv32/instr_waitirq_8121 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I3(\picorv32/do_waitirq_8134 ),
    .I4(\picorv32/decoder_trigger_8209 ),
    .O(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2423_o12 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5093),
    .I3(bankmachine6_state_FSM_FFd3_5092),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_9782)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5068),
    .I3(bankmachine0_state_FSM_FFd3_5067),
    .I4(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_9784)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd2_5078),
    .I3(bankmachine5_state_FSM_FFd3_5077),
    .I4(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_9786)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd2_5098),
    .I3(bankmachine7_state_FSM_FFd3_5097),
    .I4(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_9788)
  );
  LUT6 #(
    .INIT ( 64'h0202020002000200 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_10081 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_6032),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I5(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_6032),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(basesoc_port_cmd_ready131),
    .I5(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>17 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>2  (
    .I0(\picorv32/reg_op2_4_7184 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_10264 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>2  (
    .I0(\picorv32/reg_op2_3_7183 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_10266 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>2  (
    .I0(\picorv32/reg_op2_2_7182 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_10268 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>2  (
    .I0(\picorv32/reg_op2_1_7181 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_10269 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/reg_sh [1]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I3(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_10522 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_10523 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>2  (
    .I0(\picorv32/reg_op2_0_7180 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_10568 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>2  (
    .I0(\picorv32/reg_op2_5_7185 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_10569 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>2  (
    .I0(\picorv32/reg_op2_6_7186 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_10570 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>2  (
    .I0(\picorv32/reg_op2_7_7187 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_10571 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>2  (
    .I0(\picorv32/reg_op2_8_7661 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_10572 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>2  (
    .I0(\picorv32/reg_op2_9_7662 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_10573 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>2  (
    .I0(\picorv32/reg_op2_10_7663 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_10574 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>2  (
    .I0(\picorv32/reg_op2_11_7664 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_10575 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>2  (
    .I0(\picorv32/reg_op2_12_7665 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_10576 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>2  (
    .I0(\picorv32/reg_op2_13_7666 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_10577 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>2  (
    .I0(\picorv32/reg_op2_14_7667 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_10578 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>2  (
    .I0(\picorv32/reg_op2_15_7668 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_10579 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>2  (
    .I0(\picorv32/reg_op2_16_7669 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_10580 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>2  (
    .I0(\picorv32/reg_op2_17_7670 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_10581 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>2  (
    .I0(\picorv32/reg_op2_18_7671 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_10582 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>2  (
    .I0(\picorv32/reg_op2_19_7672 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_10583 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>2  (
    .I0(\picorv32/reg_op2_20_7673 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_10584 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>2  (
    .I0(\picorv32/reg_op2_21_7674 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_10585 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>2  (
    .I0(\picorv32/reg_op2_22_7675 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_10586 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>2  (
    .I0(\picorv32/reg_op2_23_7676 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_10587 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>2  (
    .I0(\picorv32/reg_op2_24_7677 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_10588 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>2  (
    .I0(\picorv32/reg_op2_25_7678 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_10589 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>2  (
    .I0(\picorv32/reg_op2_26_7679 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_10590 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>2  (
    .I0(\picorv32/reg_op2_27_7680 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_10591 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>2  (
    .I0(\picorv32/reg_op2_28_7681 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_10592 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>2  (
    .I0(\picorv32/reg_op2_29_7682 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_10593 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>2  (
    .I0(\picorv32/reg_op2_30_7683 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_10594 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>2  (
    .I0(\picorv32/reg_op2_31_7684 ),
    .I1(\picorv32/_n1709 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_10595 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/reg_sh [0]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/reg_sh [4]),
    .I4(\picorv32/reg_sh [2]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1579<4>  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_8131 ),
    .I2(\picorv32/latched_store_8133 ),
    .I3(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I4(N1234),
    .I5(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(\picorv32/_n1579 [4])
  );
  LUT5 #(
    .INIT ( 32'hFF15FFDD ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT1111  (
    .I0(\picorv32/decoder_trigger_8209 ),
    .I1(\picorv32/instr_waitirq_8121 ),
    .I2(\picorv32/do_waitirq_8134 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I4(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .O(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT111 )
  );
  LUT6 #(
    .INIT ( 64'h4040400051405100 ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT9_SW0  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I1(\picorv32/instr_waitirq_8121 ),
    .I2(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I3(\picorv32/decoder_trigger_8209 ),
    .I4(\picorv32/do_waitirq_8134 ),
    .I5(\picorv32/instr_jal_7727 ),
    .O(N1250)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2711 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .I3(_n7236),
    .I4(_n6869),
    .I5(_n6873),
    .O(\multiplexer_state_FSM_FFd2-In2_10088 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEFEEEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111  (
    .I0(_n124491_FRB_3417),
    .I1(_n12458),
    .I2(suart_rx_clear11_FRB_6068),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111_10113 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEFEEEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43  (
    .I0(_n12422),
    .I1(_n12458),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_10172 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT44  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_10172 ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I2(_n123741_6055),
    .I3(dna_status[35]),
    .I4(_n12368),
    .I5(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_10173 )
  );
  LUT5 #(
    .INIT ( 32'hEE0EE000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2  (
    .I0(\picorv32/instr_slli_8065 ),
    .I1(\picorv32/instr_sll_8007 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/reg_op1_27_7710 ),
    .I4(\picorv32/reg_op1_30_7713 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_10207 )
  );
  LUT5 #(
    .INIT ( 32'h2020AA20 ))
  \picorv32/pcpi_div/_n0146_inv1  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I4(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ),
    .O(\picorv32/pcpi_div/_n0146_inv )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A110  (
    .I0(\picorv32/pcpi_div/dividend [0]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_0_6869 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A121  (
    .I0(\picorv32/pcpi_div/dividend [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_1_6868 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A231  (
    .I0(\picorv32/pcpi_div/dividend [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_2_7685 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A261  (
    .I0(\picorv32/pcpi_div/dividend [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_3_7686 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1579<4>1  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_8131 ),
    .I2(\picorv32/latched_store_8133 ),
    .I3(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I4(N1234),
    .I5(\picorv32/irq_state_FSM_FFd2_8124 ),
    .O(\picorv32/_n1579<4>2 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A271  (
    .I0(\picorv32/pcpi_div/dividend [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_4_7687 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<5>11  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1579<5>1_10984 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A281  (
    .I0(\picorv32/pcpi_div/dividend [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<6>11  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1579<6>1_10983 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A291  (
    .I0(\picorv32/pcpi_div/dividend [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_6_7689 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<7>11  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1579<7>1_10982 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A301  (
    .I0(\picorv32/pcpi_div/dividend [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<8>11  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1579<8>1_10981 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A311  (
    .I0(\picorv32/pcpi_div/dividend [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_8_7691 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl2_4475)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl3_4476)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl6 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl6_4479)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl7 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl7_4480)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl10 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl10_4483)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl11 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl11_4484)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl14 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl14_4487)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl15 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl15_4488)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl18 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl18_4491)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl19 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl19_4492)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl22 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl22_4495)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl23 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl23_4496)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl26 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl26_4499)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl27 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl27_4500)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl30 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl30_4503)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl31 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl31_4504)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl34 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl34_4507)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl35 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl35_4508)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl38 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl38_4511)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl39 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl39_4512)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl42 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl42_4515)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl43 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl43_4516)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl46 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl46_4519)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl47 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl47_4520)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl50 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl50_4523)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl51 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl51_4524)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl54 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl54_4527)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl55 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl55_4528)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl58 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl58_4531)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl59 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl59_4532)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl62_4535)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl63_4536)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<9>11  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1579<9>1_10980 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A321  (
    .I0(\picorv32/pcpi_div/dividend [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<10>11  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1579<10>1_10979 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A210  (
    .I0(\picorv32/pcpi_div/dividend [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_10_7693 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl64 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl1_4474)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl4 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl4_4477)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl5 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl5_4478)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl8 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl8_4481)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl9 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl9_4482)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl12 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl12_4485)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl13 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl13_4486)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl16 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl16_4489)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl17 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl17_4490)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl20 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl20_4493)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl21 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl21_4494)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl24 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl24_4497)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl25 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl25_4498)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl28 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl28_4501)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl29 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl29_4502)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl32 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl32_4505)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl33 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl33_4506)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl36 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl36_4509)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl37 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl37_4510)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl40 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl40_4513)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl41 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl41_4514)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl44 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl44_4517)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl45 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl45_4518)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl48 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl48_4521)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl49 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl49_4522)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl52 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl52_4525)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl53 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl53_4526)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl56 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl56_4529)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  write_ctrl57 (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl57_4530)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl60_4533)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl61_4534)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<11>11  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1579<11>1_10978 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A33  (
    .I0(\picorv32/pcpi_div/dividend [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<12>11  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1579<12>1_10977 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A41  (
    .I0(\picorv32/pcpi_div/dividend [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_12_7695 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<13>11  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1579<13>1_10976 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A51  (
    .I0(\picorv32/pcpi_div/dividend [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<14>11  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1579<14>1_10975 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A61  (
    .I0(\picorv32/pcpi_div/dividend [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_14_7697 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<15>11  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1579<15>1_10974 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A71  (
    .I0(\picorv32/pcpi_div/dividend [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<16>11  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1579<16>1_10973 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A81  (
    .I0(\picorv32/pcpi_div/dividend [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_16_7699 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<17>11  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1579<17>1_10972 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A91  (
    .I0(\picorv32/pcpi_div/dividend [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<18>11  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1579<18>1_10971 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A101  (
    .I0(\picorv32/pcpi_div/dividend [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_18_7701 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> )
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_5504),
    .I3(opsis_i2c_samp_carry_5503),
    .I4(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_790_o )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o111  (
    .I0(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I2(spiflash_sr[8]),
    .I3(spiflash_clk_5504),
    .I4(opsis_i2c_samp_carry_5503),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_791_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT6 #(
    .INIT ( 64'h1000100010000000 ))
  \picorv32/cpu_state_GND_2_o_GND_2_o_MUX_2476_o1  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/instr_waitirq_8121 ),
    .I3(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I4(\picorv32/do_waitirq_8134 ),
    .I5(\picorv32/decoder_trigger_8209 ),
    .O(\picorv32/GND_2_o_GND_2_o_MUX_2476_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/_n01371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/_n0137 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_10418 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3  (
    .I0(\picorv32/reg_op1_8_7691 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10_7693 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_10419 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2  (
    .I0(\picorv32/reg_op1_4_7687 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12_7695 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_10422 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_10423 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_10426 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8_7691 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_10427 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2  (
    .I0(\picorv32/reg_op1_2_7685 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10_7693 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_10430 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3  (
    .I0(\picorv32/reg_op1_5_7688 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_10431 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2  (
    .I0(\picorv32/reg_op1_1_6868 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_10434 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3  (
    .I0(\picorv32/reg_op1_4_7687 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_6_7689 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_10435 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2  (
    .I0(\picorv32/reg_op1_0_6869 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8_7691 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_10438 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3  (
    .I0(\picorv32/reg_op1_3_7686 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_10439 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31_7714 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_10448 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3  (
    .I0(\picorv32/reg_op1_26_7709 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28_7711 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_10449 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30_7713 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_10452 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_10453 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_10456 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26_7709 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_10457 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2  (
    .I0(\picorv32/reg_op1_20_7703 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28_7711 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_10460 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_10461 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_10464 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24_7707 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_10465 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26_7709 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_10468 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3  (
    .I0(\picorv32/reg_op1_21_7704 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_10469 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_10472 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3  (
    .I0(\picorv32/reg_op1_20_7703 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22_7705 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_10473 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2  (
    .I0(\picorv32/reg_op1_16_7699 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24_7707 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_10476 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3  (
    .I0(\picorv32/reg_op1_19_7702 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_10477 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_10483 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3  (
    .I0(\picorv32/reg_op1_18_7701 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20_7703 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_10484 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2  (
    .I0(\picorv32/reg_op1_14_7697 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22_7705 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_10487 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3  (
    .I0(\picorv32/reg_op1_17_7700 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_10488 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_10491 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3  (
    .I0(\picorv32/reg_op1_16_7699 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18_7701 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_10492 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20_7703 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_10495 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3  (
    .I0(\picorv32/reg_op1_15_7698 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_10496 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_10499 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3  (
    .I0(\picorv32/reg_op1_14_7697 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16_7699 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_10500 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2  (
    .I0(\picorv32/reg_op1_10_7693 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18_7701 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_10503 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3  (
    .I0(\picorv32/reg_op1_13_7696 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_10504 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_10507 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3  (
    .I0(\picorv32/reg_op1_12_7695 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14_7697 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_10508 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2  (
    .I0(\picorv32/reg_op1_8_7691 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16_7699 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_10511 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3  (
    .I0(\picorv32/reg_op1_11_7694 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_10512 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2  (
    .I0(\picorv32/reg_op1_7_7690 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_10515 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3  (
    .I0(\picorv32/reg_op1_10_7693 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12_7695 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_10516 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3  (
    .I0(\picorv32/reg_op1_6_7689 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14_7697 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_10519 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4  (
    .I0(\picorv32/reg_op1_9_7692 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_10520 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<19>11  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .O(\picorv32/_n1579<19>1_10970 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A111  (
    .I0(\picorv32/pcpi_div/dividend [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<20>11  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1579<20>1_10969 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A131  (
    .I0(\picorv32/pcpi_div/dividend [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_20_7703 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<21>11  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1579<21>1_10968 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A141  (
    .I0(\picorv32/pcpi_div/dividend [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<22>11  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1579<22>1_10967 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A151  (
    .I0(\picorv32/pcpi_div/dividend [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_22_7705 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<23>11  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1579<23>1_10966 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A161  (
    .I0(\picorv32/pcpi_div/dividend [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<24>11  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1579<24>1_10965 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A171  (
    .I0(\picorv32/pcpi_div/dividend [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_24_7707 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<25>11  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1579<25>1_10964 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A181  (
    .I0(\picorv32/pcpi_div/dividend [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<26>11  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1579<26>1_10963 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A191  (
    .I0(\picorv32/pcpi_div/dividend [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_26_7709 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<27>11  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1579<27>1_10962 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A201  (
    .I0(\picorv32/pcpi_div/dividend [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<28>11  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1579<28>1_10961 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A211  (
    .I0(\picorv32/pcpi_div/dividend [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_28_7711 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<29>11  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .O(\picorv32/_n1579<29>1_10960 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A221  (
    .I0(\picorv32/pcpi_div/dividend [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<30>11  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1579<30>1_10959 )
  );
  LUT5 #(
    .INIT ( 32'h8ABA8A8A ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A241  (
    .I0(\picorv32/pcpi_div/dividend [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_1089_o ),
    .I4(\picorv32/reg_op1_30_7713 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT581  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_30_7683 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [30]),
    .I5(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61])
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable141  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_185_o ),
    .I3(\picorv32/is_alu_reg_reg_8119 ),
    .I4(sys_rst_INV_584_o_3386),
    .O(\picorv32/Reset_OR_DriverANDClockEnable14 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable121  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .I3(\picorv32/is_alu_reg_reg_8119 ),
    .I4(sys_rst_INV_584_o_3386),
    .O(\picorv32/Reset_OR_DriverANDClockEnable12 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable161  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I2(\picorv32/decoder_trigger_8209 ),
    .I3(sys_rst_INV_584_o_3386),
    .O(\picorv32/Reset_OR_DriverANDClockEnable16 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable101  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/is_alu_reg_imm_7715 ),
    .I2(\picorv32/decoder_trigger_8209 ),
    .I3(sys_rst_INV_584_o_3386),
    .O(\picorv32/Reset_OR_DriverANDClockEnable10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT571  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_29_7682 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [29]),
    .I5(\picorv32/pcpi_div/divisor [61]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT551  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_28_7681 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [28]),
    .I5(\picorv32/pcpi_div/divisor [60]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT541  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_27_7680 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [27]),
    .I5(\picorv32/pcpi_div/divisor [59]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT531  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_26_7679 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [26]),
    .I5(\picorv32/pcpi_div/divisor [58]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT521  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_25_7678 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [25]),
    .I5(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT511  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_24_7677 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [24]),
    .I5(\picorv32/pcpi_div/divisor [56]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10445_inv1 (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_readable_2280),
    .I2(suart_sink_ready_908),
    .I3(n0176),
    .O(_n10445_inv)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .I2(_n12422),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .I2(_n12458),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .I2(_n12461),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'hFBBBBBBBBBBBBBBB ))
  _n10466_inv1 (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(opsis_i2c_samp_carry_5503),
    .I3(rhs_array_muxed47),
    .I4(basesoc_slave_sel[3]),
    .I5(spiflash_clk_5504),
    .O(_n10466_inv)
  );
  LUT4 #(
    .INIT ( 16'h20AA ))
  \picorv32/pcpi_div/_n0151_inv1  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ),
    .O(\picorv32/pcpi_div/_n0151_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT501  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_23_7676 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [23]),
    .I5(\picorv32/pcpi_div/divisor [55]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT491  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_22_7675 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [22]),
    .I5(\picorv32/pcpi_div/divisor [54]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT481  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_21_7674 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [21]),
    .I5(\picorv32/pcpi_div/divisor [53]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT471  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_20_7673 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [20]),
    .I5(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<31>11  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1579<31>11_11183 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT461  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_19_7672 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [19]),
    .I5(\picorv32/pcpi_div/divisor [51]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT441  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_18_7671 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [18]),
    .I5(\picorv32/pcpi_div/divisor [50]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT431  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_17_7670 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [17]),
    .I5(\picorv32/pcpi_div/divisor [49]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT421  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_16_7669 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [16]),
    .I5(\picorv32/pcpi_div/divisor [48]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT411  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_15_7668 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [15]),
    .I5(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT401  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_14_7667 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [14]),
    .I5(\picorv32/pcpi_div/divisor [46]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT391  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_13_7666 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [13]),
    .I5(\picorv32/pcpi_div/divisor [45]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44])
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h41444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT6  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[5]),
    .I2(N1150),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[18]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_9901 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_9902 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[19]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_9905 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_9906 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[20]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_9909 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_9910 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[21]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_9913 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_9914 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[22]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_9917 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_9918 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[23]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_9921 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_9922 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/rs2 [15]),
    .O(\picorv32/pcpi_mul/n0118 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0118 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/rs2 [7]),
    .O(\picorv32/pcpi_mul/n0120 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0120 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/rs2 [59]),
    .O(\picorv32/pcpi_mul/n0107 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0107 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/rs2 [55]),
    .O(\picorv32/pcpi_mul/n0108 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0108 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/rs2 [51]),
    .O(\picorv32/pcpi_mul/n0109 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0109 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/rs2 [47]),
    .O(\picorv32/pcpi_mul/n0110 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0110 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/rs2 [43]),
    .O(\picorv32/pcpi_mul/n0111 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0111 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/rs2 [3]),
    .O(\picorv32/pcpi_mul/n0121 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0121 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/rs2 [39]),
    .O(\picorv32/pcpi_mul/n0112 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0112 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/rs2 [11]),
    .O(\picorv32/pcpi_mul/n0119 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0119 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/rs2 [35]),
    .O(\picorv32/pcpi_mul/n0113 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0113 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/rs2 [31]),
    .O(\picorv32/pcpi_mul/n0114 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0114 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/rs2 [27]),
    .O(\picorv32/pcpi_mul/n0115 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0115 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/rs2 [23]),
    .O(\picorv32/pcpi_mul/n0116 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0116 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/rs2 [19]),
    .O(\picorv32/pcpi_mul/n0117 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0117 [4])
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I1(suart_tx_busy_2275),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_fifo_readable_2280),
    .O(GND_1_o_GND_1_o_MUX_738_o)
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<2>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/rd [62]),
    .I3(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_quotient_msk[31]_GND_4_o_MUX_1894_o11  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_1094_o ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1894_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT23  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_9807 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h00E000E000E00000 ))
  \picorv32/cpu_state_FSM_FFd7-In22  (
    .I0(\picorv32/pcpi_timeout_8200 ),
    .I1(\picorv32/instr_ecall_ebreak_8062 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o3 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/irq_active_8127 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In22_10229 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2185_SW0  (
    .I0(\picorv32/reg_op2_0_7180 ),
    .I1(\picorv32/reg_op1_0_6869 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1312)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<9>_SW0  (
    .I0(\picorv32/reg_op1_23_7706 ),
    .I1(\picorv32/reg_op2_23_7676 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1314)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<8>_SW0  (
    .I0(\picorv32/reg_op1_24_7707 ),
    .I1(\picorv32/reg_op2_24_7677 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1316)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<7>_SW0  (
    .I0(\picorv32/reg_op1_25_7708 ),
    .I1(\picorv32/reg_op2_25_7678 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1318)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<6>_SW0  (
    .I0(\picorv32/reg_op1_26_7709 ),
    .I1(\picorv32/reg_op2_26_7679 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1320)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<5>_SW0  (
    .I0(\picorv32/reg_op1_27_7710 ),
    .I1(\picorv32/reg_op2_27_7680 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1322)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<4>_SW0  (
    .I0(\picorv32/reg_op1_28_7711 ),
    .I1(\picorv32/reg_op2_28_7681 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1324)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<3>_SW0  (
    .I0(\picorv32/reg_op2_29_7682 ),
    .I1(\picorv32/reg_op1_29_7712 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1326)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<31>_SW0  (
    .I0(\picorv32/reg_op2_1_7181 ),
    .I1(\picorv32/reg_op1_1_6868 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1328)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<30>_SW0  (
    .I0(\picorv32/reg_op2_2_7182 ),
    .I1(\picorv32/reg_op1_2_7685 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1330)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<2>_SW0  (
    .I0(\picorv32/reg_op2_30_7683 ),
    .I1(\picorv32/reg_op1_30_7713 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1332)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<29>_SW0  (
    .I0(\picorv32/reg_op2_3_7183 ),
    .I1(\picorv32/reg_op1_3_7686 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1334)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<28>_SW0  (
    .I0(\picorv32/reg_op2_4_7184 ),
    .I1(\picorv32/reg_op1_4_7687 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1336)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<27>_SW0  (
    .I0(\picorv32/reg_op2_5_7185 ),
    .I1(\picorv32/reg_op1_5_7688 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1338)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<26>_SW0  (
    .I0(\picorv32/reg_op2_6_7186 ),
    .I1(\picorv32/reg_op1_6_7689 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1340)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<25>_SW0  (
    .I0(\picorv32/reg_op2_7_7187 ),
    .I1(\picorv32/reg_op1_7_7690 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1342)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<24>_SW0  (
    .I0(\picorv32/reg_op2_8_7661 ),
    .I1(\picorv32/reg_op1_8_7691 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1344)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<23>_SW0  (
    .I0(\picorv32/reg_op2_9_7662 ),
    .I1(\picorv32/reg_op1_9_7692 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1346)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<22>_SW0  (
    .I0(\picorv32/reg_op2_10_7663 ),
    .I1(\picorv32/reg_op1_10_7693 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1348)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<21>_SW0  (
    .I0(\picorv32/reg_op2_11_7664 ),
    .I1(\picorv32/reg_op1_11_7694 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1350)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<20>_SW0  (
    .I0(\picorv32/reg_op2_12_7665 ),
    .I1(\picorv32/reg_op1_12_7695 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1352)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<1>_SW0  (
    .I0(\picorv32/reg_op2_31_7684 ),
    .I1(\picorv32/reg_op1_31_7714 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1354)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<19>_SW0  (
    .I0(\picorv32/reg_op2_13_7666 ),
    .I1(\picorv32/reg_op1_13_7696 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1356)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<18>_SW0  (
    .I0(\picorv32/reg_op2_14_7667 ),
    .I1(\picorv32/reg_op1_14_7697 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1358)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<17>_SW0  (
    .I0(\picorv32/reg_op2_15_7668 ),
    .I1(\picorv32/reg_op1_15_7698 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1360)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<16>_SW0  (
    .I0(\picorv32/reg_op2_16_7669 ),
    .I1(\picorv32/reg_op1_16_7699 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1362)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<15>_SW0  (
    .I0(\picorv32/reg_op2_17_7670 ),
    .I1(\picorv32/reg_op1_17_7700 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1364)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<14>_SW0  (
    .I0(\picorv32/reg_op2_18_7671 ),
    .I1(\picorv32/reg_op1_18_7701 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1366)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<13>_SW0  (
    .I0(\picorv32/reg_op2_19_7672 ),
    .I1(\picorv32/reg_op1_19_7702 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1368)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<12>_SW0  (
    .I0(\picorv32/reg_op2_20_7673 ),
    .I1(\picorv32/reg_op1_20_7703 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1370)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<11>_SW0  (
    .I0(\picorv32/reg_op2_21_7674 ),
    .I1(\picorv32/reg_op1_21_7704 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1372)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2184<10>_SW0  (
    .I0(\picorv32/reg_op1_22_7705 ),
    .I1(\picorv32/reg_op2_22_7675 ),
    .I2(\picorv32/instr_andi_8010 ),
    .I3(\picorv32/instr_and_8002 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_331_o ),
    .O(N1374)
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot  (
    .I0(\picorv32/instr_lui_reduce_or_153_o ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/decoder_pseudo_trigger_8135 ),
    .O(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_11037 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT381  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_12_7665 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [12]),
    .I5(\picorv32/pcpi_div/divisor [44]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_11_7664 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [11]),
    .I5(\picorv32/pcpi_div/divisor [43]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT361  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_10_7663 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [10]),
    .I5(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT351  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_9_7662 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [9]),
    .I5(\picorv32/pcpi_div/divisor [41]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT331  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_8_7661 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [8]),
    .I5(\picorv32/pcpi_div/divisor [40]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT321  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_7_7187 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [7]),
    .I5(\picorv32/pcpi_div/divisor [39]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT311  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_6_7186 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [6]),
    .I5(\picorv32/pcpi_div/divisor [38]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT301  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_5_7185 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [5]),
    .I5(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT291  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_4_7184 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [4]),
    .I5(\picorv32/pcpi_div/divisor [36]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT281  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_3_7183 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [3]),
    .I5(\picorv32/pcpi_div/divisor [35]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT271  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_2_7182 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [2]),
    .I5(\picorv32/pcpi_div/divisor [34]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT261  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_1_7181 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [1]),
    .I5(\picorv32/pcpi_div/divisor [33]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  _n10381_inv1 (
    .I0(basesoc_counter[0]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\picorv32/mem_addr [30]),
    .I4(rhs_array_muxed47),
    .I5(basesoc_counter[1]),
    .O(_n10381_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(_n124161),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n124191),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n10409_inv1 (
    .I0(suart_uart_clk_txen_939),
    .I1(suart_tx_busy_2275),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_tx_bitcount[1]),
    .I5(suart_sink_valid_suart_sink_ready_AND_997_o),
    .O(_n10409_inv)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n124191),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n124191),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(suart_rx_clear11_FRB_6068),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT251  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_1090_o ),
    .I3(\picorv32/reg_op2_0_7180 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [0]),
    .I5(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31])
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT61  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[4]),
    .I3(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT31  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o1 (
    .I0(rhs_array_muxed47),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\picorv32/mem_addr [28]),
    .I4(basesoc_rom_bus_ack_845),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[7]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[2]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[3]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[4]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[5]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[6]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr110  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [10]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [10]),
    .I5(\picorv32/reg_op1_10_7693 ),
    .O(\picorv32/mem_la_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr210  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [11]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [11]),
    .I5(\picorv32/reg_op1_11_7694 ),
    .O(\picorv32/mem_la_addr [11])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr31  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [12]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [12]),
    .I5(\picorv32/reg_op1_12_7695 ),
    .O(\picorv32/mem_la_addr [12])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr41  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [13]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [13]),
    .I5(\picorv32/reg_op1_13_7696 ),
    .O(\picorv32/mem_la_addr [13])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr51  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [14]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [14]),
    .I5(\picorv32/reg_op1_14_7697 ),
    .O(\picorv32/mem_la_addr [14])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr61  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [15]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [15]),
    .I5(\picorv32/reg_op1_15_7698 ),
    .O(\picorv32/mem_la_addr [15])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr71  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [16]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [16]),
    .I5(\picorv32/reg_op1_16_7699 ),
    .O(\picorv32/mem_la_addr [16])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr81  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [17]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [17]),
    .I5(\picorv32/reg_op1_17_7700 ),
    .O(\picorv32/mem_la_addr [17])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr91  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [18]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [18]),
    .I5(\picorv32/reg_op1_18_7701 ),
    .O(\picorv32/mem_la_addr [18])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr101  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [19]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [19]),
    .I5(\picorv32/reg_op1_19_7702 ),
    .O(\picorv32/mem_la_addr [19])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr111  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [20]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [20]),
    .I5(\picorv32/reg_op1_20_7703 ),
    .O(\picorv32/mem_la_addr [20])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr121  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [21]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [21]),
    .I5(\picorv32/reg_op1_21_7704 ),
    .O(\picorv32/mem_la_addr [21])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr131  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [22]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [22]),
    .I5(\picorv32/reg_op1_22_7705 ),
    .O(\picorv32/mem_la_addr [22])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr141  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [23]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [23]),
    .I5(\picorv32/reg_op1_23_7706 ),
    .O(\picorv32/mem_la_addr [23])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr151  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [24]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [24]),
    .I5(\picorv32/reg_op1_24_7707 ),
    .O(\picorv32/mem_la_addr [24])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr161  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [25]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [25]),
    .I5(\picorv32/reg_op1_25_7708 ),
    .O(\picorv32/mem_la_addr [25])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr171  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [26]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [26]),
    .I5(\picorv32/reg_op1_26_7709 ),
    .O(\picorv32/mem_la_addr [26])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr181  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [27]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [27]),
    .I5(\picorv32/reg_op1_27_7710 ),
    .O(\picorv32/mem_la_addr [27])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr191  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [28]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [28]),
    .I5(\picorv32/reg_op1_28_7711 ),
    .O(\picorv32/mem_la_addr [28])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr201  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [29]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [29]),
    .I5(\picorv32/reg_op1_29_7712 ),
    .O(\picorv32/mem_la_addr [29])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr211  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [2]),
    .I5(\picorv32/reg_op1_2_7685 ),
    .O(\picorv32/mem_la_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr221  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [30]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [30]),
    .I5(\picorv32/reg_op1_30_7713 ),
    .O(\picorv32/mem_la_addr [30])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr231  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [31]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [31]),
    .I5(\picorv32/reg_op1_31_7714 ),
    .O(\picorv32/mem_la_addr [31])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr241  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/reg_op1_3_7686 ),
    .O(\picorv32/mem_la_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr251  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [4]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [4]),
    .I5(\picorv32/reg_op1_4_7687 ),
    .O(\picorv32/mem_la_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr261  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [5]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [5]),
    .I5(\picorv32/reg_op1_5_7688 ),
    .O(\picorv32/mem_la_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr271  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [6]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [6]),
    .I5(\picorv32/reg_op1_6_7689 ),
    .O(\picorv32/mem_la_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr281  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [7]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [7]),
    .I5(\picorv32/reg_op1_7_7690 ),
    .O(\picorv32/mem_la_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr291  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [8]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [8]),
    .I5(\picorv32/reg_op1_8_7691 ),
    .O(\picorv32/mem_la_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr301  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/reg_out [9]),
    .I3(\picorv32/latched_store_latched_branch_AND_1192_o ),
    .I4(\picorv32/reg_next_pc [9]),
    .I5(\picorv32/reg_op1_9_7692 ),
    .O(\picorv32/mem_la_addr [9])
  );
  LUT4 #(
    .INIT ( 16'hBBB0 ))
  \picorv32/Mmux_is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_2017_o11  (
    .I0(\picorv32/decoder_pseudo_trigger_8135 ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .I3(\picorv32/out191_6088 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_2017_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA699999995 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<5>11  (
    .I0(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I1(\picorv32/pcpi_mul/mul_waiting_8714 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_8712 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_8710 ),
    .I4(\picorv32/pcpi_mul/instr_mulhsu_8711 ),
    .I5(\picorv32/pcpi_mul/mul_counter [5]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT32  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT42  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT52  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT62  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT72  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(N1154),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFFFFFFFF ))
  basesoc_wait_inv_SW1 (
    .I0(basesoc_sram_bus_ack_846),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(cache_state_FSM_FFd3_5057),
    .I3(cache_state_FSM_FFd2_5058),
    .I4(spiflash_bus_ack_2284),
    .I5(\picorv32/mem_valid_460 ),
    .O(N1819)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFF ))
  basesoc_wait_inv (
    .I0(basesoc_rom_bus_ack_845),
    .I1(N1819),
    .I2(basesoc_bus_wishbone_ack_1366),
    .I3(basesoc_done),
    .I4(basesoc_grant_2335),
    .I5(\picorv32/mem_instr_461 ),
    .O(basesoc_wait_inv_4406)
  );
  LUT6 #(
    .INIT ( 64'h55575555FFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6048),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I5(\picorv32/mem_addr [11]),
    .O(N1821)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .I5(N1821),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [9]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_10273 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_10274 ),
    .O(N1823)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [9]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [9]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1823),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_10275 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [8]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_10277 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_10278 ),
    .O(N1825)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [8]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [8]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1825),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_10279 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [14]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_10281 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_10282 ),
    .O(N1827)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [14]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [14]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1827),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_10283 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [13]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_10285 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_10286 ),
    .O(N1829)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [13]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [13]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1829),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_10287 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [12]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_10289 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_10290 ),
    .O(N1831)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [12]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [12]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1831),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_10291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [11]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_10293 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_10294 ),
    .O(N1833)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [11]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [11]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1833),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_10295 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [10]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_10297 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_10298 ),
    .O(N1835)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [10]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [10]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1835),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [6]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_10301 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_10302 ),
    .O(N1837)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [6]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [6]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1837),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_10303 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [5]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_10306 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_10307 ),
    .O(N1839)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [5]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [5]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1839),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_10308 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [31]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_10349 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_10350 ),
    .O(N1841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [31]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [31]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1841),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_10351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [30]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_10353 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_10354 ),
    .O(N1843)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [30]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [30]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1843),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_10355 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [29]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_10357 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_10358 ),
    .O(N1845)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [29]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [29]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1845),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_10359 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [28]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_10361 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_10362 ),
    .O(N1847)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [28]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [28]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1847),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_10363 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [27]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_10365 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_10366 ),
    .O(N1849)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [27]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [27]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1849),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_10367 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [26]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_10369 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_10370 ),
    .O(N1851)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [26]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [26]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1851),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_10371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [25]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_10373 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_10374 ),
    .O(N1853)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [25]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [25]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1853),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_10375 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [24]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_10377 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_10378 ),
    .O(N1855)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [24]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [24]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1855),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_10379 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [23]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_10381 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_10382 ),
    .O(N1857)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [23]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [23]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1857),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_10383 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [22]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_10385 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_10386 ),
    .O(N1859)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [22]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [22]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1859),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_10387 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [21]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_10389 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_10390 ),
    .O(N1861)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [21]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [21]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1861),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_10391 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [20]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_10393 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_10394 ),
    .O(N1863)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [20]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [20]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1863),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_10395 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [19]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_10397 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_10398 ),
    .O(N1865)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [19]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [19]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1865),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_10399 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [18]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_10401 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_10402 ),
    .O(N1867)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [18]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [18]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1867),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_10403 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [17]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_10405 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_10406 ),
    .O(N1869)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [17]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [17]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1869),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_10407 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [16]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_10409 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ),
    .O(N1871)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [16]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [16]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1871),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_10411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [7]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_10597 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_10598 ),
    .O(N1873)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [7]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [7]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1873),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_10599 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4_SW0  (
    .I0(\picorv32/cpuregs_rs1 [15]),
    .I1(\picorv32/instr_getq_8061 ),
    .I2(\picorv32/instr_retirq_8122 ),
    .I3(\picorv32/instr_setq_8060 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_10600 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ),
    .O(N1875)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_rd [15]),
    .I2(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I3(\picorv32/pcpi_mul/pcpi_rd [15]),
    .I4(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I5(N1875),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_10602 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(\multiplexer_state_FSM_FFd2-In1_10087 ),
    .I2(\multiplexer_state_FSM_FFd2-In2_10088 ),
    .I3(\multiplexer_state_FSM_FFd2-In3_10089 ),
    .I4(bankmachine7_state_FSM_FFd3_5097),
    .O(N1877)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine7_state_FSM_FFd2_5098),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .I3(bankmachine6_state_FSM_FFd3_5092),
    .I4(N1877),
    .I5(_n6844),
    .O(\multiplexer_state_FSM_FFd2-In5_10090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAAAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_SW0  (
    .I0(_n124191),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[5]),
    .I5(_n12461),
    .O(N1879)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63  (
    .I0(suart_rx_clear11_FRB_6068),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[29]),
    .I5(N1879),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_tx_fifo_level0_cy<2>12  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[2]),
    .O(Mcount_suart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2333),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .I2(sys_rst),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I4(basesoc_sdram_trrdcon_count_2332),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_10707)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_grant_glue_set (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_grant_2335),
    .I2(\picorv32/mem_instr_461 ),
    .O(basesoc_grant_glue_set_10711)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_2989),
    .I4(basesoc_port_cmd_ready4),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2277),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_749_o1_6052),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_10677)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA6 ))
  basesoc_sdram_time0_2_glue_set (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(array_muxed17_INV_394_o2),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_2_glue_set_10742)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28282822 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_7800 ),
    .I1(\picorv32/reg_sh [2]),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hF7F700F780800080 ))
  suart_tx_glue_rst (
    .I0(suart_uart_clk_txen_939),
    .I1(suart_tx_busy_2275),
    .I2(\suart_tx_reg[0]_PWR_1_o_MUX_730_o ),
    .I3(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I4(sys_rst),
    .I5(suart_tx_2276),
    .O(suart_tx_glue_rst_10714)
  );
  LUT6 #(
    .INIT ( 64'h0404044400000040 ))
  \picorv32/mem_do_prefetch_rstpot1  (
    .I0(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I1(sys_rst_INV_584_o_3386),
    .I2(\picorv32/_n1491_inv ),
    .I3(\picorv32/instr_jalr_7717 ),
    .I4(\picorv32/instr_retirq_8122 ),
    .I5(\picorv32/mem_do_prefetch_7841 ),
    .O(\picorv32/mem_do_prefetch_rstpot1_11046 )
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_trrdcon_count_2332),
    .I1(basesoc_sdram_trrdcon_ready_2333),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .O(basesoc_sdram_trrdcon_count_glue_set_10739)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1011 ))
  \picorv32/mem_instr_rstpot1_SW1  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/mem_instr_461 ),
    .I4(\picorv32/mem_do_wdata_8125 ),
    .O(N1881)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA8AAAAAAABAA ))
  \picorv32/mem_instr_rstpot1  (
    .I0(\picorv32/mem_instr_461 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/trap_8201 ),
    .I5(N1881),
    .O(\picorv32/mem_instr_rstpot1_11047 )
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \picorv32/mem_do_rinst_glue_rst_SW0  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_10224 ),
    .I1(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_10225 ),
    .I2(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_10226 ),
    .I3(\picorv32/mem_do_rinst_7805 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .O(N1883)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT11  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I1(\picorv32/mem_rdata_q [15]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT21  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I1(\picorv32/mem_rdata_q [16]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT31  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I1(\picorv32/mem_rdata_q [17]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT41  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I1(\picorv32/mem_rdata_q [18]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT51  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o ),
    .I1(\picorv32/mem_rdata_q [19]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1266),
    .I5(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5133 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5129 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5131 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9928 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n123741 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n12374)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n123681 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n12368)
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT2211  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I1(\picorv32/decoder_trigger_8209 ),
    .I2(\picorv32/instr_jal_7727 ),
    .I3(\picorv32/instr_waitirq_8121 ),
    .O(\picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221_6103 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>11  (
    .I0(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I1(\picorv32/mem_rdata_word[15] ),
    .I2(\picorv32/latched_is_lh_8129 ),
    .I3(\picorv32/mem_rdata_word[7] ),
    .I4(\picorv32/latched_is_lb_8128 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_6110 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  basesoc_sdram_choose_req_grant_SF901 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5132 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_394_o2),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready32_6080),
    .I1(litedramwishbone2native_state_FSM_FFd3_2989),
    .I2(\picorv32/mem_addr [12]),
    .I3(_n6522[0]),
    .I4(\picorv32/mem_addr [11]),
    .I5(basesoc_port_cmd_ready42_10164),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o2 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  _n1238611 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(_n123861_6049)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  _n1238011 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(_n123801)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  _n1241621 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(_n124162)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT311  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  _n1242811 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .O(_n124281)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/_n1534<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .I2(\picorv32/is_alu_reg_imm_7715 ),
    .I3(\picorv32/instr_jalr_7717 ),
    .O(\picorv32/_n1534 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9676),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9678),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9680),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9682),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10543_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n10543_inv)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o1 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o)
  );
  LUT3 #(
    .INIT ( 8'h57 ))
  basesoc_sdram_choose_req_ce1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_160_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1113_o1 ),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_160_o )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5109 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5107 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6034 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5102 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6078 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  suart_tx_fifo_wrport_we1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(suart_tx_trigger),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<5>1  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1579 [5])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<6>1  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1579 [6])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<7>1  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1579 [7])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<8>1  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1579 [8])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<9>1  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1579 [9])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<10>1  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1579 [10])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<11>1  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1579 [11])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<12>1  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1579 [12])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<13>1  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1579 [13])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<14>1  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1579 [14])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<15>1  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1579 [15])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<16>1  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1579 [16])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<17>1  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1579 [17])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<18>1  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1579 [18])
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o1  (
    .I0(basesoc_slave_sel[3]),
    .I1(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I2(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_grant_2335),
    .I5(\picorv32/mem_instr_461 ),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<19>1  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .O(\picorv32/_n1579 [19])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<20>1  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1579 [20])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<21>1  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1579 [21])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<22>1  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1579 [22])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<23>1  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1579 [23])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<24>1  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1579 [24])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<25>1  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1579 [25])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<26>1  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1579 [26])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<27>1  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1579 [27])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<28>1  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1579 [28])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<29>1  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .O(\picorv32/_n1579 [29])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<30>1  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1579 [30])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1579<31>1  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_store_8133 ),
    .I2(\picorv32/irq_state_FSM_FFd2_8124 ),
    .I3(\picorv32/latched_branch_8131 ),
    .I4(\picorv32/irq_state_FSM_FFd1_8123 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1579<31>1_11019 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \picorv32/pcpi_div/outsign_rstpot  (
    .I0(\picorv32/pcpi_div/outsign_9543 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I3(sys_rst_INV_584_o_3386),
    .I4(\picorv32/pcpi_div/instr_div_instr_rem_OR_578_o ),
    .O(\picorv32/pcpi_div/outsign_rstpot_11041 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[1]),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_source_valid_940),
    .O(\Result<2>10 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_port_cmd_ready2_6032),
    .I3(basesoc_port_cmd_ready14_6053),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy<2>11  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [2]),
    .O(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h8A8A8A8A8A8A8ABA ))
  \picorv32/pcpi_valid_rstpot  (
    .I0(\picorv32/pcpi_valid_7843 ),
    .I1(\picorv32/_n1463 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_7802 ),
    .I3(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I4(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I5(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_757_o ),
    .O(\picorv32/pcpi_valid_rstpot_11031 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/instr_divu_9476 ),
    .I2(\picorv32/pcpi_div/instr_div_9477 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_8925 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_31_7714 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_8988 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAFFFFFFFF ))
  suart_rx_fifo_readable_glue_set (
    .I0(suart_rx_fifo_readable_2281),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[1]),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(n0197),
    .O(suart_rx_fifo_readable_glue_set_10681)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time1_3_glue_set_10748)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_3_glue_set_10743)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_4_glue_set_10744)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_846),
    .I1(\picorv32/mem_valid_460 ),
    .I2(sys_rst),
    .I3(basesoc_slave_sel[1]),
    .I4(\picorv32/mem_instr_461 ),
    .I5(basesoc_grant_2335),
    .O(basesoc_sram_bus_ack_rstpot_11034)
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I2(basesoc_port_cmd_ready2_6032),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(_n6522[0]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>28 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready131),
    .I2(basesoc_port_cmd_ready2_6032),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(_n6522[0]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3735 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h555555D5 ))
  _n10624_inv1 (
    .I0(basesoc_sdram_twtrcon_ready_2334),
    .I1(rhs_array_muxed6),
    .I2(rhs_array_muxed10),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .O(_n10624_inv)
  );
  LUT5 #(
    .INIT ( 32'h54555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(rhs_array_muxed6),
    .I4(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'h9999990999999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed6),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o2  (
    .I0(\picorv32/decoder_trigger_8209 ),
    .I1(\picorv32/instr_jal_7727 ),
    .I2(\picorv32/instr_waitirq_8121 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I4(\picorv32/cpu_state_FSM_FFd6_7803 ),
    .I5(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_10245 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_10246 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  \picorv32/Mmux_PWR_11_o_PWR_11_o_mux_427_OUT221  (
    .I0(\picorv32/_n1579 [1]),
    .I1(\picorv32/instr_jal_7727 ),
    .I2(\picorv32/instr_waitirq_8121 ),
    .I3(\picorv32/decoder_trigger_8209 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_755_o ),
    .I5(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_414_OUT<1> ),
    .O(\picorv32/PWR_11_o_PWR_11_o_mux_427_OUT [1])
  );
  LUT6 #(
    .INIT ( 64'h4000000055555555 ))
  suart_rx_fifo_do_read1 (
    .I0(n0197),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[1]),
    .I3(suart_rx_clear11_FRB_6068),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(suart_rx_fifo_readable_2281),
    .O(suart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h2020202000000020 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT591  (
    .I0(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I2(\picorv32/reg_op2_31_7684 ),
    .I3(\picorv32/pcpi_div/instr_rem_9475 ),
    .I4(\picorv32/pcpi_div/instr_div_9477 ),
    .I5(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT [31]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62])
  );
  LUT6 #(
    .INIT ( 64'hAFAF8F8FAAAA888A ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_SW0  (
    .I0(\picorv32/mem_do_prefetch_7841 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_8056 ),
    .I2(\picorv32/n0568 ),
    .I3(\picorv32/is_sll_srl_sra_8055 ),
    .I4(\picorv32/is_lui_auipc_jal_8282 ),
    .I5(\picorv32/is_sb_sh_sw_8120 ),
    .O(N1885)
  );
  LUT5 #(
    .INIT ( 32'hFFFEFF54 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6  (
    .I0(\picorv32/_n1463 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_8315 ),
    .I2(\picorv32/pcpi_mul/pcpi_wr_8349 ),
    .I3(N1885),
    .I4(\picorv32/is_lb_lh_lw_lbu_lhu_7716 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_10225 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready3_6047),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'hAA02020202020202 ))
  \picorv32/mem_do_rinst_rstpot  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(N1883),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I3(\picorv32/alu_out_0_7318 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_7801 ),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_8018 ),
    .O(\picorv32/mem_do_rinst_rstpot_11044 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_port_cmd_ready2_6032),
    .I3(basesoc_port_cmd_ready14_6053),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n123861 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12386)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5127 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_0_6869 ),
    .I3(\picorv32/pcpi_div/dividend [0]),
    .I4(\picorv32/pcpi_div/divisor [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_9050 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_1_6868 ),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .I4(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_9048 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_2_7685 ),
    .I3(\picorv32/pcpi_div/dividend [2]),
    .I4(\picorv32/pcpi_div/divisor [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_9046 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_3_7686 ),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .I4(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_9044 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_4_7687 ),
    .I3(\picorv32/pcpi_div/dividend [4]),
    .I4(\picorv32/pcpi_div/divisor [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_9042 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_5_7688 ),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .I4(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_9040 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_6_7689 ),
    .I3(\picorv32/pcpi_div/dividend [6]),
    .I4(\picorv32/pcpi_div/divisor [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_9038 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_7_7690 ),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .I4(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_9036 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_8_7691 ),
    .I3(\picorv32/pcpi_div/dividend [8]),
    .I4(\picorv32/pcpi_div/divisor [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_9034 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_9_7692 ),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .I4(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_9032 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_10_7693 ),
    .I3(\picorv32/pcpi_div/dividend [10]),
    .I4(\picorv32/pcpi_div/divisor [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_9030 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_11_7694 ),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .I4(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_9028 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_12_7695 ),
    .I3(\picorv32/pcpi_div/dividend [12]),
    .I4(\picorv32/pcpi_div/divisor [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_9026 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_13_7696 ),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .I4(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_9024 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_14_7697 ),
    .I3(\picorv32/pcpi_div/dividend [14]),
    .I4(\picorv32/pcpi_div/divisor [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_9022 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_15_7698 ),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .I4(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_9020 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_16_7699 ),
    .I3(\picorv32/pcpi_div/dividend [16]),
    .I4(\picorv32/pcpi_div/divisor [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_9018 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_17_7700 ),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .I4(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_9016 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_18_7701 ),
    .I3(\picorv32/pcpi_div/dividend [18]),
    .I4(\picorv32/pcpi_div/divisor [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_9014 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_19_7702 ),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .I4(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_9012 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_20_7703 ),
    .I3(\picorv32/pcpi_div/dividend [20]),
    .I4(\picorv32/pcpi_div/divisor [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_9010 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_21_7704 ),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .I4(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_9008 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_22_7705 ),
    .I3(\picorv32/pcpi_div/dividend [22]),
    .I4(\picorv32/pcpi_div/divisor [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_9006 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_23_7706 ),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .I4(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_9004 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_24_7707 ),
    .I3(\picorv32/pcpi_div/dividend [24]),
    .I4(\picorv32/pcpi_div/divisor [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_9002 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_25_7708 ),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .I4(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_9000 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_26_7709 ),
    .I3(\picorv32/pcpi_div/dividend [26]),
    .I4(\picorv32/pcpi_div/divisor [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_8998 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_27_7710 ),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .I4(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_8996 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_28_7711 ),
    .I3(\picorv32/pcpi_div/dividend [28]),
    .I4(\picorv32/pcpi_div/divisor [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_8994 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_29_7712 ),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .I4(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_8992 )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_9639 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_8316 ),
    .I2(\picorv32/reg_op1_30_7713 ),
    .I3(\picorv32/pcpi_div/dividend [30]),
    .I4(\picorv32/pcpi_div/divisor [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_8990 )
  );
  LUT5 #(
    .INIT ( 32'hA2AAAEAA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_2284),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6030 ),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_10682)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_time1[3]),
    .I5(array_muxed17_INV_394_o2),
    .O(basesoc_sdram_time1_2_glue_set_10747)
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_8987 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_8985 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_8983 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_8981 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_8979 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_8977 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_8975 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_8973 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_8971 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_8969 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_8967 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_8965 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_8963 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_8961 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_8959 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_8957 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_8955 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_8953 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_8951 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_8949 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_8947 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_8945 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_8943 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_8941 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_8939 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_8937 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_8935 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_8933 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_8931 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_8929 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/instr_div_9477 ),
    .I2(\picorv32/pcpi_div/instr_divu_9476 ),
    .I3(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_8927 )
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5068),
    .I2(bankmachine0_state_FSM_FFd3_5067),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I4(basesoc_sdram_bankmachine0_row_opened_2285),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_10715)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5073),
    .I2(bankmachine1_state_FSM_FFd3_5072),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I4(basesoc_sdram_bankmachine1_row_opened_2290),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_10716)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5063),
    .I2(bankmachine2_state_FSM_FFd3_5062),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I4(basesoc_sdram_bankmachine2_row_opened_2295),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_10717)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5083),
    .I2(bankmachine3_state_FSM_FFd3_5082),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I4(basesoc_sdram_bankmachine3_row_opened_2300),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_10718)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5088),
    .I2(bankmachine4_state_FSM_FFd3_5087),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I4(basesoc_sdram_bankmachine4_row_opened_2305),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_10719)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5078),
    .I2(bankmachine5_state_FSM_FFd3_5077),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I4(basesoc_sdram_bankmachine5_row_opened_2310),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_10720)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5093),
    .I2(bankmachine6_state_FSM_FFd3_5092),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I4(basesoc_sdram_bankmachine6_row_opened_2315),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_10721)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5098),
    .I2(bankmachine7_state_FSM_FFd3_5097),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I4(basesoc_sdram_bankmachine7_row_opened_2320),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_10722)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .I5(array_muxed17_INV_394_o2),
    .O(basesoc_sdram_time1_1_glue_set_10746)
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .I4(array_muxed17_INV_394_o2),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time1_0_glue_set_10745)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_10723)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2293),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_open),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_10724)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_10725)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2308),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_open),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_10726)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_10727)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2288),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_open),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_10728)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_10729)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2298),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_open),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_10730)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_10731)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2303),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_open),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_10732)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_10733)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2313),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_open),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_10734)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_10735)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2323),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_open),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_10736)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_10737)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2318),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_open),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_10738)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_0_glue_set_10740)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  basesoc_sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[1]),
    .I5(basesoc_sdram_time0[0]),
    .O(basesoc_sdram_time0_1_glue_set_10741)
  );
  LUT6 #(
    .INIT ( 64'h0008080888080808 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_175_OUT61  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o12_10272 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1114_o11_10271 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h8880808080000000 ))
  \picorv32/mem_do_rinst_mem_done_AND_1112_o1  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/mem_do_rinst_7805 ),
    .I2(\picorv32/mem_state [0]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(\picorv32/mem_state [1]),
    .O(\picorv32/mem_do_rinst_mem_done_AND_1112_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<2>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [2]),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<3>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [3]),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<0>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [0]),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<1>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [1]),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(opsis_i2c_samp_count_1_5505),
    .I1(spiflash_clk_5504),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5503),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_rx_fifo_level0_cy<2>12  (
    .I0(suart_source_valid_940),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_suart_rx_fifo_level0_lut[3]),
    .I1(suart_source_valid_940),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h08A008A8 ))
  \picorv32/mem_do_wdata_rstpot  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd2_7799 ),
    .I2(\picorv32/mem_do_wdata_8125 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I4(\picorv32/mem_do_prefetch_7841 ),
    .O(\picorv32/mem_do_wdata_rstpot_11042 )
  );
  LUT5 #(
    .INIT ( 32'h08A008A8 ))
  \picorv32/mem_do_rdata_rstpot  (
    .I0(sys_rst_INV_584_o_3386),
    .I1(\picorv32/cpu_state_FSM_FFd1_7798 ),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_615_o ),
    .I4(\picorv32/mem_do_prefetch_7841 ),
    .O(\picorv32/mem_do_rdata_rstpot_11043 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \basesoc_sdram_timer_done<8>  (
    .I0(opsis_i2c_samp_count_1_5505),
    .I1(opsis_i2c_samp_carry_5503),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(N1104),
    .I5(spiflash_clk_5504),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<0>  (
    .I0(opsis_i2c_samp_carry_5503),
    .I1(opsis_i2c_samp_count_1_5505),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(spiflash_clk_5504),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(spiflash_clk_5504),
    .I1(opsis_i2c_samp_count_1_5505),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5503),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_11257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_11258)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_11259),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_11260),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_11261),
    .Q(half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_11262),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_11263),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_11264),
    .Q(half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record0_bank_0_rstpot_11259)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record0_bank_1_rstpot_11260)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[2]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record0_bank_2_rstpot_11261)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record1_bank_0_rstpot_11262)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record1_bank_1_rstpot_11263)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[2]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_11272),
    .I4(phase_sel_3_11269),
    .I5(_n10231),
    .O(half_rate_phy_record1_bank_2_rstpot_11264)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_11265)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N1438),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_11266 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_11267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_11268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_11269)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_11270)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_11271)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_4_11272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_11273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_11274)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_11036),
    .Q(basesoc_interface_we_1_11275)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_5_11276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_4 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_4_11277)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_11036),
    .Q(basesoc_interface_we_2_11278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2  (
    .C(sys_clk),
    .D(N1438),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_11279 )
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0  (
    .I0(N1887),
    .I1(N1888),
    .S(\basesoc_interface_adr[2] ),
    .O(N1108)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5670),
    .I3(mux107_133_5661),
    .I4(mux107_125_5663),
    .I5(mux107_111_5672),
    .O(N1887)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5669),
    .I3(mux107_14_5660),
    .I4(mux107_132_5662),
    .I5(mux107_121_5671),
    .O(N1888)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0  (
    .I0(N1889),
    .I1(N1890),
    .S(\basesoc_interface_adr[2] ),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_112_5655),
    .I3(mux105_122_5653),
    .I4(mux105_111_5657),
    .I5(mux105_10_5659),
    .O(N1889)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_121_5654),
    .I3(mux105_13_5652),
    .I4(mux105_12_5656),
    .I5(mux105_11_5658),
    .O(N1890)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1891),
    .I1(N1892),
    .S(multiplexer_state_FSM_FFd2_1313),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(\multiplexer_state_FSM_FFd2-In5_10090 ),
    .O(N1891)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(\multiplexer_state_FSM_FFd2-In5_10090 ),
    .I5(basesoc_sdram_twtrcon_ready_2334),
    .O(N1892)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0  (
    .I0(N1893),
    .I1(N1894),
    .S(\basesoc_interface_adr[2] ),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5616),
    .I3(mux106_133_5607),
    .I4(mux106_125_5609),
    .I5(mux106_111_5618),
    .O(N1893)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5615),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5608),
    .I4(mux106_121_5617),
    .O(N1894)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13  (
    .I0(N1895),
    .I1(N1896),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_16_2564),
    .I3(basesoc_load_storage_full[0]),
    .I4(basesoc_load_storage_full_8_2572),
    .I5(basesoc_load_storage_full_24_2556),
    .O(N1895)
  );
  LUT5 #(
    .INIT ( 32'hFBD97351 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_8_2604),
    .I3(basesoc_reload_storage_full_16_2596),
    .I4(basesoc_reload_storage_full[0]),
    .O(N1896)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13  (
    .I0(N1897),
    .I1(N1898),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_2159),
    .I3(basesoc_ctrl_storage_full_8_2163),
    .I4(basesoc_ctrl_storage_full_24_2154),
    .O(N1897)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_storage_full_0_2167),
    .O(N1898)
  );
  MUXF7   Mmux_array_muxed411 (
    .I0(N1899),
    .I1(N1900),
    .S(half_rate_phy_phase_sel),
    .O(array_muxed4)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_F (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record0_cas_n_BRB1_11063),
    .I2(half_rate_phy_record0_cas_n_BRB2_11064),
    .I3(half_rate_phy_record0_cas_n_BRB3_11065),
    .I4(half_rate_phy_record0_cas_n_BRB4_11066),
    .O(N1899)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_G (
    .I0(half_rate_phy_record0_cas_n_BRB0_11062),
    .I1(half_rate_phy_record1_cas_n_BRB1_11071),
    .I2(half_rate_phy_record1_cas_n_BRB2_11072),
    .I3(half_rate_phy_record1_cas_n_BRB3_11073),
    .I4(half_rate_phy_record1_cas_n_BRB4_11074),
    .O(N1900)
  );
  MUXF7   \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1  (
    .I0(N1901),
    .I1(N1902),
    .S(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_F  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_8125 ),
    .I2(\picorv32/mem_do_rdata_8126 ),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_628_o ),
    .O(N1901)
  );
  LUT5 #(
    .INIT ( 32'h515F5F5F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_G  (
    .I0(\picorv32/mem_do_rinst_7805 ),
    .I1(\picorv32/mem_do_rdata_8126 ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N1902)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5112  (
    .I0(N1903),
    .I1(N1904),
    .S(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT511 )
  );
  LUT6 #(
    .INIT ( 64'hAAAF022FAAAA0220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5112_F  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n123681_6057),
    .I5(_n124161),
    .O(N1903)
  );
  LUT6 #(
    .INIT ( 64'hABAB0323AAAA0220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5112_G  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n123681_6057),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .O(N1904)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19  (
    .I0(N1905),
    .I1(N1906),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_9936 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_9938 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_9937 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_9935 ),
    .O(N1905)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(basesoc_eventmanager_storage_full_2257),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .O(N1906)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54  (
    .I0(N1907),
    .I1(basesoc_sdram_tfawcon_ready),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT312 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT53 )
  );
  LUT6 #(
    .INIT ( 64'hFFAFFFA8FFA8FFA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54_F  (
    .I0(_n123831),
    .I1(dna_status[12]),
    .I2(\basesoc_interface_adr[5] ),
    .I3(_n12461),
    .I4(dna_status[4]),
    .I5(_n123861_6049),
    .O(N1907)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13  (
    .I0(N1909),
    .I1(N1910),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEAEFFAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13_F  (
    .I0(_n12437),
    .I1(_n124191),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6026),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .O(N1909)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(_n124161),
    .I3(_n124191),
    .I4(_n12437),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .O(N1910)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1113  (
    .I0(N1911),
    .I1(N1912),
    .S(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA080808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1113_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(_n124191),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111_10113 ),
    .O(N1911)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1113_G  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6025),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124191),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6027),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111_10113 ),
    .O(N1912)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23  (
    .I0(N1913),
    .I1(N1914),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_17_2158),
    .I3(basesoc_ctrl_storage_full_9_2268),
    .I4(basesoc_ctrl_storage_full_25_2261),
    .O(N1913)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[17]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[25]),
    .I4(basesoc_ctrl_storage_full_1_2166),
    .O(N1914)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3  (
    .I0(N1915),
    .I1(N1916),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_10211 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_F  (
    .I0(\picorv32/reg_op1_29_7712 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31_7714 ),
    .O(N1915)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_G  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/instr_sra_8004 ),
    .I2(\picorv32/instr_srai_8063 ),
    .I3(\picorv32/reg_op1_26_7709 ),
    .I4(\picorv32/instr_slli_8065 ),
    .I5(\picorv32/instr_sll_8007 ),
    .O(N1916)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3  (
    .I0(N1917),
    .I1(N1918),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_10214 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_F  (
    .I0(\picorv32/reg_op1_28_7711 ),
    .I1(\picorv32/instr_slli_8065 ),
    .I2(\picorv32/instr_sll_8007 ),
    .I3(\picorv32/PWR_11_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30_7713 ),
    .O(N1917)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_G  (
    .I0(\picorv32/reg_op1_31_7714 ),
    .I1(\picorv32/instr_sra_8004 ),
    .I2(\picorv32/instr_srai_8063 ),
    .I3(\picorv32/reg_op1_25_7708 ),
    .I4(\picorv32/instr_slli_8065 ),
    .I5(\picorv32/instr_sll_8007 ),
    .O(N1918)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> )
  );
  INV   \Madd_n6126_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6126_lut[2] )
  );
  INV   \Madd_n6126_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6126_lut[4] )
  );
  INV   \Madd_n6126_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6126_lut[5] )
  );
  INV   \Madd_n6126_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6126_lut[7] )
  );
  INV   \Madd_n6126_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6126_lut[9] )
  );
  INV   \Madd_n6126_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6126_lut[10] )
  );
  INV   \Madd_n6126_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6126_lut[11] )
  );
  INV   \Madd_n6126_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6126_lut[12] )
  );
  INV   \Madd_n6126_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6126_lut[13] )
  );
  INV   \Madd_n6126_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6126_lut[14] )
  );
  INV   \Madd_n6126_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6126_lut[15] )
  );
  INV   \Madd_n6126_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6126_lut[17] )
  );
  INV   \Madd_n6126_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6126_lut[18] )
  );
  INV   \Madd_n6126_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6126_lut[20] )
  );
  INV   \Madd_n6126_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6126_lut[23] )
  );
  INV   \Madd_n6130_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6130_lut[2] )
  );
  INV   \Madd_n6130_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6130_lut[4] )
  );
  INV   \Madd_n6130_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6130_lut[5] )
  );
  INV   \Madd_n6130_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6130_lut[7] )
  );
  INV   \Madd_n6130_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6130_lut[9] )
  );
  INV   \Madd_n6130_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6130_lut[10] )
  );
  INV   \Madd_n6130_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6130_lut[11] )
  );
  INV   \Madd_n6130_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6130_lut[12] )
  );
  INV   \Madd_n6130_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6130_lut[13] )
  );
  INV   \Madd_n6130_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6130_lut[14] )
  );
  INV   \Madd_n6130_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6130_lut[15] )
  );
  INV   \Madd_n6130_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6130_lut[17] )
  );
  INV   \Madd_n6130_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6130_lut[18] )
  );
  INV   \Madd_n6130_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6130_lut[20] )
  );
  INV   \Madd_n6130_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6130_lut[23] )
  );
  INV   \Madd_n6202_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5503),
    .O(\Madd_n6120_cy<0>_inv )
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \picorv32/Mcount_count_instr_lut<0>_INV_0  (
    .I(\picorv32/count_instr [0]),
    .O(\picorv32/Mcount_count_instr_lut [0])
  );
  INV   \picorv32/Mcount_count_cycle_lut<0>_INV_0  (
    .I(\picorv32/count_cycle [0]),
    .O(\picorv32/Mcount_count_cycle_lut [0])
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_INV_0  (
    .I(\picorv32/timer [31]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_INV_0  (
    .I(\picorv32/timer [30]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_INV_0  (
    .I(\picorv32/timer [29]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_INV_0  (
    .I(\picorv32/timer [28]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_INV_0  (
    .I(\picorv32/timer [27]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_INV_0  (
    .I(\picorv32/timer [26]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_INV_0  (
    .I(\picorv32/timer [25]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_INV_0  (
    .I(\picorv32/timer [24]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_INV_0  (
    .I(\picorv32/timer [23]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_INV_0  (
    .I(\picorv32/timer [22]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_INV_0  (
    .I(\picorv32/timer [21]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_INV_0  (
    .I(\picorv32/timer [20]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_INV_0  (
    .I(\picorv32/timer [19]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_INV_0  (
    .I(\picorv32/timer [18]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_INV_0  (
    .I(\picorv32/timer [17]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_INV_0  (
    .I(\picorv32/timer [16]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_INV_0  (
    .I(\picorv32/timer [15]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_INV_0  (
    .I(\picorv32/timer [14]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_INV_0  (
    .I(\picorv32/timer [13]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_INV_0  (
    .I(\picorv32/timer [12]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_INV_0  (
    .I(\picorv32/timer [11]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_INV_0  (
    .I(\picorv32/timer [10]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_INV_0  (
    .I(\picorv32/timer [9]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_INV_0  (
    .I(\picorv32/timer [8]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_INV_0  (
    .I(\picorv32/timer [7]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_INV_0  (
    .I(\picorv32/timer [6]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_INV_0  (
    .I(\picorv32/timer [5]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_INV_0  (
    .I(\picorv32/timer [4]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_INV_0  (
    .I(\picorv32/timer [3]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_INV_0  (
    .I(\picorv32/timer [2]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2> )
  );
  INV   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_INV_0  (
    .I(\picorv32/timer [1]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1> )
  );
  INV   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_INV_0  (
    .I(\picorv32/reg_pc [2]),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2> )
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<31>_INV_0  (
    .I(\picorv32/reg_op2_31_7684 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<30>_INV_0  (
    .I(\picorv32/reg_op2_30_7683 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<29>_INV_0  (
    .I(\picorv32/reg_op2_29_7682 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<28>_INV_0  (
    .I(\picorv32/reg_op2_28_7681 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<27>_INV_0  (
    .I(\picorv32/reg_op2_27_7680 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<26>_INV_0  (
    .I(\picorv32/reg_op2_26_7679 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<25>_INV_0  (
    .I(\picorv32/reg_op2_25_7678 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<24>_INV_0  (
    .I(\picorv32/reg_op2_24_7677 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<23>_INV_0  (
    .I(\picorv32/reg_op2_23_7676 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<22>_INV_0  (
    .I(\picorv32/reg_op2_22_7675 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<21>_INV_0  (
    .I(\picorv32/reg_op2_21_7674 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<20>_INV_0  (
    .I(\picorv32/reg_op2_20_7673 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<19>_INV_0  (
    .I(\picorv32/reg_op2_19_7672 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<18>_INV_0  (
    .I(\picorv32/reg_op2_18_7671 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<17>_INV_0  (
    .I(\picorv32/reg_op2_17_7670 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<16>_INV_0  (
    .I(\picorv32/reg_op2_16_7669 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<15>_INV_0  (
    .I(\picorv32/reg_op2_15_7668 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<14>_INV_0  (
    .I(\picorv32/reg_op2_14_7667 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<13>_INV_0  (
    .I(\picorv32/reg_op2_13_7666 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<12>_INV_0  (
    .I(\picorv32/reg_op2_12_7665 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<11>_INV_0  (
    .I(\picorv32/reg_op2_11_7664 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<10>_INV_0  (
    .I(\picorv32/reg_op2_10_7663 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<9>_INV_0  (
    .I(\picorv32/reg_op2_9_7662 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<8>_INV_0  (
    .I(\picorv32/reg_op2_8_7661 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<7>_INV_0  (
    .I(\picorv32/reg_op2_7_7187 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<6>_INV_0  (
    .I(\picorv32/reg_op2_6_7186 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<5>_INV_0  (
    .I(\picorv32/reg_op2_5_7185 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<4>_INV_0  (
    .I(\picorv32/reg_op2_4_7184 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<3>_INV_0  (
    .I(\picorv32/reg_op2_3_7183 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<2>_INV_0  (
    .I(\picorv32/reg_op2_2_7182 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<1>_INV_0  (
    .I(\picorv32/reg_op2_1_7181 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1])
  );
  INV   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<0>_INV_0  (
    .I(\picorv32/reg_op2_0_7180 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0])
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_585_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_585_o)
  );
  INV   phase_sel_INV_38_o1_INV_0 (
    .I(phase_sel_256),
    .O(phase_sel_INV_38_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2281),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_11061),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3714)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3715)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2170),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2186),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2388),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> )
  );
  INV   \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT11_INV_0  (
    .I(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \picorv32/Mcount_pcpi_timeout_counter_xor<0>11_INV_0  (
    .I(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result [0])
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<4>_INV_0  (
    .I(basesoc_sdram_timer_count[4]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6522[23], _n6522[22], _n6522[21], _n6522[20], _n6522[19], _n6522[18]
, _n6522[17], _n6522[16], _n6522[15], _n6522[14], _n6522[13], _n6522[12], _n6522[11], _n6522[10], _n6522[9], _n6522[8], _n6522[7], _n6522[6], 
_n6522[5], _n6522[4], _n6522[3], _n6522[2], _n6522[1], _n6522[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6085, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/mem_addr [31], 
\picorv32/mem_addr [30], \picorv32/mem_addr [29], \picorv32/mem_addr [28], \picorv32/mem_addr [27], \picorv32/mem_addr [26], \picorv32/mem_addr [25], 
\picorv32/mem_addr [24], \picorv32/mem_addr [23], \picorv32/mem_addr [22], \picorv32/mem_addr [21], \picorv32/mem_addr [20], \picorv32/mem_addr [19], 
\picorv32/mem_addr [18], \picorv32/mem_addr [17], \picorv32/mem_addr [16], \picorv32/mem_addr [15], \picorv32/mem_addr [14], \picorv32/mem_addr [13]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4476, write_ctrl2_4475, write_ctrl1_4474, write_ctrl}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4480, write_ctrl6_4479, write_ctrl5_4478, write_ctrl4_4477}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4484, write_ctrl10_4483, write_ctrl9_4482, write_ctrl8_4481}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4488, write_ctrl14_4487, write_ctrl13_4486, write_ctrl12_4485}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4492, write_ctrl18_4491, write_ctrl17_4490, write_ctrl16_4489}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4496, write_ctrl22_4495, write_ctrl21_4494, write_ctrl20_4493}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4500, write_ctrl26_4499, write_ctrl25_4498, write_ctrl24_4497}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4512, write_ctrl38_4511, write_ctrl37_4510, write_ctrl36_4509}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4504, write_ctrl30_4503, write_ctrl29_4502, write_ctrl28_4501}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4508, write_ctrl34_4507, write_ctrl33_4506, write_ctrl32_4505}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4516, write_ctrl42_4515, write_ctrl41_4514, write_ctrl40_4513}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4520, write_ctrl46_4519, write_ctrl45_4518, write_ctrl44_4517}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4524, write_ctrl50_4523, write_ctrl49_4522, write_ctrl48_4521}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4528, write_ctrl54_4527, write_ctrl53_4526, write_ctrl52_4525}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4532, write_ctrl58_4531, write_ctrl57_4530, write_ctrl56_4529}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4536, write_ctrl62_4535, write_ctrl61_4534, write_ctrl60_4533}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \picorv32/Mram_cpuregs  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\picorv32/resetn_latched_rd[5]_AND_1195_o , \picorv32/resetn_latched_rd[5]_AND_1195_o }),
    .DOADO({\picorv32/decoded_rs1[5]_read_port_354_OUT<15> , \picorv32/decoded_rs1[5]_read_port_354_OUT<14> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<13> , \picorv32/decoded_rs1[5]_read_port_354_OUT<12> , \picorv32/decoded_rs1[5]_read_port_354_OUT<11> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<10> , \picorv32/decoded_rs1[5]_read_port_354_OUT<9> , \picorv32/decoded_rs1[5]_read_port_354_OUT<8> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<7> , \picorv32/decoded_rs1[5]_read_port_354_OUT<6> , \picorv32/decoded_rs1[5]_read_port_354_OUT<5> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<4> , \picorv32/decoded_rs1[5]_read_port_354_OUT<3> , \picorv32/decoded_rs1[5]_read_port_354_OUT<2> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<1> , \picorv32/decoded_rs1[5]_read_port_354_OUT<0> }),
    .DOPADOP({\NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\picorv32/resetn_latched_rd[5]_AND_1195_o , \picorv32/resetn_latched_rd[5]_AND_1195_o }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/latched_rd [5], \picorv32/latched_rd [4], 
\picorv32/latched_rd [3], \picorv32/latched_rd [2], \picorv32/latched_rd [1], \picorv32/latched_rd [0], 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\picorv32/cpuregs_wrdata [31], \picorv32/cpuregs_wrdata [30], \picorv32/cpuregs_wrdata [29], \picorv32/cpuregs_wrdata [28], 
\picorv32/cpuregs_wrdata [27], \picorv32/cpuregs_wrdata [26], \picorv32/cpuregs_wrdata [25], \picorv32/cpuregs_wrdata [24], 
\picorv32/cpuregs_wrdata [23], \picorv32/cpuregs_wrdata [22], \picorv32/cpuregs_wrdata [21], \picorv32/cpuregs_wrdata [20], 
\picorv32/cpuregs_wrdata [19], \picorv32/cpuregs_wrdata [18], \picorv32/cpuregs_wrdata [17], \picorv32/cpuregs_wrdata [16]}),
    .DIADI({\picorv32/cpuregs_wrdata [15], \picorv32/cpuregs_wrdata [14], \picorv32/cpuregs_wrdata [13], \picorv32/cpuregs_wrdata [12], 
\picorv32/cpuregs_wrdata [11], \picorv32/cpuregs_wrdata [10], \picorv32/cpuregs_wrdata [9], \picorv32/cpuregs_wrdata [8], \picorv32/cpuregs_wrdata [7]
, \picorv32/cpuregs_wrdata [6], \picorv32/cpuregs_wrdata [5], \picorv32/cpuregs_wrdata [4], \picorv32/cpuregs_wrdata [3], \picorv32/cpuregs_wrdata [2]
, \picorv32/cpuregs_wrdata [1], \picorv32/cpuregs_wrdata [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<5>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<4>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<3>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<2>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<1>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_175_OUT<0>_0_0 , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\picorv32/decoded_rs1[5]_read_port_354_OUT<31> , \picorv32/decoded_rs1[5]_read_port_354_OUT<30> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<29> , \picorv32/decoded_rs1[5]_read_port_354_OUT<28> , \picorv32/decoded_rs1[5]_read_port_354_OUT<27> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<26> , \picorv32/decoded_rs1[5]_read_port_354_OUT<25> , \picorv32/decoded_rs1[5]_read_port_354_OUT<24> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<23> , \picorv32/decoded_rs1[5]_read_port_354_OUT<22> , \picorv32/decoded_rs1[5]_read_port_354_OUT<21> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<20> , \picorv32/decoded_rs1[5]_read_port_354_OUT<19> , \picorv32/decoded_rs1[5]_read_port_354_OUT<18> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<17> , \picorv32/decoded_rs1[5]_read_port_354_OUT<16> }),
    .DIPADIP({\NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000001000000000000000000000000000300 ),
    .INIT_01 ( 256'h03CC3000000C3C00000CC0003033033033C103440000000C0000033300C00C00 ),
    .INIT_02 ( 256'h000000030000000FCC00000C3F000003C0000000C003C0200003300C00304000 ),
    .INIT_03 ( 256'h300400700FB7C71C7018D3000C333000000000303C0CF000030003000F000004 ),
    .INIT_04 ( 256'h300570001700C00110417C04441C0300155C05700225702027F300000C300000 ),
    .INIT_05 ( 256'h3F00000101000C000FC00430020000000000009000800040C0F10C000100C000 ),
    .INIT_06 ( 256'h000000008000008003008000000000000002001100002000200000027C000000 ),
    .INIT_07 ( 256'h43004034001000380400C00400F001030D0030C00301B0373CC00033010C0C10 ),
    .INIT_08 ( 256'h00D0000340000D00082080130C0F00400340040C040D0008208013135C4C4031 ),
    .INIT_09 ( 256'h100410010410411204491120C448113410448403000300034002081130200C00 ),
    .INIT_0A ( 256'h000001C30003F44040C9240A112B044AC112C30C112F112C44B112F044840104 ),
    .INIT_0B ( 256'h0030000000030C0E31400000000000000000000030100820A00CA2CB22AAB045 ),
    .INIT_0C ( 256'h0F30CC000CCC3000C00352000010412044000F04010F14CCC0C0003000000000 ),
    .INIT_0D ( 256'h00340000C0C0000C100000F00300F0400FCC3000C3CC00CF4400000C11C30000 ),
    .INIT_0E ( 256'h000CC3003300000030000080CC00000003F000430300003C00C30003330000F0 ),
    .INIT_0F ( 256'h30003F33CCC000000000400030034000C03C0023C0000002004C3C0F30C00F00 ),
    .INIT_10 ( 256'hDE000C400003000000C030030C0C000000400F0D030D30340C00033034C0D033 ),
    .INIT_11 ( 256'h0003C000CC00C01C30C0000C01800000000C0000000030012C00000001000320 ),
    .INIT_12 ( 256'h000F000000C003300000C0000000030000C0000C000C000C000C000C00C000C0 ),
    .INIT_13 ( 256'h00001C0330000000004300F000000C3305000300000C00F008003CC0000F3003 ),
    .INIT_14 ( 256'h0000003300B40030000C0000C8000004030204C0000400C100300004C0013000 ),
    .INIT_15 ( 256'hC700F33333300000000000000000C0000002000003020000000000000200F001 ),
    .INIT_16 ( 256'h03040003030000C0CC43F000000001030001000000C0C30200003C0000C0C030 ),
    .INIT_17 ( 256'h1141040541515154151154545154545515FFFFCFDC00C333C330F0CF04C0C003 ),
    .INIT_18 ( 256'h0005555141055501540011404050540505551104044100454404154114144505 ),
    .INIT_19 ( 256'h1001455144015000050015100154005554014540015400500540011010040005 ),
    .INIT_1A ( 256'h5411541110455005500554015401545114511044005501554555454005451100 ),
    .INIT_1B ( 256'h0455541445045155015151051001140005550515104445114444550455145451 ),
    .INIT_1C ( 256'h0000000000004555405554000000000000000000004000400000000045101544 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h4B4B4B4B4B400000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'hB4B4B4B4B4BE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B ),
    .INIT_20 ( 256'h000000000211E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000000000000000000000000144D0000000000000000001000000301 ),
    .INIT_01 ( 256'h03EC300000083C01003CC000203F02E023C003110092424C090911170D524C00 ),
    .INIT_02 ( 256'h000000030000000F840000083F000003C0000001C003C2000003380C00200000 ),
    .INIT_03 ( 256'h200400B00E3FCF3CF030F3000C333000000000003C0CF000000002000B00000C ),
    .INIT_04 ( 256'h300170000300C000E0317C03831C430094AC25300A22B0A023F3000008300000 ),
    .INIT_05 ( 256'h7B00000301000C0003C0003001000000000020300030000080F00C000000C000 ),
    .INIT_06 ( 256'h010300300C81C118006118181818181861445060441489208820820869555515 ),
    .INIT_07 ( 256'h0300B038C02C003008C0F00400F002030BC000073003213FFC841032130C0C30 ),
    .INIT_08 ( 256'h00400301000C04000820800300070000020000080008000C30C1032F8CAC0032 ),
    .INIT_09 ( 256'h515492612492421288092020880B303000C0F000020002000001043030300C30 ),
    .INIT_0A ( 256'h01555783005471C480C60043020A04808120C208121F1218486121B048585618 ),
    .INIT_0B ( 256'h5010000000030C0833C03000000001044400005471300000000800020000208B ),
    .INIT_0C ( 256'h0F30CC000CCC3000C0001000008201004C000F040B0F2CC8C080003000001555 ),
    .INIT_0D ( 256'h00300000C0C0000C000000F00300F0000FCC3000C3CC00CF0000000C00C30000 ),
    .INIT_0E ( 256'h000CC3003300000030000000CC00000003B000020200003C00C30003330000F0 ),
    .INIT_0F ( 256'h30003F33CCC104000000000030030000C83C1103C00000000008380F30C00F00 ),
    .INIT_10 ( 256'hFC000CC00003000000C030030C0C000000000F0C030830300C00033030C0C033 ),
    .INIT_11 ( 256'h0003C000C400C00430C0000C00400000000C0000000030001C040B0103000300 ),
    .INIT_12 ( 256'h000F000048C0133200D0C00001C003044180000C000C000C000C000C00C000C0 ),
    .INIT_13 ( 256'h0000094630000000001640B00000082300000300000C54F019442C80000F2003 ),
    .INIT_14 ( 256'h0000003311310021111C0000C4000001020101C1000044C005300001C1047000 ),
    .INIT_15 ( 256'h8200B22222210200088420000000C0000003040003031015400002009000F000 ),
    .INIT_16 ( 256'h02000003010000C0CC03F000000000110000000010C4831200003C8100C08020 ),
    .INIT_17 ( 256'hB3EAAC0A8EF1A3A82B32A8A8A2AAA0ABA8AAAA8BC40082238220E00200C0C003 ),
    .INIT_18 ( 256'h7F0BABAB8FAFA40E903F8B023BB8CBBB8755A1A6A8A9AA8966A89ACB3AEECEBA ),
    .INIT_19 ( 256'h328E8AA2BF02ECFF9EBF2AA3FDABFCABA8FEEEAF0A082A60A882B638E2D8FF99 ),
    .INIT_1A ( 256'hBEA2BEA2BAE8AA8FBA8BAAA3EAA2AA2328B232882CEE83AA8EAA89FC0A86EFC0 ),
    .INIT_1B ( 256'hFAAA88AACA08ABBB8BBACB2EB3FEBAFCEAAA34382A8CCF32C8CCBAACAEAC2AA3 ),
    .INIT_1C ( 256'h000000000002CFEABC5403C10001001555400004001400141540080ABAA8ABA8 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h9396C6C6C6C00000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h393C6C6C6C6393939396C6C6C6CC6C6C6C693939393C6C6C6C69393939339393 ),
    .INIT_20 ( 256'h0000000001093939393C6C6C6C66C6C6C6C393939396C6C6C6C3939393993939 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000001555555540000000000E0C1555555540000000000040000302 ),
    .INIT_01 ( 256'h03A400000000340300008000043800B003C103881000001C4004232308C21C00 ),
    .INIT_02 ( 256'h0405555E10055559440000003A00000380040003400380100003340400300800 ),
    .INIT_03 ( 256'h710400D00C73C30C3004D1000222300030000000084CF0000100030003002000 ),
    .INIT_04 ( 256'h300030000F00C0004032BC01031C0300140C0530022170202361005100300000 ),
    .INIT_05 ( 256'hB700000102000C000E70002C00000000000000000010000010F14C000100C000 ),
    .INIT_06 ( 256'h404600D374C0004C033158181414242082CDD0A08834100C130861450555552A ),
    .INIT_07 ( 256'h1F04F43CC03C001408C0B01C40E004120E8020C92302712BA8486033175DCD10 ),
    .INIT_08 ( 256'h001005404019050000000F13080E01040000150419040000000F031F48440032 ),
    .INIT_09 ( 256'hF3BC208104010A0148C533200CCB033D040C382206060641800004B230200041 ),
    .INIT_0A ( 256'h080000C200533000C0CA2C883229008E8023C30C12072118846312D0C4A4EC30 ),
    .INIT_0B ( 256'h026200004351D82C2840700000100000000220F793E0000000100002080008ED ),
    .INIT_0C ( 256'h0F30CC00CCCC3000C00C1000004302008C000F0C020D081CC081003000000000 ),
    .INIT_0D ( 256'h00300000C0C0000C000000F0C300F0000FCC3000C3CC00CF0000000C00C30000 ),
    .INIT_0E ( 256'h000CDF0033102409F0004140CC00C00003F000010500003800C30003330000F0 ),
    .INIT_0F ( 256'h30001D1344C00000C0030000B8032000843C0053C0000001000C3C0FF0400F01 ),
    .INIT_10 ( 256'hFC010CC00003100000C031030808000400000F0C030C30300000013000C0C031 ),
    .INIT_11 ( 256'h0C03C00CC800C04830C0000C0080000000000000000000002C000D2012000300 ),
    .INIT_12 ( 256'h000F000008C003320000C0000040330000800C0C0C0C0C0C0C0C0C0C0CC00CC0 ),
    .INIT_13 ( 256'h00C0200020001000308000300000000300001200000C00800C003CC0000F3000 ),
    .INIT_14 ( 256'h0000003300F803000008000084000088700208C4400800C000300108C0023102 ),
    .INIT_15 ( 256'h8200F222223103000DE5F4100100D11C100200000303001440000200A100F003 ),
    .INIT_16 ( 256'h0300000302000040C403F004000000210008000230CDC651000031155051C030 ),
    .INIT_17 ( 256'h1013042CCF00304C9021D8CC43D4F0F53C000047CC0004470420D10200808002 ),
    .INIT_18 ( 256'hBF2411F049D643210C8021C8DC485AC48BFF323F0CF30CCFCC0CC64107A041E8 ),
    .INIT_19 ( 256'h2049C9327303B0FF233F1603FEDCFC4EACFF42CF27FC90B24FC92B2430ACFF28 ),
    .INIT_1A ( 256'h43316330004C7C004C044B001303F89038C301CC9071005CC1F4CE3C20CFCCC0 ),
    .INIT_1B ( 256'h84F9ECCC4424FC5E0DD0503313FF1CFC0F7C1A0D30C4400108004FC493F06FE0 ),
    .INIT_1C ( 256'h000000000003093910939100000000000000002000000001402AAA8965B0FC04 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'hE4B1E4BE1B400000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h1B4E1B41E4B1E4BE1B4E1B41E4BB4E14B1E4B1EB4E14B1EB4E1B4E14B1EE1B41 ),
    .INIT_20 ( 256'h00000000023E1B41E4B1E4BE1B44B1EB4E1B4E14B1EB4E14B1E4B1EB4E11E4BE ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003FEA95403FEA95488882003FFFD5556AAA8000008A10800301 ),
    .INIT_01 ( 256'h023410001101500443BC00000091007002C213882000022C8C001B3204402C00 ),
    .INIT_02 ( 256'h0BF0055A03F55408CC0204417100202000040256C80201800154250800500155 ),
    .INIT_03 ( 256'h22040970090345149030820908131001301120214CC4A011031445280202400C ),
    .INIT_04 ( 256'h300120000F008008400128210034020014080520022120202383890441440000 ),
    .INIT_05 ( 256'h3D0040000B080C400EC10020010000010000005000D0005000D0081003428000 ),
    .INIT_06 ( 256'hC001006220C8491C03C008102A36031CA3C03020CC30061C8D3C0188A9FFFF10 ),
    .INIT_07 ( 256'h0E143538C43810600C40401C480007110BC830022204014B8DFC1000175C4810 ),
    .INIT_08 ( 256'h20300743401504000820C902190301C480801908110000041088001C88F55D32 ),
    .INIT_09 ( 256'hA330011220E001010CCC02100C8D011114C00C20050407434003001120200071 ),
    .INIT_0A ( 256'h0D57AB42000E3508808204072237044443130004A03303108CD0204088F00610 ),
    .INIT_0B ( 256'hA10204451521C01F03C804400020000488032544D1200C30A050A0830C008011 ),
    .INIT_0C ( 256'h0A308800C8482080800C06000803010094002A09030D0C58400800304455355A ),
    .INIT_0D ( 256'h0000008040800008000094B0C100A000088C2000428C00005000000814C20000 ),
    .INIT_0E ( 256'h00201E002E410009E0000C008800C205507011000114102D00C2000B3A0000E0 ),
    .INIT_0F ( 256'hB1082F2B8EC2C10C00001003B52B0023C0BC42004020000001043884E0C00180 ),
    .INIT_10 ( 256'h1C005CCFA028073E8A0433030C4C400402206F08010C30204420305820C0C010 ),
    .INIT_11 ( 256'h0C03000CC822C0083005000C0080140000001450000000521C000A80053E8B82 ),
    .INIT_12 ( 256'h200F04002CC400214000C4000480330000400C0C0C0C0C0C0C0C0C0C0CC00CC0 ),
    .INIT_13 ( 256'h10C170003422318830C02110000000020000043EA8A0404000003804000D3101 ),
    .INIT_14 ( 256'h157FFA8244E80340008D20551A01544CB0174898D41900806002430CA8120310 ),
    .INIT_15 ( 256'h920039A237200400916288004202F1062001080023812052002BA105E880F000 ),
    .INIT_16 ( 256'h1720008B034000454403B14156ABFD300000004270C01EE004003BA0E0220022 ),
    .INIT_17 ( 256'h0390002FCBA1F33C9600D4FCF090B4242D000002D0440AE58B00C41604C5C013 ),
    .INIT_18 ( 256'hD526D98340101B206CA021C816C4096C4CFF131F04730C47CC04AD00279809E5 ),
    .INIT_19 ( 256'h0048C1F0680108553D150921579D541E5C550945256490D245492D24B0B45537 ),
    .INIT_1A ( 256'h4D325D23200F540304075500C502C45034F331889C0C031FCCE7CBA027C79A00 ),
    .INIT_1B ( 256'h0C721C940724B2590842132901554454073B24242040CA2280C866402B7C9DD2 ),
    .INIT_1C ( 256'h0000000000028AAABCAAABE8AAA4554000000002AA81554000000005C1008F80 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h63939C6936C00000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h36C6C93C63939C6936C6C93C639C6396C93936C39C6936C39C6C6396C936C93C ),
    .INIT_20 ( 256'h000000000306C93C63939C6936C936C39C6C6396C93C6396C93936C39C639C69 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003939393939393932104D143FEA95403FEA9540004006310402 ),
    .INIT_01 ( 256'hA034CF38C8E0040CC0F8FCE00001C08CC0C30F48004B000C084C311140870C00 ),
    .INIT_02 ( 256'h01B1B1B20295428147CD23203E00EC00403F006D00A081206C7A603800008150 ),
    .INIT_03 ( 256'h003F0380018300308078B2200C91406CF00CC30C7CC5E10C32C48015030C003F ),
    .INIT_04 ( 256'h3400F3C1020092CCF010EF73C134034C144DC534C220F72A2010CD23203222D0 ),
    .INIT_05 ( 256'h320012E801802021BCE8334ACC3AED2C023FECCCC0CCC08838010201B1C083CC ),
    .INIT_06 ( 256'hF8010081B88541B4C381B43A3C303438910290A3003CA13CA234B142EAA9540A ),
    .INIT_07 ( 256'h3C2C9820883C082A00C1600C00500000F9003CB131F18843897C8003812A4A19 ),
    .INIT_08 ( 256'h00700000C00C0D00033CB103090F004000C00C000C0F00033CB12135909C0821 ),
    .INIT_09 ( 256'hA1F8B1F338A18103C049321C0008320C0084342000000000C001C3321C2F0020 ),
    .INIT_0A ( 256'h0150A202034D3D40080F00C83111C0C9B10341C3321F331C840133FC8434B138 ),
    .INIT_0B ( 256'hB393E332802D0C9511C8A33AE3E30BEA290021286350E78EE380F32F3C000030 ),
    .INIT_0C ( 256'hC3304C02ECC03000C08F3101E8402150841E304023823018718ACF7E332001B1 ),
    .INIT_0D ( 256'hCC0C0F0C0003C0C820882CB8EC0A30800CCCC00080CC0080ACCC0C002BC1030C ),
    .INIT_0E ( 256'h3320AC03223004CEC030A0C04803F0B1B07030A00012008CCF43CCCF39CCCC20 ),
    .INIT_0F ( 256'hF30CDC8326C43032E060C30C300FC000043C02323320130B00BC0FC2C0A0CC11 ),
    .INIT_10 ( 256'h0C00BEF0F0BC0EC3CF02FA0808200F80C3CC3F0E39C7F03CECC8CB033FC0F1B3 ),
    .INIT_11 ( 256'hCF83B8CFCA0BB0F9B07033AC0EA002A2FBE3280A8BEF8CA13020B8C40EC3CBC3 ),
    .INIT_12 ( 256'h802003820C03C80B384201B00000B82208D8CDECCF6CCDECCF6CCDE8CFB8CFB8 ),
    .INIT_13 ( 256'hD0DE403031B0F30038000008CC0C300340000E83FC602C820E000042C021202C ),
    .INIT_14 ( 256'hEA550A034838CF0000000B1B988C7A3034E70890D00E220BC0303330C0331F1C ),
    .INIT_15 ( 256'hCC70FB1B532F300F4EBCFCFC0FC2DABE2C0AF13333F2C44BCCC0E332E340F808 ),
    .INIT_16 ( 256'h133BC08F09300144C0CFF1006C6C6D003CCECC10229F8B510048FCFF28EDDC22 ),
    .INIT_17 ( 256'h514155154551515411005454515554555500008C4400CB6BDC93E023D4840CCF ),
    .INIT_18 ( 256'h0005415541455501540005450054440540510001001500010000154511554455 ),
    .INIT_19 ( 256'h0144455154005000540011400055005544005500105040010104141010500051 ),
    .INIT_1A ( 256'h4415541155515055500444055401545114511044444551554555445015455500 ),
    .INIT_1B ( 256'h0554441545145555455505155000500015551514155445114444511445145451 ),
    .INIT_1C ( 256'h0000000000014555405554000000000000000000014001400000000405145514 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'hFAAAAFF550000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h5000055FFAAAAFF55000055FFAAFFAA00555500AAFF5500AAFFFFAA00550055F ),
    .INIT_20 ( 256'h000000000310055FFAAAAFF55005500AAFFFFAA0055FFAA00555500AAFFAAFF5 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000103939393939393938880000011400 ),
    .INIT_01 ( 256'h44401E648880100100006DB00040840880C00B000008000C0090100200040C00 ),
    .INIT_02 ( 256'h000000000139391147990200340010010004000000444400000013220C02924E ),
    .INIT_03 ( 256'h0000004011070450441054000C1405257004C31F9000340421FC0054024C0000 ),
    .INIT_04 ( 256'h300147600400C606D0257D0B42500118145485118221522460419B220003FBC4 ),
    .INIT_05 ( 256'h714000290150002004063301C825DA1EC17F8E4C804C0065001501000100974A ),
    .INIT_06 ( 256'hD804004110450110C54110101010121041044083001044104410410443939324 ),
    .INIT_07 ( 256'h3C080C01000000100000400400400101D400104101C000930350401600268A03 ),
    .INIT_08 ( 256'h0440010100040400041041016A8400401100040004040004104101410506AC04 ),
    .INIT_09 ( 256'h00000000000000010004001900040010000040000100010100010400192A8010 ),
    .INIT_0A ( 256'h024E440100017001080400040010000400014000001700140050014000400000 ),
    .INIT_0B ( 256'h04D0CBF0D21D35846101933085B40822219362901400820806D0A63828000000 ),
    .INIT_0C ( 256'h02745C03F450600050CD100008400100400020064841105157435808AE040000 ),
    .INIT_0D ( 256'h00050A08500500C520CC003CE14C1480009D0400409D10500C88000103C55200 ),
    .INIT_0E ( 256'h22668C22620080A0C225A0004D00C00000700261010970048B435CCF395CCC74 ),
    .INIT_0F ( 256'h62541D1307C00073C1B013102407008018A800012270020800854645C240C000 ),
    .INIT_10 ( 256'h0C000C14E10401539100311005350CC081C84F0E5D87F01DF6DDCF121FC077D1 ),
    .INIT_11 ( 256'h2F03F0AFD30D1F23F070280D0A300202B24200080AC908004020B5D000539340 ),
    .INIT_12 ( 256'h8041408001000000000400000010343208602ECC2F88EE04EC80EE0CECB02F70 ),
    .INIT_13 ( 256'hC0CC002056B0F4013200081D820C3002000001D3913000420440054000415041 ),
    .INIT_14 ( 256'h24E4E4430070BB00000600000400008030010000C970010B00303370C0001F4C ),
    .INIT_15 ( 256'h4818391111709C13740718061013CA8F000080074380008B9D30707C0040F80C ),
    .INIT_16 ( 256'h7D32C08F0120005F459BF7C0000000300D0C90C00030C14000017471CA5444B2 ),
    .INIT_17 ( 256'hE3AEFB3A8EF0A2A8FF32FCE8E2BFE4AEF90000444400203B0113D04D805F50FD ),
    .INIT_18 ( 256'hBF2BAAAB8EEAA02AC0FBAE0BBEA8ABEA8659B1E9ACDDAACDAAAC8A8E2AAB8AAB ),
    .INIT_19 ( 256'h33CE8EA3BA03ACFFABFF2AE3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308EA9CFFAA ),
    .INIT_1A ( 256'hAAAEAAA2EAE9EAAEAA8AEEABAAAEAA322CA2F288E0BEA3AE8AAA8EF82E8EBE80 ),
    .INIT_1B ( 256'hEAAEACAA8A38AFEA8EAEA62AA3FFAFFCBBAA08233EB8CF33CCCCEBB8EAA87AB2 ),
    .INIT_1C ( 256'h0000000000028FEABC5403C00000001555400010001000141540080EBBA0AEA8 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h5FFFF55AA0000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'hA0000AA55FFFF55AA0000AA55FF55FF00AAAA00FF55AA00FF5555FF00AA00AA5 ),
    .INIT_20 ( 256'h0000000000100AA55FFFF55AA00AA00FF5555FF00AA55FF00AAAA00FF55FF55A ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h00C43111515174500004D0454501401401405544100000000000000000000000 ),
    .INIT_02 ( 256'h0000000114000003DC4455514D150057454010004500C0100002615960508400 ),
    .INIT_03 ( 256'h1140001143624104100446500CFD555555544531B40555545319510101541140 ),
    .INIT_04 ( 256'h14001551016155545038155143850555540555155520155020D3445551555555 ),
    .INIT_05 ( 256'h03540414540140000FC5513155115455151144D415D415001030450400415555 ),
    .INIT_06 ( 256'h000100104410444453104504040404041041144554041104110410413C000000 ),
    .INIT_07 ( 256'hF5602CA3D80605340244D14105D150838C45B1C4530054B195C4147540166480 ),
    .INIT_08 ( 256'h11D1500B45402D196C71C453554D141047454025402D196C71C453CB2F3E6CAC ),
    .INIT_09 ( 256'h1044104104104453114C4534114C45340114C4495041500B455B1C45355A4504 ),
    .INIT_0A ( 256'h000001030003C040411D114F453F114FC453D71C453C453D14F453F114C41104 ),
    .INIT_0B ( 256'h0034511501530E8E504A8865542820000002955134115965A000517511554545 ),
    .INIT_0C ( 256'h4555D4155DD55050D45701080904145404005510010304CAD6C0641511500000 ),
    .INIT_0D ( 256'h54555504D155154D155400555310345515555545D15555D55554441555575545 ),
    .INIT_0E ( 256'h955D45555100555455554154D541500005D681975740050D65C15545175544D4 ),
    .INIT_0F ( 256'h7FE43531AC681A5141516680542118882C1AA2A355515551000C4D1D5AC455AA ),
    .INIT_10 ( 256'h0450050004000000000014402D5D684244455469575D51495D7545317545357D ),
    .INIT_11 ( 256'h55515555551515A444D55555115015517555145545D554501010564400000104 ),
    .INIT_12 ( 256'h1503001510010154010000055405101104D15515554555155545551555555555 ),
    .INIT_13 ( 256'h5155501035555645544015355514504150000300000001D14C014DC015037003 ),
    .INIT_14 ( 256'h0000000144D44544444D00006C200154545B9464404500015011155454513555 ),
    .INIT_15 ( 256'hE14543BBBB945551145451015815044540530564540715555100005532201955 ),
    .INIT_16 ( 256'h57D545456385D5D5DD411540000001594111555685584107925244450244D150 ),
    .INIT_17 ( 256'h707A1E1104014110CC01141213C070F11C0000CEDE55A212933472D755D5D557 ),
    .INIT_18 ( 256'h3F3C43FEA381522508800484C4B2BC0B2BFF0AC3C03F80030000DFA73145CC51 ),
    .INIT_19 ( 256'h0280C741C4207AFFDCFF314BF24EFC5A4EFC843F0020028000003C2000D2FFF3 ),
    .INIT_1A ( 256'h0402481015007011300000044408031300C010448271004104A5241015045100 ),
    .INIT_1B ( 256'h0DB000FDCF1C804FC9F401B77BFC53FE5049122D15DC00010000711C07301C03 ),
    .INIT_1C ( 256'h000000000001C93910939100000000000000000000000001402AAA8804229110 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'hEE1E11E4BB400000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h44B4BB4E11EB44B1EE1E11E4BB44BB4E11E1EE1B44B4BB4E11E1EE1B44BB44B1 ),
    .INIT_20 ( 256'h000000000211EE1B44B4BB4E11EE11E4BB4B44B1EE1E11E4BB4B44B1EE11EE1B ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000001000000000000000444013C0000000000000001100415995500 ),
    .INIT_01 ( 256'h55C47333F5F374F44144F0CFCD51C01C0140FFCC1A8A0A20A8880A12AC8F2000 ),
    .INIT_02 ( 256'h0555555135555557CCCCF3330D3D44334F5111544D55C051555630F810004555 ),
    .INIT_03 ( 256'h33D1051357110000000001F40003F9E656FD9C30740FEBFDC304000003E93351 ),
    .INIT_04 ( 256'h2C103FF20100F3FCA0243FF2824403CBF40FFD3CBF203FF561D3CCF7737EEEBF ),
    .INIT_05 ( 256'h47445140045154455FC0003003000000000000D000D00015147040155041F6AB ),
    .INIT_06 ( 256'h004100100410400453100404040404041040100554040104010410403D555515 ),
    .INIT_07 ( 256'h5DF010507C070C300344D3D04CD3D4534C4D75D453540D7085C41073D4575D40 ),
    .INIT_08 ( 256'h30D3D4474F513D377D75D413FFCD3D04C34F511F513D377D75D413072C0F3050 ),
    .INIT_09 ( 256'h1004100104104413104C413C104C41350504C447D407D4474DD75D413BF7CF41 ),
    .INIT_0A ( 256'h015555430103C041456D104F413F504FD413C75D413C413D04F413F504C40104 ),
    .INIT_0B ( 256'h5030344C17F70ECE504589EFF56D24511003FC513013FBEFA000F3EF33FFC401 ),
    .INIT_0C ( 256'h4FD5D8359DDBE0D0DCD705155500001014553301514704C5EEC0ED3F77F51555 ),
    .INIT_0D ( 256'hD4FFB508F3BE1B4F3FD4545D47557CFD3FF5FF89E3F5FDFBFB74CC3DFF57DF4D ),
    .INIT_0E ( 256'h2DEFCF56F200FFBCFAAFC294FD41515551C140871755555F46C2F74B27F748FC ),
    .INIT_0F ( 256'hAE887E330CC01051895FCC04B883200048200C03F9B3FE92011D5E1FF0C45F00 ),
    .INIT_10 ( 256'h4461511555551455554544550FFE81844C857C42575F73C3FD6D46317DCF3FFE ),
    .INIT_11 ( 256'hAAF37FBF591F1D0844FFEFF53190175377DB545D4DDF6D505430DD4C14555545 ),
    .INIT_12 ( 256'h1157053F117745F0550545533C1155330CFEAAFEAAFFBFEFBFBFBFEFBFEEAAEE ),
    .INIT_13 ( 256'hB3E5E030396A7C8FF8403F3B6B14F0C3F0001755555454F75D515CC551573117 ),
    .INIT_14 ( 256'h555555538CDCCFCCCCCE1555DD6554FCF8C79CDC151C1141F0332FFCB8F23FFB ),
    .INIT_15 ( 256'hD318C377777C0EC408A8A246A06A044A84575FF998177FFFE640000303201655 ),
    .INIT_16 ( 256'h035C05C7D75300C0FFC330055555540BD763C001400082074101C88A0188C4A0 ),
    .INIT_17 ( 256'h1279C40DC3A0715CA221809E93EA68FA9A0000CDED981020033DF1C3C0C0FA23 ),
    .INIT_18 ( 256'h152042C5230D6D15341202435C7E5987EFFF1B83C43340430004886130104C04 ),
    .INIT_19 ( 256'h200040703000565559552009537F546506547655205482D201481500F0565571 ),
    .INIT_1A ( 256'hC4291411C69230DD700C88075409E48028D290440ECCF33DC551E4C019C36C00 ),
    .INIT_1B ( 256'h097C488FC2046EBEC5F10587F954A55646650D3510448A2188883104CB34ECA3 ),
    .INIT_1C ( 256'h000000000000C555685556AAAA9555400000000AAA85554000000000041E2934 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h693C693396C00000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h693C693396C93C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_20 ( 256'h0000000000193C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000009EAAAAAAAAAAAAAA2228000EAAAAAAAAAAAAAAB998200884000 ),
    .INIT_01 ( 256'h00C03222909530B00800E08A990081081808BF089A8A2A32E8880A0BA0803000 ),
    .INIT_02 ( 256'h2000000024000003EC88A6150C2C00AF0B0028000900C004000012AA00000400 ),
    .INIT_03 ( 256'h02C0200243008208200100E0003A820B5D0882303000AAA0A300020006A80300 ),
    .INIT_04 ( 256'h2000282200820A882034022203400282840AA12828202A8020C388A6152AAA88 ),
    .INIT_05 ( 256'h03020808800002000FC0003000000000000000C000C30000403000880002A842 ),
    .INIT_06 ( 256'h000000008000008003008000000000000002000288402000200000023C000040 ),
    .INIT_07 ( 256'h3EE02000B8000C390000C2C009C2C0030C0870C02300883000C0003284010840 ),
    .INIT_08 ( 256'h21C2C0030B000C261C30C023888C2C00870B000B000C261C30C0230B2C2C2000 ),
    .INIT_09 ( 256'h0000000000000023008C0238008C02300008C002C002C00309870C023A208B00 ),
    .INIT_0A ( 256'h000000030003C000002C008F023F008FC023C30C023C023C08F023F008C00000 ),
    .INIT_0B ( 256'h0030655816A70C0E000A049EE951200000002C003802EBAEA000A238E2AA8300 ),
    .INIT_0C ( 256'h22B8C2244ECBA818CA9F00400000208100003220080300CAC3C0692C77258000 ),
    .INIT_0D ( 256'h82A8F800EA10290EA3820049C3003A8CA8AE8BA0E8AE2CCAEBB280A0B8DBA2E8 ),
    .INIT_0E ( 256'h6C8E0416C00085B0416B0091E060C80000E203030380080C18C821AA1F21A0EA ),
    .INIT_0F ( 256'h64A432309C24010188121B80089018481C266267A42A1642180C0E1C41C2A499 ),
    .INIT_10 ( 256'h0C8801000800800000200480AEBE90E20500282C070C0112BC1C063030044AF1 ),
    .INIT_11 ( 256'h851B1C854860036801DE61B4A681934B435B124D2D0D6C4001A2090080000308 ),
    .INIT_12 ( 256'h0403202A000200A000002002A80810A228F4857485D6AF56AF56AF56AF5C855C ),
    .INIT_13 ( 256'h8AC2282238883821B88226B82880D08AA4888300000200E20C008CE004033803 ),
    .INIT_14 ( 256'h0000000888D889A8888E8000AC0002A81AAB48A8400A00202080278000023383 ),
    .INIT_15 ( 256'hD18A8377776806C01030C30230200884C0430BCCAC0305A9B200000620051E83 ),
    .INIT_16 ( 256'h071004C4034AAAC1CC8460600000001AC22482604AE0000380A1000C0100E280 ),
    .INIT_17 ( 256'h51155411445051145100141551550455415555CEDC6210012330B1C7A2C1E9B3 ),
    .INIT_18 ( 256'h0014515541144111040054454151541515541401044140440504555514554515 ),
    .INIT_19 ( 256'h0005445155414400150015500544004554015540115441110544051450140014 ),
    .INIT_1A ( 256'h5455541155415051104554144415151154555044044551514451541511454554 ),
    .INIT_1B ( 256'h1515445545145555455451155001540155451015155445114455151451140551 ),
    .INIT_1C ( 256'h500FFAA550014555005550000000000000000000014001400000000105544554 ),
    .INIT_1D ( 256'hFAA5500FFAAAAFF0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5 ),
    .INIT_1E ( 256'hF5005FAAF500055AAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500F ),
    .INIT_1F ( 256'h5FAAF5005FA50AFFA0550AFFA0550AFFA0550AFFA0505FAAF5005FAAF5005FAA ),
    .INIT_20 ( 256'h00000000001FA0550AFFA0550AFFA0550AFFA0550AFAF5005FAAF5005FAAF500 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000002AAAAAAAAAAAAAAAAA00202AAAAAAAAAAAAAA8880A0AA22800 ),
    .INIT_01 ( 256'hA8E3B2229991730900A3E08A8488B08B01023C8822080820A080080220082000 ),
    .INIT_02 ( 256'h02AAAAA8D2AAAAA3CC88A6514CC09003302400AA34A8C202AAA91881830C02AA ),
    .INIT_03 ( 256'h0D24024D2314041043105000C401100230800832B3044080832AA00031001024 ),
    .INIT_04 ( 256'h80015218040C40200039580003903102045481102031520AB0CF88A651522282 ),
    .INIT_05 ( 256'h832022A024A2203AAFCAA232A862A8AA2A2288CA2AC82A6A0B313402A12C40E1 ),
    .INIT_06 ( 256'h0004FF4D13013113034D10D0D0D0D0D34D344350081344D344D34D347EAAAA2A ),
    .INIT_07 ( 256'h3C0044140310C430F430CC2000CC08030D3430C40F81003404D3433001020010 ),
    .INIT_08 ( 256'h00CC080330200CD00C30C40F204CC20003302004200CD00C30C40F134C4C0411 ),
    .INIT_09 ( 256'h4D134D1CD34D340F103C40F8103D40F0D103D3110801080334030C40F8804480 ),
    .INIT_0A ( 256'hF6AAA83302568536380CC03F40FF103FC40F830C40F840F903E40FB103D344D3 ),
    .INIT_0B ( 256'hA131922501034C1EC03404659000010444011004710D9A69A008A20822AAA410 ),
    .INIT_0C ( 256'h0400C010CCC40040C04F0022A000008003AA3022A0B303C0C0C4000922500AAA ),
    .INIT_0D ( 256'h40000004C040000C040028C0CB8A301004001004C10040C15000040454030004 ),
    .INIT_0E ( 256'h000C4C3011000C04C3004100C001C0AAA1C00303032AA08C00C100040F0004C0 ),
    .INIT_0F ( 256'h400C31303C0C030340303100443010C4380CC0C302007020002E0C0CC3C08833 ),
    .INIT_10 ( 256'h0000A22AA28808AAA20288280C3C00C0040010000F0C01003C0C0D30300400F2 ),
    .INIT_11 ( 256'h1C00461C0000058000C5445000001652C6D214594B1B48508020820808AAA082 ),
    .INIT_12 ( 256'h10A302C212028808280A02A00820B82208C61C121C121C121C121C121C061C06 ),
    .INIT_13 ( 256'h20E28421382A328738010E702100449120000BAAAA2028C00E800CC290A3302B ),
    .INIT_14 ( 256'hAAAAAA8188788B98888E0AAA648AAA0039698820EA2A220CA012230020223B28 ),
    .INIT_15 ( 256'hE12243BBBB900C08302080884481000C084B830210230C020880000C00000C00 ),
    .INIT_16 ( 256'h0F0004001AE018C3CC0000C2AAAAA831288002C0C8C44003002244080240CA10 ),
    .INIT_17 ( 256'hE2AAFB2B8BA2E3B8EA32A8BAB3AAA0EAA80000CCDC567003033232CF82C3C033 ),
    .INIT_18 ( 256'hFE3AFAAB6AEAA83BA0FEAA0E3FCAB3FCAD569BA9A4696A46A5A41A8E3AAB8EAA ),
    .INIT_19 ( 256'h33CB8AE27BE9F6FFE9FE3AABFAE1F8AEBAFDAA7E09442AD0A542B1006AD6FFE3 ),
    .INIT_1A ( 256'hBEEBAAA3EAACEAEBAA8BAEBAEEBEADA2E8AEA388F7AAF2BB8EFB9BFA3B89FEF8 ),
    .INIT_1B ( 256'hAAAAFCAE8A38EEAA8AAE3BAFABFDA7FBEFEF0F242AB88A2288BBABB8AAA8ABA3 ),
    .INIT_1C ( 256'h1B1E4E4E4E428FEAFC540FC00000001555400010001000101540280FAFA6EBA8 ),
    .INIT_1D ( 256'h4E4B1B1B1B11B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B ),
    .INIT_1E ( 256'h9396C6C6C6C4E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E ),
    .INIT_1F ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_20 ( 256'h0000000001C93939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFEAAA9555400003FFFEAAA955540000000003E943E943E943E94000000011000 ),
    .INIT_01 ( 256'hBC054546955545945005151A51411511534055550400000000000003000003FF ),
    .INIT_02 ( 256'h43EAA94146F05AF01151A555516545645951505051BC2816AA4741555A96A016 ),
    .INIT_03 ( 256'h56514017705251451585455591EE6541596555450539B555545299AAD6457591 ),
    .INIT_04 ( 256'h555424555157555555542D5555455E55550D1565555434515414DD4455755415 ),
    .INIT_05 ( 256'h50501504581550194014A54529552952A5469511691169015504510544561555 ),
    .INIT_06 ( 256'hEA916A144520584594144545454545451451150555451145114514510305AF41 ),
    .INIT_07 ( 256'h455F1BD357C56645F25516515516645410514618545445016F0515445462CA4F ),
    .INIT_08 ( 256'h451664545991516551861454455165155459915191516551861054C413126BCC ),
    .INIT_09 ( 256'h1445144545145C54115045416150454547150546545464545954618541655545 ),
    .INIT_0A ( 256'h52BC151055001053550141504540615018541451454185411504540615051145 ),
    .INIT_0B ( 256'h4444555556341200905A49965549A49111988510041755555A9A055544FA1D45 ),
    .INIT_0C ( 256'h4B551C5551197111145441651514549505915550551045120521A55555550AA9 ),
    .INIT_0D ( 256'h5475551511971D511554119954D7045507D5654512D5D51F5554591155545445 ),
    .INIT_0E ( 256'hA55155555645555155555755194550A947154564609AD5C06911154558154534 ),
    .INIT_0F ( 256'hFFEEC58160685A459D1B55651E8158B722C9B72854515555504141515614192A ),
    .INIT_10 ( 256'h0550451FA7D4007EB501145411112A819765655944915565111514434555B445 ),
    .INIT_11 ( 256'h5551D555557555D69515555515551551555554554555555051041555007EB555 ),
    .INIT_12 ( 256'h4550404541001704061501445515501549115514554555145545551455555555 ),
    .INIT_13 ( 256'h515955654841D54D96655541550575535500007E974011055155410125504050 ),
    .INIT_14 ( 256'h6BC16BC355159959DD100A94909A4715159469DA5B55760555353555D5554951 ),
    .INIT_15 ( 256'h27555488888845545DFD35659D5999D45554555575547540156558463ADEA5A9 ),
    .INIT_16 ( 256'h447555D96495571111559443FAAA5134555D51578759D44456D6511646551555 ),
    .INIT_17 ( 256'h13144430CF50380C1100020D00010403410000131265D455F445460415111164 ),
    .INIT_18 ( 256'hFF001E246596C0280028FC04C10B6410BFFF2FBF08B3F0880F0AC8E185546154 ),
    .INIT_19 ( 256'h020E443984024BFF3EFF1DFFFD42FCC7A7FEF9BF2208832208880E30600BFF10 ),
    .INIT_1A ( 256'hD055B4101B00400000005410000304217435FA44A3C40100E050FFC010CE7150 ),
    .INIT_1B ( 256'h65016293EC184190CF3000C0FFFE6BFE8046A593BFC4451044553004300C01D0 ),
    .INIT_1C ( 256'h000000000001093990939900000000000000000000000005402AAA89D643057E ),
    .INIT_1D ( 256'h00000000000FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA555555555555555500000 ),
    .INIT_1E ( 256'h500FFAA5500FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA555555555555555500000 ),
    .INIT_1F ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_20 ( 256'h0000000001FFFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h43E943E943E9413E943E943E943E9511014FA222222222222221910518628900 ),
    .INIT_01 ( 256'h890544EE3BBFC53C610507B8BB911F11F0403FFF02A282882A3A06948FA3CBE9 ),
    .INIT_02 ( 256'h843E94016E222224113B823FC16CC64C533181005B891457A5002077CE815088 ),
    .INIT_03 ( 256'hBEF18416E46151451444017C4B20E9C2924A6FC4050B3B6AFC42287D00CACFB1 ),
    .INIT_04 ( 256'h6F6C0CFAE16430DDACE80BF6BE8590C2BF032FCC2B3C0CB8BD14B3247FCE4636 ),
    .INIT_05 ( 256'h9440440440A5045400128EC4A3ECA38A482E3B11E211E20A114458140464B4AA ),
    .INIT_06 ( 256'h3D016614452050450C1445454545454514511505714511451145145102222208 ),
    .INIT_07 ( 256'h4F7419205D0551C6435116F16B14FC583050C510149C430042051580FC4888C4 ),
    .INIT_08 ( 256'h8714DC6453F1914E31471054C3F14F169C537193F1914E314710540410133100 ),
    .INIT_09 ( 256'h144514414514585421508543E150854546150546DC66DC64538C518543EEF3C5 ),
    .INIT_0A ( 256'h108889505A001052594161508540615018541441054105421508540615051145 ),
    .INIT_0B ( 256'h04443CCC700C1242D05909BEF7CDBCB22044CF800016FFFFF94B8EF3EC883901 ),
    .INIT_0C ( 256'h83F7186E931AE1B1183445540214585515404FC0819445190E11AAFFFFFF1E94 ),
    .INIT_0D ( 256'h386FBB3B31AC3AF31BB4419354884C6F08FDABCB30FDAF32FFEC7311BFF4D0C3 ),
    .INIT_0E ( 256'h0DD31F95E646EFF2FAA726BE1BC66194060582205042A410C3323ECBE83EC33C ),
    .INIT_0F ( 256'hFF8C8E0F83C0A84E3902F88A302FAB3348B022C0FCF1BFE6E14250E3F82C0B88 ),
    .INIT_10 ( 256'h45A10428822910A22A44102113020085308B6EB340337CCB013B38CFCDF32C0A ),
    .INIT_11 ( 256'hAAE1BFFFD9879BA83E3FFFF91B9E157177FBBC55C5DFEEF0952C9F5F10A22998 ),
    .INIT_12 ( 256'h4484444BE247322C420844046F24090EC33FAAFBAAFBFFEFFFBEFFEFFFEEAABE ),
    .INIT_13 ( 256'hF0F36B4BC04D3DC33C4A4FC39A070BF0EF0010A2226441073096900424840140 ),
    .INIT_14 ( 256'h88888892EF17B3FB3B301940B195003FBEAC5BB9022CC2457F0727FFABBE8BF3 ),
    .INIT_15 ( 256'h1C2BB844446002BCEA020A8A22A211169B3C1BFAE7AC6FE23B85B4020F0368A4 ),
    .INIT_16 ( 256'h000F3333CC45010033F330050FA50108FBCBC2AC4902A680586DAA2089AA09AD ),
    .INIT_17 ( 256'hD30176228840AA28C0001E2862D500B740000013208A1AA61882C9000F003288 ),
    .INIT_18 ( 256'h553801D71704020308A4208240B0D44B130F347F0CF3F0CC0F0E75BDA1636859 ),
    .INIT_19 ( 256'h00054CABF2831D550F5515F5554B5400555781D5339CC1B30ECC0F10900D552D ),
    .INIT_1A ( 256'hC8144000C34B70B230C71C3C882D1B1104810A002A85A162A8029E3F128B4CFC ),
    .INIT_1B ( 256'h4724AA2AE114195DC0F8E29EB5579D5418009E9CBEF404020030163452200813 ),
    .INIT_1C ( 256'hAAA55550000180005400056AAA9555400000000AAA85554000000000101AC82E ),
    .INIT_1D ( 256'hFFF00005555FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA55550000FFFFA ),
    .INIT_1E ( 256'h05050505050AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555AAAAF ),
    .INIT_1F ( 256'hFAFAFAFAFAF05050505050505050505050505050505505050505050505050505 ),
    .INIT_20 ( 256'h0000000003AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFA ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h22222222222224A22222222222222080AC00800000000000000000A80A2C8001 ),
    .INIT_01 ( 256'h0070B0000008106B84B0C0002604024027056A0A46A292892A0A728380A00A22 ),
    .INIT_02 ( 256'h1222222C18000001CC000008241AB819062E248B0600490088A33EA222020400 ),
    .INIT_03 ( 256'h01AE12C1813C2CB2CA30F0AA0E3BB2028A02A0B0106CEA8AA30002A0238A18AE ),
    .INIT_04 ( 256'h22A3F802AC81C98A2A0BF22A2232078482FE20B8480BF880084100000838880A ),
    .INIT_05 ( 256'h01212083270801022FC008B000000000008802C080C080C0001B0C422B01E900 ),
    .INIT_06 ( 256'h208C28C330DF07304BC3323232323230C30CC872A0B0CC30CC30C30CFC000080 ),
    .INIT_07 ( 256'h1AA8C63C2A3204912E0041AC86418B212704B0C72B0B021C3D70C810A31D4CB2 ),
    .INIT_08 ( 256'h12418B81062E04192C30C7298C241AC849062E0E2E04192C30C72931C4C42633 ),
    .INIT_09 ( 256'hC330C33030C30729DCA772909CA7729231CA70B3AB0B8B81064B0C7292322EB2 ),
    .INIT_0A ( 256'h0C00000722FFCF0C02143CA7729F1CA7C729CB0C729C729DCA7729F1CA70CC30 ),
    .INIT_0B ( 256'h233328882159C4B407067028A8920B8ECC291A5DDB41A28A2228000000002438 ),
    .INIT_0C ( 256'h1E8A4D19264EB444456B100A84CB23084028928C0801304E426C622822224222 ),
    .INIT_0D ( 256'h6138AA6464C14626446908C68B0019124FA2389667A2624FAAA9244C6A89A416 ),
    .INIT_0E ( 256'h0086C040331090040400418A4E11842223E2110B0780000400672216A5221669 ),
    .INIT_0F ( 256'h20A29390E419840964152120466014A626818429A024400AA42C052404491C66 ),
    .INIT_10 ( 256'h1A2421C000204B000810870046160050858218AE052409BA14A627989026E853 ),
    .INIT_11 ( 256'h0004E8000A988848A26A008044AA4024020AA10090082A8700490A084B000A20 ),
    .INIT_12 ( 256'h100112369C10A3F921C012231AC02048926200200082AA08AA08AA08AA880028 ),
    .INIT_13 ( 256'hA5A6208A100068946A829890AA4250A7A2444B00008108C22C0884D09001340B ),
    .INIT_14 ( 256'h000000072A42002222244222E408A02A424B02E60008881028704280C4A092A2 ),
    .INIT_15 ( 256'h4388C1111135258896565882440124492A6306A09A231015628201056808A689 ),
    .INIT_16 ( 256'h05982664930298416406E05088888817A2A6006910A4EB9388006E6598E660BA ),
    .INIT_17 ( 256'h5145541544515554550155555115544555A4E4464410E338C190984D22416019 ),
    .INIT_18 ( 256'h0015551410145401500055050141501404040050001400001100455550455411 ),
    .INIT_19 ( 256'h0005455515404000540015500154005554005500101040410104141050500055 ),
    .INIT_1A ( 256'h5055105554504055404550155015555155555554054451155555551515444550 ),
    .INIT_1B ( 256'h5545544555154451451555115000500004555555555545515555501454555151 ),
    .INIT_1C ( 256'hA50FA50FA5014555005550000000000000800000010001000080000145545115 ),
    .INIT_1D ( 256'h0FA50FA50FA50FA50FA50FA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50F ),
    .INIT_1E ( 256'hDDD88888888FA50FA50FA50FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA5 ),
    .INIT_1F ( 256'hDDD8888888888888888DDDDDDDD77777777222222222222222277777777DDDDD ),
    .INIT_20 ( 256'h0000000000488888888DDDDDDDD77777777222222222222222277777777DDDDD ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h5555555555555800000000000000000079E52AAAAAAAAAAAAAA88870100A2902 ),
    .INIT_01 ( 256'hA9A72666999D67825927A59AB899B79B7A5A9D33885969460595A15665594555 ),
    .INIT_02 ( 256'h64000009E2AAAAA69999A65D59E125627849590278A9965C00026B35175DDAAA ),
    .INIT_03 ( 256'h5E09649E266959659767A535D966656BD01DD366A799A51D366AA5557E6D6449 ),
    .INIT_04 ( 256'hD57EA6DD797E96CF55FEAB7D5FE57A585FA997E5857EA65ABD9E99A65D666694 ),
    .INIT_05 ( 256'h964A442E4AA466700A9AA666A9E6A9AA6A66999B6A9B6AAADB667B94067E96CD ),
    .INIT_06 ( 256'h5799FF9E67AA7A67969E67E5E5E5E5E79E7997A753E799E799E79E79AAAAAAEA ),
    .INIT_07 ( 256'h653599694F65D966F9759E09589E12569A79259A5E966DA96AA79766D26AAA25 ),
    .INIT_08 ( 256'h649E1256784959E249659A5E6B59E095927849584959E249659A5E66999BF966 ),
    .INIT_09 ( 256'h9E679E6DE79E7A5EA97AA5E9E97AA5E5E697A76612561256789259A5E92F5825 ),
    .INIT_0A ( 256'hFAAAA97A54AA9A7A7969E97AA5EA697A9A5E9659A5E9A5EA97AA5EA697A799E7 ),
    .INIT_0B ( 256'h0666D33542A299AA5A79A575D4245A6AA95663AAA69ED34D055DA679E6AAB865 ),
    .INIT_0C ( 256'hEA459A62799869899A86E5C409B6D617970065CAADB66799A4999C5D33509000 ),
    .INIT_0D ( 256'h9E6D0F99998698D9B89E4198729A66E1AA91E4699A91919A5CCE599997065A29 ),
    .INIT_0E ( 256'h33799593266564C95934964799267900069566F65A6AA59ACF9A9CE95A9CE9A6 ),
    .INIT_0F ( 256'hE35D66659966796699AAD6599995E9595956595E7279930579CA5A495996A999 ),
    .INIT_10 ( 256'h675906AAA69992AAA6641A6999A98DA5DADDE55B6ADBD66DA9899A676F59B6A6 ),
    .INIT_11 ( 256'hD749B4D717EF75B5D7B537519B77975BF7D7D65D6FDF5F5A97AEB7D392AAA5B6 ),
    .INIT_12 ( 256'h61A664E8EA6432A242BA640663A599AEEBB4D7D0D7D0D7D0D7D0D7D0D734D734 ),
    .INIT_13 ( 256'hCA481FEF6AE09429917FE4E9CDADAD3A4F9992AAAA6641A75A9559A421A66942 ),
    .INIT_14 ( 256'hAAAAAA9A3393993BBBBA9000891002B79382538B6A60EE6F0FA4A1778B4CE948 ),
    .INIT_15 ( 256'h9E649666666A6A1269A9A4198996599611929932614664EA8915566A955F595E ),
    .INIT_16 ( 256'h6A6FD9996265619A99D996A4000003AA091BD896615996665545999A65999865 ),
    .INIT_17 ( 256'h83AAA23F8EB3EEF8EB23B3FA93BAC4EFB1C1169A99649665966665AA9C9A98EE ),
    .INIT_18 ( 256'hFE2BFBBEBAEE863B18FFE982BEEAABEEB6A69E5AA476AA4699A62E08FAAA3EAA ),
    .INIT_19 ( 256'hAB0F0BE6AA8DB6FF61FE2E8BFEFAF8AAB2F9AD7E2D84AB12B54A95285A46FF69 ),
    .INIT_1A ( 256'hEABABAEBAEEEEAAEEA8FBAABAAAAA842AFABAF38F2BFA3BFBABFBAAA2F8EAAAA ),
    .INIT_1B ( 256'hFAEAB2EA2826EAFA4BAA6DAA8BF987FBEAAC83ABAA2BCBB2FFEFEAA8AEE8BAB3 ),
    .INIT_1C ( 256'h7778888888830FAAFC500FC00000001555800010005000501580200EEAA2ABA3 ),
    .INIT_1D ( 256'h77788888888DDDDDDDD222222227777777788888888DDDDDDDD2222222277777 ),
    .INIT_1E ( 256'hB4E4E1BB1E4DDDDDDDD222222227777777788888888DDDDDDDD2222222277777 ),
    .INIT_1F ( 256'h1E4E4B11B4EB1E44E1B1B4EE4B1B1E44E1B1B4EE4B1E4B11B4E4E1BB1E4E4B11 ),
    .INIT_20 ( 256'h000000000231B4EE4B1B1E44E1B1B4EE4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000068000000000000008881C418000000000000002221A80848003 ),
    .INIT_01 ( 256'h00F13000000431030431C000100C11C114070011601050618101F84401106000 ),
    .INIT_02 ( 256'h1000000C40000003CC0000040C403003100C04031000C30400000C0001040000 ),
    .INIT_03 ( 256'h040C10C4030C0C30C1313000400000000000003031C00000030000001400000C ),
    .INIT_04 ( 256'h4017C0041C1400010057C0040570100005F001400017C00014C7000004000000 ),
    .INIT_05 ( 256'h03010003030001000FC0003000400000000000C100C100C04133104003140000 ),
    .INIT_06 ( 256'h010C55C731CF133103C7317070707071C71CC1300171CC71CC71C71CFC000040 ),
    .INIT_07 ( 256'h0000C00C013040305C10C40C00C403030F1030C30703003C00F1C13003000030 ),
    .INIT_08 ( 256'h00C40303100C0C400C30C307000C40C003100C000C0C400C30C30733CCCC0003 ),
    .INIT_09 ( 256'hC731C73471C71307CC1F30704C1F307070C1F1300300030310030C3070000030 ),
    .INIT_0A ( 256'h5C00001F00FFCF1C101C4C1F307F0C1FC307C30C307C307CC1F307F0C1F1CC71 ),
    .INIT_0B ( 256'h033300000003CC3C0F1030000000030CCC00000CF3C400000004001040001030 ),
    .INIT_0C ( 256'h1000C1000CC00404C103704000D34301C100004C041331C0C0CC000000004000 ),
    .INIT_0D ( 256'h010000C0C400C00C400100000300310040000010C40000C00001004000030010 ),
    .INIT_0E ( 256'h000C00000030000000000001C010040000C030030300000C00C40010030010C1 ),
    .INIT_0F ( 256'h000030300C03000000000000000000000000000700040000140C0C0C00C10000 ),
    .INIT_10 ( 256'h310400C000004300001003004C0C001000000000030C00000C00003030000030 ),
    .INIT_11 ( 256'h000400000040000001C0000040014004100041001040010F0145010143000010 ),
    .INIT_12 ( 256'h000310104C10104300D0100101C0004451C00000000000000000000000000000 ),
    .INIT_13 ( 256'h0400054530000010001540700040041405444300000100C00C000CD000033403 ),
    .INIT_14 ( 256'h0000000411C10011111C40000C00000101030101000044100540C00101047000 ),
    .INIT_15 ( 256'hC0000333330300000000000000000000000300000003000000000300C0050000 ),
    .INIT_16 ( 256'h03000000030000C0CC000010000000000000000030000033000000003000C000 ),
    .INIT_17 ( 256'h78551D14A449214814195149891972445C4E4ECCCC000000033030C300C0C003 ),
    .INIT_18 ( 256'hFF3D95142010802000A1780C0280B0280FFC20F30ABF80A8330B0AB704C1C131 ),
    .INIT_19 ( 256'h1084ED2F13EEABFFB2FFB7FFF01CFEB0CFF280BF1AF840E128842290008BFFBE ),
    .INIT_1A ( 256'h10CB00644410000180C05030503773B2C19C9198027308148704901F34A4C4F7 ),
    .INIT_1B ( 256'h9C4EC70614350C43640F30E18FF2FBFE04D5D6E45C1C04411130901CF4671300 ),
    .INIT_1C ( 256'h500FFAA5500104E4904E4900000000000000000000000005402AAAA38153326E ),
    .INIT_1D ( 256'hFAA5500FFAAAAFF0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5 ),
    .INIT_1E ( 256'hBE11EB41EB40055AAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500F ),
    .INIT_1F ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_20 ( 256'h0000000001FE14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'h5A16951264389C24C31B27250830DE0F370000FFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'h551C143000107C03F0857701204172040FFC30F30ECF00EC330E4975E4057900 ),
    .INIT_19 ( 256'h10866896154B7D55FF55B5E553445665A55350D50B5C00302FC03B8080FD55EF ),
    .INIT_1A ( 256'h90E60017502C00DC4043001700114700DC2E2C442C68FA1272724F0502640556 ),
    .INIT_1B ( 256'h0101A6C987338C31242FFC926553CD540CF5CEF329D6C330FFFF501430084373 ),
    .INIT_1C ( 256'h1B1E4E4E4E404FFF00FFF02AAA9555400000000AAA055500000000230D6E5150 ),
    .INIT_1D ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B ),
    .INIT_1E ( 256'hD887722DD881B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B ),
    .INIT_1F ( 256'hD887722DD887722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_20 ( 256'h000000000307722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_11311),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_11311),
    .Q(half_rate_phy_rddata_sr_1_BRB01_11312)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_11313),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_11313),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_391),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_11314),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_11314),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_11315),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_11315),
    .Q(half_rate_phy_rddata_sr_1_BRB11_11316)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1176),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_11317),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_11317),
    .Q(half_rate_phy_rddata_sr_1_BRB2_11118)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1158),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_11318),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_11318),
    .Q(half_rate_phy_rddata_sr_1_BRB3_11119)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6578),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_11319),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_11319),
    .Q(new_master_rdata_valid2_BRB4_11122)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_11320),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_11320),
    .Q(new_master_rdata_valid2_BRB10_11123)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1929),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_11321),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_11321),
    .Q(new_master_rdata_valid2_BRB11_11124)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1928),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_11322),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_11322),
    .Q(new_master_rdata_valid2_BRB12_11125)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_2315),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_11323),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_11323),
    .Q(new_master_rdata_valid2_BRB13_11126)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_11324),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_11324),
    .Q(new_master_rdata_valid2_BRB14_11127)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6549),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_11325),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_11325),
    .Q(new_master_rdata_valid2_BRB1_11128)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_11326),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_11326),
    .Q(new_master_rdata_valid2_BRB15_11129)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1837),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_11327),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_11327),
    .Q(new_master_rdata_valid2_BRB16_11130)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1836),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_11328),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_11328),
    .Q(new_master_rdata_valid2_BRB17_11131)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_2305),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_11329),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_11329),
    .Q(new_master_rdata_valid2_BRB18_11132)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_11330),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_11330),
    .Q(new_master_rdata_valid2_BRB19_11133)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6556),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_11331),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_11331),
    .Q(new_master_rdata_valid2_BRB2_11134)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_11332),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_11332),
    .Q(new_master_rdata_valid2_BRB20_11135)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1653),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_11333),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_11333),
    .Q(new_master_rdata_valid2_BRB21_11136)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1652),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_11334),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_11334),
    .Q(new_master_rdata_valid2_BRB22_11137)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_2285),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_11335),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_11335),
    .Q(new_master_rdata_valid2_BRB23_11138)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_11336),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_11336),
    .Q(new_master_rdata_valid2_BRB24_11139)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6563),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_11337),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_11337),
    .Q(new_master_rdata_valid2_BRB3_11140)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_11338),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_11338),
    .Q(new_master_rdata_valid2_BRB25_11141)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1699),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_11339),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_11339),
    .Q(new_master_rdata_valid2_BRB26_11142)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1698),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_11340),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_11340),
    .Q(new_master_rdata_valid2_BRB27_11143)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_2290),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_11341),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_11341),
    .Q(new_master_rdata_valid2_BRB28_11144)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_11342),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_11342),
    .Q(new_master_rdata_valid2_BRB29_11145)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_11343),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_11343),
    .Q(half_rate_phy_rddata_sr_2_BRB6_11146)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_11344),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_11344),
    .Q(half_rate_phy_rddata_sr_2_BRB7_11147)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_11345),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_11345),
    .Q(half_rate_phy_rddata_sr_2_BRB8_11148)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB5_11346),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB5_11346),
    .Q(half_rate_phy_rddata_sr_2_BRB5_11149)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB11_11347),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB11_11347),
    .Q(half_rate_phy_rddata_sr_2_BRB11_11151)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n124491_FRB_3417),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB12_11348),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB12_11348),
    .Q(half_rate_phy_rddata_sr_2_BRB12_11152)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6819),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_11349),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_11349),
    .Q(new_master_rdata_valid1_BRB5_11153)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_11350),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_11350),
    .Q(new_master_rdata_valid1_BRB30_11154)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1745),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_11351),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_11351),
    .Q(new_master_rdata_valid1_BRB31_11155)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1744),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_11352),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_11352),
    .Q(new_master_rdata_valid1_BRB32_11156)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_2295),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_11353),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_11353),
    .Q(new_master_rdata_valid1_BRB33_11157)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_11354),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_11354),
    .Q(new_master_rdata_valid1_BRB34_11158)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7159),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_11355),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_11355),
    .Q(new_master_rdata_valid1_BRB6_11159)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_11356),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_11356),
    .Q(new_master_rdata_valid1_BRB35_11160)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1883),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_11357),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_11357),
    .Q(new_master_rdata_valid1_BRB36_11161)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1882),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_11358),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_11358),
    .Q(new_master_rdata_valid1_BRB37_11162)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_2310),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_11359),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_11359),
    .Q(new_master_rdata_valid1_BRB38_11163)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_11360),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_11360),
    .Q(new_master_rdata_valid1_BRB39_11164)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6589),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_11361),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_11361),
    .Q(new_master_rdata_valid1_BRB7_11165)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_11362),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_11362),
    .Q(new_master_rdata_valid1_BRB40_11166)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1791),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_11363),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_11363),
    .Q(new_master_rdata_valid1_BRB41_11167)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1790),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_11364),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_11364),
    .Q(new_master_rdata_valid1_BRB42_11168)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_2300),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_11365),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_11365),
    .Q(new_master_rdata_valid1_BRB43_11169)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_11366),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_11366),
    .Q(new_master_rdata_valid1_BRB44_11170)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6723),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_11367),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_11367),
    .Q(new_master_rdata_valid1_BRB8_11171)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_11368),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_11368),
    .Q(new_master_rdata_valid1_BRB45_11172)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1975),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_11369),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_11369),
    .Q(new_master_rdata_valid1_BRB46_11173)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1974),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_11370),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_11370),
    .Q(new_master_rdata_valid1_BRB47_11174)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_2320),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_11371),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_11371),
    .Q(new_master_rdata_valid1_BRB48_11175)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_11372),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_11372),
    .Q(new_master_rdata_valid1_BRB49_11176)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_zero_clear11_FRB_6054),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB4_11373),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB4_11373),
    .Q(half_rate_phy_rddata_sr_3_BRB4_11177)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB9 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB9_11374),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB9_11374),
    .Q(half_rate_phy_rddata_sr_3_BRB9_11178)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB13_11375),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB13_11375),
    .Q(half_rate_phy_rddata_sr_3_BRB13_11179)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB14_11376),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB14_11376),
    .Q(half_rate_phy_rddata_sr_3_BRB14_11180)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n123711_FRB_3418),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB15_11377),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB15_11377),
    .Q(half_rate_phy_rddata_sr_3_BRB15_11181)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_11378)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_11378),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_11379)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_11379),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_11380)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_11380),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_11381)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_11312),
    .I1(sys2x_rst_shift4_11381),
    .O(half_rate_phy_rddata_sr_1_BRB011_11382)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_11382),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_11116)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_11316),
    .I1(sys2x_rst_shift4_11381),
    .O(half_rate_phy_rddata_sr_1_BRB111_11383)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_11383),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_11117)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

