#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr  2 08:35:18 2021
# Process ID: 4692
# Current directory: F:/Desk/Success Vivado/Regfile
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15396 F:\Desk\Success Vivado\Regfile\Regfile.xpr
# Log file: F:/Desk/Success Vivado/Regfile/vivado.log
# Journal file: F:/Desk/Success Vivado/Regfile\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/Regfile/Regfile.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/Success Vivado/Regfile/Regfile.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 851.352 ; gain = 97.820
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/Success Vivado/Regfile/Regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regs_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/Success Vivado/Regfile/Regfile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regs_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Regfile/Regfile.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Regfile/Regfile.srcs/sim_1/new/regs_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/Success Vivado/Regfile/Regfile.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0ddaa287e8b14b76b16cb59f9cc04791 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regs_sim_behav xil_defaultlib.regs_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.regs_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot regs_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/Success -notrace
couldn't read file "F:/Desk/Success": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  2 08:55:57 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/Success Vivado/Regfile/Regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regs_sim_behav -key {Behavioral:sim_1:Functional:regs_sim} -tclbatch {regs_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source regs_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regs_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.434 ; gain = 0.000
