/* DDR REG VALUES TO BE SAVED */
#define DDR_MEM_NAME  "DDR3-1066 bin F 1x4Gb 533MHz v1.53"
#define DDR_MEM_SPEED 405000
#define DDR_MEM_SIZE  0x20000000
/* ctl.static */
#define DDR_MSTR 0x00040401
#define DDR_MRCTRL0 0x00000010
#define DDR_MRCTRL1 0x00000000
#define DDR_DERATEEN 0x00000000
#define DDR_DERATEINT 0x00800000
#define DDR_PWRCTL 0x00000000
#define DDR_PWRTMG 0x00400010
#define DDR_HWLPCTL 0x00000000
#define DDR_RFSHCTL0 0x00210000
#define DDR_RFSHCTL3 0x00000000
#define DDR_CRCPARCTL0 0x00000000
#define DDR_ZQCTL0 0xc2000040
#define DDR_DFITMG0 0x02060105
#define DDR_DFITMG1 0x00000202
#define DDR_DFILPCFG0 0x07000000
#define DDR_DFIUPD0 0xc0400003
#define DDR_DFIUPD1 0x00000000
#define DDR_DFIUPD2 0x00000000
#define DDR_DFIPHYMSTR 0x00000000
#define DDR_ODTMAP 0x00000001
#define DDR_DBG0 0x00000000
#define DDR_DBG1 0x00000000
#define DDR_DBGCMD 0x00000000
#define DDR_POISONCFG 0x00000000
#define DDR_PCCFG 0x00000010
/* ctl.timing */
#define DDR_RFSHTMG 0x0062006a
#define DDR_DRAMTMG0 0x11151b10
#define DDR_DRAMTMG1 0x000a0417
#define DDR_DRAMTMG2 0x0608090f
#define DDR_DRAMTMG3 0x0050400c
#define DDR_DRAMTMG4 0x07040507
#define DDR_DRAMTMG5 0x05050403
#define DDR_DRAMTMG6 0x02020002
#define DDR_DRAMTMG7 0x00000202
#define DDR_DRAMTMG8 0x00001005
#define DDR_DRAMTMG14 0x000000a0
#define DDR_ODTCFG 0x06000600
/* ctl.perf */
#define DDR_SCHED 0x00000f01
#define DDR_SCHED1 0x00000000
#define DDR_PERFHPR1 0x00000001
#define DDR_PERFLPR1 0x04000200
#define DDR_PERFWR1 0x08000400
#define DDR_PCFGR_0 0x00000000
#define DDR_PCFGW_0 0x00000000
#define DDR_PCFGQOS0_0 0x00100009
#define DDR_PCFGQOS1_0 0x00000020
#define DDR_PCFGWQOS0_0 0x01100b03
#define DDR_PCFGWQOS1_0 0x01000200
/* ctl.map */
#define DDR_ADDRMAP1 0x00080808
#define DDR_ADDRMAP2 0x00000000
#define DDR_ADDRMAP3 0x00000000
#define DDR_ADDRMAP4 0x00001f1f
#define DDR_ADDRMAP5 0x07070707
#define DDR_ADDRMAP6 0x0f070707
#define DDR_ADDRMAP9 0x00000000
#define DDR_ADDRMAP10 0x00000000
#define DDR_ADDRMAP11 0x00000000
/* phy.static */
#define DDR_PGCR 0x01442e02
#define DDR_ACIOCR 0x10400812
#define DDR_DXCCR 0x00000c40
#define DDR_DSGCR 0xf200011f
#define DDR_DCR 0x0000000b
#define DDR_ODTCR 0x00010000
#define DDR_ZQ0CR1 0x00000038
#define DDR_DX0GCR 0x0000ce81
#define DDR_DX1GCR 0x0000ce81
/* phy.timing */
#define DDR_PTR0 0x00220695
#define DDR_PTR1 0x03731704
#define DDR_PTR2 0x042d3c68
#define DDR_DTPR0 0x2eb077d0
#define DDR_DTPR1 0x096a00a8
#define DDR_DTPR2 0x10022a00
#define DDR_MR0 0x00000640
#define DDR_MR1 0x00000000
#define DDR_MR2 0x00000208
#define DDR_MR3 0x00000000
/* /!\ No need to copy DDR dynamic registers to conf file */
/* ctl.dyn */
#define DDR_STAT 0x00000001
#define DDR_INIT0 0x4002004e
#define DDR_DFIMISC 0x00000001
#define DDR_DFISTAT 0x00000001
#define DDR_SWCTL 0x00000001
#define DDR_SWSTAT 0x00000001
#define DDR_PCTRL_0 0x00000001
/* phy.dyn */
#define DDR_PIR 0x00000000
#define DDR_PGSR 0x0000001f
#define DDR_ZQ0SR0 0x800399ee
#define DDR_ZQ0SR1 0x00000000
#define DDR_DX0GSR0 0x00008001
#define DDR_DX0GSR1 0x00000000
#define DDR_DX0DLLCR 0x40000000
#define DDR_DX0DQTR 0xffffffff
#define DDR_DX0DQSTR 0x3db01001
#define DDR_DX1GSR0 0x00008001
#define DDR_DX1GSR1 0x00000000
#define DDR_DX1DLLCR 0x40000000
#define DDR_DX1DQTR 0xffffffff
#define DDR_DX1DQSTR 0x3db01001

