<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_152_1</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i16 0, i16 %i_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i83:0 %i = load i16 %i_14

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i83:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i83:2 %icmp_ln152 = icmp_eq  i16 %i, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i83:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i83:4 %add_ln152 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i83:5 %br_ln152 = br i1 %icmp_ln152, void %for.inc.i83.split, void %if.end71.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i83.split:1 %lshr_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i83.split:2 %zext_ln153 = zext i13 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:3 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:4 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:5 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:6 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="16">
<![CDATA[
for.inc.i83.split:7 %trunc_ln153 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:21 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:22 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:23 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i83.split:24 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i83.split:25 %switch_ln155 = switch i2 %trunc_ln153, void %arrayidx21.i.case.3, i2 0, void %arrayidx21.i.case.0, i2 1, void %arrayidx21.i.case.1, i2 2, void %arrayidx21.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln155"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx21.i.exit:0 %store_ln152 = store i16 %add_ln152, i16 %i_14

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.exit:1 %br_ln152 = br void %for.inc.i83

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i83.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.i83.split:12 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln153

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i83.split:13 %bitcast_ln153 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln153"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:14 %xor_ln153 = xor i32 %bitcast_ln153, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i83.split:15 %bitcast_ln153_1 = bitcast i32 %xor_ln153

]]></Node>
<StgValue><ssdm name="bitcast_ln153_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="64" st_id="5" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="66" st_id="7" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="67" st_id="8" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:16 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:17 %add_i1 = fadd i32 %tmp_5, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="70" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:17 %add_i1 = fadd i32 %tmp_5, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="71" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:17 %add_i1 = fadd i32 %tmp_5, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="72" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:17 %add_i1 = fadd i32 %tmp_5, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="73" st_id="14" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="74" st_id="15" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="75" st_id="16" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="76" st_id="17" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="77" st_id="18" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="78" st_id="19" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="79" st_id="20" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="80" st_id="21" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="81" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i83.split:0 %specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln152"/></StgValue>
</operation>

<operation id="82" st_id="22" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i83.split:18 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="83" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i83.split:19 %bitcast_ln155 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln155"/></StgValue>
</operation>

<operation id="84" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i83.split:20 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln155, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
if.end71.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="85" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx21.i.case.2:0 %store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="86" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.2:1 %br_ln155 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="87" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx21.i.case.1:0 %store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="88" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.1:1 %br_ln155 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="89" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx21.i.case.0:0 %store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.0:1 %br_ln155 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx21.i.case.3:0 %store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="92" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln153" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.3:1 %br_ln155 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
