<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3736" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3736{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3736{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3736{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3736{left:69px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t5_3736{left:69px;bottom:348px;}
#t6_3736{left:95px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3736{left:95px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_3736{left:69px;bottom:308px;}
#t9_3736{left:95px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#ta_3736{left:95px;bottom:294px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_3736{left:69px;bottom:268px;}
#tc_3736{left:95px;bottom:272px;letter-spacing:-0.18px;word-spacing:-1.31px;}
#td_3736{left:95px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3736{left:69px;bottom:228px;}
#tf_3736{left:95px;bottom:232px;letter-spacing:-0.19px;word-spacing:-0.69px;}
#tg_3736{left:95px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3736{left:69px;bottom:169px;letter-spacing:0.12px;}
#ti_3736{left:155px;bottom:169px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tj_3736{left:69px;bottom:145px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_3736{left:69px;bottom:128px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tl_3736{left:69px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3736{left:226px;bottom:782px;letter-spacing:0.12px;word-spacing:0.02px;}
#tn_3736{left:327px;bottom:782px;letter-spacing:0.15px;word-spacing:-0.05px;}
#to_3736{left:217px;bottom:403px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_3736{left:319px;bottom:403px;letter-spacing:0.15px;word-spacing:-0.05px;}
#tq_3736{left:216px;bottom:984px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#tr_3736{left:216px;bottom:971px;letter-spacing:-0.18px;word-spacing:0.06px;}
#ts_3736{left:598px;bottom:1057px;letter-spacing:6.61px;}
#tt_3736{left:703px;bottom:1057px;}
#tu_3736{left:435px;bottom:1058px;letter-spacing:-0.61px;}
#tv_3736{left:660px;bottom:1057px;}
#tw_3736{left:686px;bottom:1057px;}
#tx_3736{left:276px;bottom:820px;letter-spacing:0.11px;}
#ty_3736{left:260px;bottom:1058px;letter-spacing:-0.25px;}
#tz_3736{left:674px;bottom:1057px;}
#t10_3736{left:650px;bottom:1057px;}
#t11_3736{left:450px;bottom:1058px;letter-spacing:-0.16px;}
#t12_3736{left:639px;bottom:1057px;}
#t13_3736{left:623px;bottom:1057px;}
#t14_3736{left:276px;bottom:1058px;letter-spacing:-0.61px;}
#t15_3736{left:306px;bottom:1058px;letter-spacing:-0.52px;}
#t16_3736{left:293px;bottom:1058px;letter-spacing:-0.61px;}
#t17_3736{left:216px;bottom:945px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t18_3736{left:216px;bottom:931px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t19_3736{left:216px;bottom:916px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1a_3736{left:216px;bottom:902px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1b_3736{left:216px;bottom:888px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1c_3736{left:216px;bottom:872px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1d_3736{left:216px;bottom:858px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1e_3736{left:216px;bottom:844px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1f_3736{left:216px;bottom:958px;letter-spacing:-0.19px;word-spacing:0.07px;}
#t1g_3736{left:376px;bottom:821px;letter-spacing:-0.21px;word-spacing:0.03px;}
#t1h_3736{left:216px;bottom:606px;letter-spacing:-0.2px;word-spacing:-0.03px;}
#t1i_3736{left:216px;bottom:594px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t1j_3736{left:605px;bottom:678px;letter-spacing:6.61px;}
#t1k_3736{left:710px;bottom:678px;}
#t1l_3736{left:441px;bottom:679px;letter-spacing:-0.61px;}
#t1m_3736{left:667px;bottom:678px;}
#t1n_3736{left:693px;bottom:678px;}
#t1o_3736{left:283px;bottom:441px;letter-spacing:0.11px;}
#t1p_3736{left:267px;bottom:679px;letter-spacing:-0.16px;}
#t1q_3736{left:681px;bottom:678px;}
#t1r_3736{left:657px;bottom:678px;}
#t1s_3736{left:457px;bottom:679px;letter-spacing:-0.25px;}
#t1t_3736{left:646px;bottom:678px;}
#t1u_3736{left:630px;bottom:678px;}
#t1v_3736{left:283px;bottom:679px;letter-spacing:-0.61px;}
#t1w_3736{left:313px;bottom:679px;letter-spacing:-0.61px;}
#t1x_3736{left:300px;bottom:679px;letter-spacing:-0.61px;}
#t1y_3736{left:216px;bottom:567px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t1z_3736{left:216px;bottom:553px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t20_3736{left:216px;bottom:539px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t21_3736{left:216px;bottom:524px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t22_3736{left:216px;bottom:510px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t23_3736{left:216px;bottom:494px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t24_3736{left:216px;bottom:480px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t25_3736{left:216px;bottom:466px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t26_3736{left:216px;bottom:580px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t27_3736{left:383px;bottom:443px;letter-spacing:-0.21px;word-spacing:0.03px;}

.s1_3736{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3736{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3736{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3736{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3736{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3736{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3736{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3736" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3736Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3736" style="-webkit-user-select: none;"><object width="935" height="1210" data="3736/3736.svg" type="image/svg+xml" id="pdf3736" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3736" class="t s1_3736">20-28 </span><span id="t2_3736" class="t s1_3736">Vol. 3B </span>
<span id="t3_3736" class="t s2_3736">PERFORMANCE MONITORING </span>
<span id="t4_3736" class="t s3_3736">Figure 20-21 shows the layout of MSR_UNCORE_PERF_GLOBAL_OVF_CTRL. </span>
<span id="t5_3736" class="t s4_3736">• </span><span id="t6_3736" class="t s3_3736">CLR_OVF_PCn (bit n, n = 0, 7): Set this bit to clear the overflow status for general-purpose uncore counter </span>
<span id="t7_3736" class="t s3_3736">MSR_UNCORE_PerfCntr n. Writing a value other than 1 is ignored. </span>
<span id="t8_3736" class="t s4_3736">• </span><span id="t9_3736" class="t s3_3736">CLR_OVF_FC0 (bit 32): Set this bit to clear the overflow status for the fixed-function uncore counter MSR_UN- </span>
<span id="ta_3736" class="t s3_3736">CORE_FixedCntr0. Writing a value other than 1 is ignored. </span>
<span id="tb_3736" class="t s4_3736">• </span><span id="tc_3736" class="t s3_3736">CLR_OVF_PMI (bit 61): Set this bit to clear the OVF_PMI flag in MSR_UNCORE_PERF_GLOBAL_STATUS. Writing </span>
<span id="td_3736" class="t s3_3736">a value other than 1 is ignored. </span>
<span id="te_3736" class="t s4_3736">• </span><span id="tf_3736" class="t s3_3736">CLR_CHG (bit 63): Set this bit to clear the CHG flag in MSR_UNCORE_PERF_GLOBAL_STATUS register. Writing </span>
<span id="tg_3736" class="t s3_3736">a value other than 1 is ignored. </span>
<span id="th_3736" class="t s5_3736">20.3.1.2.2 </span><span id="ti_3736" class="t s5_3736">Uncore Performance Event Configuration Facility </span>
<span id="tj_3736" class="t s3_3736">MSR_UNCORE_PerfEvtSel0 through MSR_UNCORE_PerfEvtSel7 are used to select performance event and </span>
<span id="tk_3736" class="t s3_3736">configure the counting behavior of the respective uncore performance counter. Each uncore PerfEvtSel MSR is </span>
<span id="tl_3736" class="t s3_3736">paired with an uncore performance counter. Each uncore counter must be locally configured using the corre- </span>
<span id="tm_3736" class="t s5_3736">Figure 20-20. </span><span id="tn_3736" class="t s5_3736">Layout of MSR_UNCORE_PERF_GLOBAL_STATUS MSR </span>
<span id="to_3736" class="t s5_3736">Figure 20-21. </span><span id="tp_3736" class="t s5_3736">Layout of MSR_UNCORE_PERF_GLOBAL_OVF_CTRL MSR </span>
<span id="tq_3736" class="t s6_3736">CHG (R/W) </span>
<span id="tr_3736" class="t s6_3736">OVF_PMI (R/W) </span>
<span id="ts_3736" class="t s6_3736">87 </span><span id="tt_3736" class="t s6_3736">0 </span><span id="tu_3736" class="t s6_3736">32 </span><span id="tv_3736" class="t s6_3736">3 </span><span id="tw_3736" class="t s6_3736">1 </span>
<span id="tx_3736" class="t s7_3736">Reserved </span>
<span id="ty_3736" class="t s6_3736">63 </span><span id="tz_3736" class="t s6_3736">2 </span><span id="t10_3736" class="t s6_3736">4 </span><span id="t11_3736" class="t s6_3736">31 </span><span id="t12_3736" class="t s6_3736">5 </span><span id="t13_3736" class="t s6_3736">6 </span><span id="t14_3736" class="t s6_3736">62 </span><span id="t15_3736" class="t s6_3736">60 </span><span id="t16_3736" class="t s6_3736">61 </span>
<span id="t17_3736" class="t s6_3736">OVF_PC7 (R/O) </span>
<span id="t18_3736" class="t s6_3736">OVF_PC6 (R/O) </span>
<span id="t19_3736" class="t s6_3736">OVF_PC5 (R/O) </span>
<span id="t1a_3736" class="t s6_3736">OVF_PC4 (R/O) </span>
<span id="t1b_3736" class="t s6_3736">OVF_PC3 (R/O) </span>
<span id="t1c_3736" class="t s6_3736">OVF_PC2 (R/O) </span>
<span id="t1d_3736" class="t s6_3736">OVF_PC1 (R/O) </span>
<span id="t1e_3736" class="t s6_3736">OVF_PC0 (R/O) </span>
<span id="t1f_3736" class="t s6_3736">OVF_FC0 (R/O) </span>
<span id="t1g_3736" class="t s6_3736">RESET Value — 00000000_00000000H </span>
<span id="t1h_3736" class="t s6_3736">CLR_CHG (WO1) </span>
<span id="t1i_3736" class="t s6_3736">CLR_OVF_PMI (WO1) </span>
<span id="t1j_3736" class="t s6_3736">87 </span><span id="t1k_3736" class="t s6_3736">0 </span><span id="t1l_3736" class="t s6_3736">32 </span><span id="t1m_3736" class="t s6_3736">3 </span><span id="t1n_3736" class="t s6_3736">1 </span>
<span id="t1o_3736" class="t s7_3736">Reserved </span>
<span id="t1p_3736" class="t s6_3736">63 </span><span id="t1q_3736" class="t s6_3736">2 </span><span id="t1r_3736" class="t s6_3736">4 </span><span id="t1s_3736" class="t s6_3736">31 </span><span id="t1t_3736" class="t s6_3736">5 </span><span id="t1u_3736" class="t s6_3736">6 </span><span id="t1v_3736" class="t s6_3736">62 </span><span id="t1w_3736" class="t s6_3736">60 </span><span id="t1x_3736" class="t s6_3736">61 </span>
<span id="t1y_3736" class="t s6_3736">CLR_OVF_PC7 (WO1) </span>
<span id="t1z_3736" class="t s6_3736">CLR_OVF_PC6 (WO1) </span>
<span id="t20_3736" class="t s6_3736">CLR_OVF_PC5 (WO1) </span>
<span id="t21_3736" class="t s6_3736">CLR_OVF_PC4 (WO1) </span>
<span id="t22_3736" class="t s6_3736">CLR_OVF_PC3 (WO1) </span>
<span id="t23_3736" class="t s6_3736">CLR_OVF_PC2 (WO1) </span>
<span id="t24_3736" class="t s6_3736">CLR_OVF_PC1 (WO1) </span>
<span id="t25_3736" class="t s6_3736">CLR_OVF_PC0 (WO1) </span>
<span id="t26_3736" class="t s6_3736">CLR_OVF_FC0 (WO1) </span>
<span id="t27_3736" class="t s6_3736">RESET Value — 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
