0.6
2018.2
Jun 14 2018
20:07:38
/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1532594915,verilog,,,,RAM64X1S_HD7;RAM64X1S_HD8;RAM64X1S_HD9;RAM64X1S_UNIQ_BASE_;design_1;design_1_FBTA64_theta_0_0;design_1_FBTA64_theta_0_0_FBTA64_theta;design_1_FBTA64_theta_0_0_FBTA64_theta_addrdEe;design_1_FBTA64_theta_0_0_FBTA64_theta_addrdEe_ram;design_1_FBTA64_theta_0_0_FBTA64_theta_buddbkb;design_1_FBTA64_theta_0_0_FBTA64_theta_buddbkb_ram;design_1_FBTA64_theta_0_0_FBTA64_theta_buddcud;design_1_FBTA64_theta_0_0_FBTA64_theta_buddcud_ram;design_1_acc64_64_mau_0_0;design_1_acc64_64_mau_0_0_HLS_free_1_s;design_1_acc64_64_mau_0_0_HLS_malloc_1_s;design_1_acc64_64_mau_0_0_acc64_64_mau;design_1_acc64_64_mau_0_0_acc64_64_mau_req_bkb;design_1_acc64_64_mau_0_0_acc64_64_mau_req_bkb_rom;design_1_acc64_64_mau_0_0_acc64_64_mau_req_cud;design_1_acc64_64_mau_0_0_acc64_64_mau_req_cud_rom;design_1_clk_wiz_0;design_1_clk_wiz_0_design_1_clk_wiz_0_clk_wiz;design_1_rst_clk_wiz_100M_0;design_1_rst_clk_wiz_100M_0_cdc_sync;design_1_rst_clk_wiz_100M_0_cdc_sync_0;design_1_rst_clk_wiz_100M_0_lpf;design_1_rst_clk_wiz_100M_0_proc_sys_reset;design_1_rst_clk_wiz_100M_0_sequence_psr;design_1_rst_clk_wiz_100M_0_upcnt_n;design_1_wrapper;glbl,,,../../../../../test64mau64.srcs/sources_1/bd/design_1/ipshared/b65a,,,,,
