// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer4_FC_Weight,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.352000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=466,HLS_SYN_LUT=410,HLS_VERSION=2018_3}" *)

module Layer4_FC_Weight (
        ap_clk,
        ap_rst_n,
        fc_weight_TDATA,
        fc_weight_TVALID,
        fc_weight_TREADY,
        w_Data_TDATA,
        w_Data_TVALID,
        w_Data_TREADY,
        Bias_Data
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 17'd32768;
parameter    ap_ST_fsm_state19 = 17'd65536;

input   ap_clk;
input   ap_rst_n;
input  [15:0] fc_weight_TDATA;
input   fc_weight_TVALID;
output   fc_weight_TREADY;
output  [31:0] w_Data_TDATA;
output   w_Data_TVALID;
input   w_Data_TREADY;
output  [159:0] Bias_Data;

 reg    ap_rst_n_inv;
reg   [15:0] fc_weight_0_data_out;
wire    fc_weight_0_vld_in;
wire    fc_weight_0_vld_out;
wire    fc_weight_0_ack_in;
reg    fc_weight_0_ack_out;
reg   [15:0] fc_weight_0_payload_A;
reg   [15:0] fc_weight_0_payload_B;
reg    fc_weight_0_sel_rd;
reg    fc_weight_0_sel_wr;
wire    fc_weight_0_sel;
wire    fc_weight_0_load_A;
wire    fc_weight_0_load_B;
reg   [1:0] fc_weight_0_state;
wire    fc_weight_0_state_cmp_full;
reg   [31:0] w_Data_1_data_out;
reg    w_Data_1_vld_in;
wire    w_Data_1_vld_out;
wire    w_Data_1_ack_in;
wire    w_Data_1_ack_out;
reg   [31:0] w_Data_1_payload_A;
reg   [31:0] w_Data_1_payload_B;
reg    w_Data_1_sel_rd;
reg    w_Data_1_sel_wr;
wire    w_Data_1_sel;
wire    w_Data_1_load_A;
wire    w_Data_1_load_B;
reg   [1:0] w_Data_1_state;
wire    w_Data_1_state_cmp_full;
reg   [159:0] Bias_Data_1_data_reg;
reg    Bias_Data_1_vld_reg;
reg    Bias_Data_1_vld_in;
reg   [9:0] weight_buf_Data_address0;
reg    weight_buf_Data_ce0;
reg    weight_buf_Data_we0;
wire   [15:0] weight_buf_Data_q0;
wire   [9:0] weight_buf_Data_address1;
reg    weight_buf_Data_ce1;
wire   [15:0] weight_buf_Data_q1;
reg    fc_weight_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond7_fu_163_p2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    w_Data_TDATA_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond2_reg_330;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] exitcond2_reg_330_pp1_iter1_reg;
reg   [8:0] i2_reg_152;
wire   [8:0] i_1_fu_169_p2;
reg   [8:0] i_1_reg_270;
reg    ap_block_state2;
wire   [9:0] tmp_fu_175_p3;
reg   [9:0] tmp_reg_275;
reg   [15:0] fc_weight_read_reg_280;
reg   [15:0] fc_weight_read_1_reg_285;
reg   [15:0] fc_weight_read_2_reg_290;
reg   [15:0] fc_weight_read_3_reg_295;
reg   [15:0] fc_weight_read_4_reg_300;
reg   [15:0] fc_weight_read_5_reg_305;
reg   [15:0] fc_weight_read_6_reg_310;
reg   [15:0] fc_weight_read_7_reg_315;
reg   [15:0] fc_weight_read_8_reg_320;
wire   [159:0] tmp_1_fu_202_p11;
wire   [0:0] exitcond2_fu_218_p2;
wire    ap_block_state16_pp1_stage0_iter0;
wire    ap_block_state17_pp1_stage0_iter1;
reg    ap_block_state17_io;
wire    ap_block_state18_pp1_stage0_iter2;
reg    ap_block_state18_io;
reg    ap_block_pp1_stage0_11001;
wire   [8:0] i_2_fu_224_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_6_fu_258_p3;
wire    ap_CS_fsm_state15;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state16;
reg   [8:0] i_reg_141;
wire    ap_CS_fsm_state1;
wire   [63:0] tmp_4_fu_183_p1;
wire   [63:0] tmp_8_fu_193_p3;
wire   [63:0] tmp_s_fu_238_p1;
wire   [63:0] tmp_10_fu_249_p3;
wire    ap_block_pp1_stage0_01001;
wire   [9:0] tmp_7_fu_188_p2;
wire   [9:0] tmp_9_fu_230_p3;
wire   [9:0] tmp_3_fu_243_p2;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 fc_weight_0_sel_rd = 1'b0;
#0 fc_weight_0_sel_wr = 1'b0;
#0 fc_weight_0_state = 2'd0;
#0 w_Data_1_sel_rd = 1'b0;
#0 w_Data_1_sel_wr = 1'b0;
#0 w_Data_1_state = 2'd0;
#0 Bias_Data_1_data_reg = 160'd0;
#0 Bias_Data_1_vld_reg = 1'b0;
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

Layer4_FC_Weight_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
weight_buf_Data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_Data_address0),
    .ce0(weight_buf_Data_ce0),
    .we0(weight_buf_Data_we0),
    .d0(fc_weight_0_data_out),
    .q0(weight_buf_Data_q0),
    .address1(weight_buf_Data_address1),
    .ce1(weight_buf_Data_ce1),
    .q1(weight_buf_Data_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state16)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state16);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        fc_weight_0_sel_rd <= 1'b0;
    end else begin
        if (((fc_weight_0_ack_out == 1'b1) & (fc_weight_0_vld_out == 1'b1))) begin
            fc_weight_0_sel_rd <= ~fc_weight_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        fc_weight_0_sel_wr <= 1'b0;
    end else begin
        if (((fc_weight_0_ack_in == 1'b1) & (fc_weight_0_vld_in == 1'b1))) begin
            fc_weight_0_sel_wr <= ~fc_weight_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        fc_weight_0_state <= 2'd0;
    end else begin
        if ((((fc_weight_0_state == 2'd2) & (fc_weight_0_vld_in == 1'b0)) | ((fc_weight_0_state == 2'd3) & (fc_weight_0_vld_in == 1'b0) & (fc_weight_0_ack_out == 1'b1)))) begin
            fc_weight_0_state <= 2'd2;
        end else if ((((fc_weight_0_state == 2'd1) & (fc_weight_0_ack_out == 1'b0)) | ((fc_weight_0_state == 2'd3) & (fc_weight_0_ack_out == 1'b0) & (fc_weight_0_vld_in == 1'b1)))) begin
            fc_weight_0_state <= 2'd1;
        end else if (((~((fc_weight_0_vld_in == 1'b0) & (fc_weight_0_ack_out == 1'b1)) & ~((fc_weight_0_ack_out == 1'b0) & (fc_weight_0_vld_in == 1'b1)) & (fc_weight_0_state == 2'd3)) | ((fc_weight_0_state == 2'd1) & (fc_weight_0_ack_out == 1'b1)) | ((fc_weight_0_state == 2'd2) & (fc_weight_0_vld_in == 1'b1)))) begin
            fc_weight_0_state <= 2'd3;
        end else begin
            fc_weight_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((w_Data_1_ack_out == 1'b1) & (w_Data_1_vld_out == 1'b1))) begin
            w_Data_1_sel_rd <= ~w_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((w_Data_1_vld_in == 1'b1) & (w_Data_1_ack_in == 1'b1))) begin
            w_Data_1_sel_wr <= ~w_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_1_state <= 2'd0;
    end else begin
        if ((((w_Data_1_state == 2'd2) & (w_Data_1_vld_in == 1'b0)) | ((w_Data_1_state == 2'd3) & (w_Data_1_vld_in == 1'b0) & (w_Data_1_ack_out == 1'b1)))) begin
            w_Data_1_state <= 2'd2;
        end else if ((((w_Data_1_state == 2'd1) & (w_Data_1_ack_out == 1'b0)) | ((w_Data_1_state == 2'd3) & (w_Data_1_ack_out == 1'b0) & (w_Data_1_vld_in == 1'b1)))) begin
            w_Data_1_state <= 2'd1;
        end else if (((~((w_Data_1_vld_in == 1'b0) & (w_Data_1_ack_out == 1'b1)) & ~((w_Data_1_ack_out == 1'b0) & (w_Data_1_vld_in == 1'b1)) & (w_Data_1_state == 2'd3)) | ((w_Data_1_state == 2'd1) & (w_Data_1_ack_out == 1'b1)) | ((w_Data_1_state == 2'd2) & (w_Data_1_vld_in == 1'b1)))) begin
            w_Data_1_state <= 2'd3;
        end else begin
            w_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_218_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i2_reg_152 <= i_2_fu_224_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        i2_reg_152 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_141 <= i_1_reg_270;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        i_reg_141 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == Bias_Data_1_vld_reg) & (1'b1 == Bias_Data_1_vld_in)) | ((1'b1 == 1'b1) & (1'b1 == Bias_Data_1_vld_in) & (1'b1 == Bias_Data_1_vld_reg)))) begin
        Bias_Data_1_data_reg <= tmp_1_fu_202_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond2_reg_330 <= exitcond2_fu_218_p2;
        exitcond2_reg_330_pp1_iter1_reg <= exitcond2_reg_330;
    end
end

always @ (posedge ap_clk) begin
    if ((fc_weight_0_load_A == 1'b1)) begin
        fc_weight_0_payload_A <= fc_weight_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((fc_weight_0_load_B == 1'b1)) begin
        fc_weight_0_payload_B <= fc_weight_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        fc_weight_read_1_reg_285 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fc_weight_read_2_reg_290 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        fc_weight_read_3_reg_295 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        fc_weight_read_4_reg_300 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        fc_weight_read_5_reg_305 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        fc_weight_read_6_reg_310 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        fc_weight_read_7_reg_315 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        fc_weight_read_8_reg_320 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        fc_weight_read_reg_280 <= fc_weight_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_270 <= i_1_fu_169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (exitcond7_fu_163_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_275[9 : 1] <= tmp_fu_175_p3[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_1_load_A == 1'b1)) begin
        w_Data_1_payload_A <= tmp_6_fu_258_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_1_load_B == 1'b1)) begin
        w_Data_1_payload_B <= tmp_6_fu_258_p3;
    end
end

always @ (*) begin
    if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        Bias_Data_1_vld_in = 1'b1;
    end else begin
        Bias_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_218_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | (~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (exitcond7_fu_163_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        fc_weight_0_ack_out = 1'b1;
    end else begin
        fc_weight_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((fc_weight_0_sel == 1'b1)) begin
        fc_weight_0_data_out = fc_weight_0_payload_B;
    end else begin
        fc_weight_0_data_out = fc_weight_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((exitcond7_fu_163_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        fc_weight_TDATA_blk_n = fc_weight_0_state[1'd0];
    end else begin
        fc_weight_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((w_Data_1_sel == 1'b1)) begin
        w_Data_1_data_out = w_Data_1_payload_B;
    end else begin
        w_Data_1_data_out = w_Data_1_payload_A;
    end
end

always @ (*) begin
    if (((exitcond2_reg_330 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_Data_1_vld_in = 1'b1;
    end else begin
        w_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond2_reg_330_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((exitcond2_reg_330 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        w_Data_TDATA_blk_n = w_Data_1_state[1'd1];
    end else begin
        w_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_buf_Data_address0 = tmp_s_fu_238_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_buf_Data_address0 = tmp_8_fu_193_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weight_buf_Data_address0 = tmp_4_fu_183_p1;
    end else begin
        weight_buf_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | (~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        weight_buf_Data_ce0 = 1'b1;
    end else begin
        weight_buf_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_buf_Data_ce1 = 1'b1;
    end else begin
        weight_buf_Data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | (~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (exitcond7_fu_163_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        weight_buf_Data_we0 = 1'b1;
    end else begin
        weight_buf_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (exitcond7_fu_163_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0)) & (exitcond7_fu_163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((fc_weight_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond2_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((exitcond2_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Bias_Data = Bias_Data_1_data_reg;

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((1'b1 == ap_block_state18_io) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b1 == ap_block_state17_io) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((1'b1 == ap_block_state18_io) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b1 == ap_block_state17_io) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_io = ((exitcond2_reg_330 == 1'd0) & (w_Data_1_ack_in == 1'b0));
end

assign ap_block_state17_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_io = ((exitcond2_reg_330_pp1_iter1_reg == 1'd0) & (w_Data_1_ack_in == 1'b0));
end

assign ap_block_state18_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((exitcond7_fu_163_p2 == 1'd0) & (fc_weight_0_vld_out == 1'b0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond2_fu_218_p2 = ((i2_reg_152 == 9'd320) ? 1'b1 : 1'b0);

assign exitcond7_fu_163_p2 = ((i_reg_141 == 9'd320) ? 1'b1 : 1'b0);

assign fc_weight_0_ack_in = fc_weight_0_state[1'd1];

assign fc_weight_0_load_A = (fc_weight_0_state_cmp_full & ~fc_weight_0_sel_wr);

assign fc_weight_0_load_B = (fc_weight_0_state_cmp_full & fc_weight_0_sel_wr);

assign fc_weight_0_sel = fc_weight_0_sel_rd;

assign fc_weight_0_state_cmp_full = ((fc_weight_0_state != 2'd1) ? 1'b1 : 1'b0);

assign fc_weight_0_vld_in = fc_weight_TVALID;

assign fc_weight_0_vld_out = fc_weight_0_state[1'd0];

assign fc_weight_TREADY = fc_weight_0_state[1'd1];

assign i_1_fu_169_p2 = (i_reg_141 + 9'd1);

assign i_2_fu_224_p2 = (i2_reg_152 + 9'd1);

assign tmp_10_fu_249_p3 = {{54'd0}, {tmp_3_fu_243_p2}};

assign tmp_1_fu_202_p11 = {{{{{{{{{{fc_weight_0_data_out}, {fc_weight_read_8_reg_320}}, {fc_weight_read_7_reg_315}}, {fc_weight_read_6_reg_310}}, {fc_weight_read_5_reg_305}}, {fc_weight_read_4_reg_300}}, {fc_weight_read_3_reg_295}}, {fc_weight_read_2_reg_290}}, {fc_weight_read_1_reg_285}}, {fc_weight_read_reg_280}};

assign tmp_3_fu_243_p2 = (tmp_9_fu_230_p3 | 10'd1);

assign tmp_4_fu_183_p1 = tmp_fu_175_p3;

assign tmp_6_fu_258_p3 = {{weight_buf_Data_q1}, {weight_buf_Data_q0}};

assign tmp_7_fu_188_p2 = (tmp_reg_275 | 10'd1);

assign tmp_8_fu_193_p3 = {{54'd0}, {tmp_7_fu_188_p2}};

assign tmp_9_fu_230_p3 = {{i2_reg_152}, {1'd0}};

assign tmp_fu_175_p3 = {{i_reg_141}, {1'd0}};

assign tmp_s_fu_238_p1 = tmp_9_fu_230_p3;

assign w_Data_1_ack_in = w_Data_1_state[1'd1];

assign w_Data_1_ack_out = w_Data_TREADY;

assign w_Data_1_load_A = (w_Data_1_state_cmp_full & ~w_Data_1_sel_wr);

assign w_Data_1_load_B = (w_Data_1_state_cmp_full & w_Data_1_sel_wr);

assign w_Data_1_sel = w_Data_1_sel_rd;

assign w_Data_1_state_cmp_full = ((w_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign w_Data_1_vld_out = w_Data_1_state[1'd0];

assign w_Data_TDATA = w_Data_1_data_out;

assign w_Data_TVALID = w_Data_1_state[1'd0];

assign weight_buf_Data_address1 = tmp_10_fu_249_p3;

always @ (posedge ap_clk) begin
    tmp_reg_275[0] <= 1'b0;
end

endmodule //Layer4_FC_Weight
