/**
 * \file
 * \brief ARM pl011 UART kernel-level driver. 
 */

/*
 * Copyright (c) 2007, 2008, ETH Zurich.
 * All rights reserved.
 *
 * This file is distributed under the terms in the attached LICENSE file.
 * If you do not find this file, copies can be found by writing to:
 * ETH Zurich D-INFK, Haldeneggsteig 4, CH-8092 Zurich. Attn: Systems Group.
 */

#include <kernel.h>
#include <arch/arm/arm.h>

#include <dev/pl011_uart_dev.h>
#include <arch/arm/pl011_uart.h>

#define INTERRUPTS_MASK		0

void
pl011_uart_init(pl011_uart_t *uart, lvaddr_t base) {
    pl011_uart_LCR_H_t lcr = {
        .brk = 0, .pen = 0, .eps  = 0, .stp2 = 0, .fen  = 1,
        .wlen = pl011_uart_bits8, .sps  = 0
    };
    pl011_uart_CR_t cr = {
        .rxe = 1, .txe = 1, .uarten = 1
    };

    pl011_uart_initialize(uart, (mackerel_addr_t) base);

    // Mask all interrupts
    pl011_uart_IMSC_wr_raw(uart, INTERRUPTS_MASK);

    // Configure port to 38400 baud, 8 data, no parity, 1 stop (8-N-1)
    //
    // (This is a mild scam as system is running in QEMU)
    //
    // Note baud rate changes not committed in h/w until lcr_h written.

    pl011_uart_IBRD_wr_raw(uart, 0xc);     // Assuming UARTCLK is 7.3728MHz
    pl011_uart_FBRD_wr_raw(uart, 0);

    pl011_uart_LCR_H_wr(uart, lcr);

    pl011_uart_CR_wr(uart, cr);
}

/** \brief Prints a single character to the default serial port. */
void pl011_putchar(pl011_uart_t *uart, char c)
{
    pl011_uart_DR_un dr_un;

    while (pl011_uart_FR_rd(uart).txff == 1)
        ;

    dr_un.raw  = 0;
    dr_un.val.data = (uint8_t)c;
    pl011_uart_DR_wr(uart, dr_un.val);
}

/** \brief Reads a single character from the default serial port.
 * This function spins waiting for a character to arrive.
 */
char pl011_getchar(pl011_uart_t *uart)
{
    while (pl011_uart_FR_rd(uart).rxfe == 1)
        ;

    return (char) pl011_uart_DR_rd(uart).data;
}
