

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Apr 29 15:18:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         6|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    262|    -|
|Register         |        -|    -|     261|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     261|    314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_285                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_526                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_531                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_534                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_540                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  52|          26|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  25|          5|    1|          5|
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_buffer_1_3_ph_phi_fu_155_p8        |   9|          2|   96|        192|
    |ap_phi_mux_delayed_last_phi_fu_132_p4         |   9|          2|    1|          2|
    |ap_phi_mux_has_last_1_3_ph_phi_fu_168_p8      |   9|          2|    4|          8|
    |ap_phi_mux_has_user_1_3_ph_phi_fu_181_p8      |   9|          2|    3|          6|
    |ap_phi_mux_last_2_3_ph_phi_fu_195_p8          |   9|          2|    1|          2|
    |ap_phi_mux_last_8_phi_fu_144_p4               |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_152    |  14|          3|   96|        288|
    |ap_phi_reg_pp0_iter0_has_last_1_3_ph_reg_165  |  14|          3|    4|         12|
    |ap_phi_reg_pp0_iter0_has_user_1_3_ph_reg_178  |  14|          3|    3|          9|
    |delayed_last_reg_129                          |   9|          2|    1|          2|
    |last_2_31065_reg_208                          |   9|          2|    1|          2|
    |last_8_reg_140                                |   9|          2|    1|          2|
    |stream_in_24_TDATA_blk_n                      |   9|          2|    1|          2|
    |stream_out_32_TDATA                           |  20|          4|   32|        128|
    |stream_out_32_TDATA_blk_n                     |   9|          2|    1|          2|
    |stream_out_32_TLAST                           |  20|          4|    1|          4|
    |stream_out_32_TUSER                           |  20|          4|    1|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 262|         56|  253|        680|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_152    |  96|   0|   96|          0|
    |ap_phi_reg_pp0_iter0_has_last_1_3_ph_reg_165  |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter0_has_user_1_3_ph_reg_178  |   3|   0|    3|          0|
    |delayed_last_reg_129                          |   1|   0|    1|          0|
    |delayed_last_reg_129_pp0_iter1_reg            |   1|   0|    1|          0|
    |last_2_31065_reg_208                          |   1|   0|    1|          0|
    |last_8_reg_140                                |   1|   0|    1|          0|
    |last_8_reg_140_pp0_iter1_reg                  |   1|   0|    1|          0|
    |out_pixel_data_V_1_reg_528                    |  32|   0|   32|          0|
    |out_pixel_data_V_2_reg_543                    |  32|   0|   32|          0|
    |p_Result_5_reg_533                            |   1|   0|    1|          0|
    |p_Result_6_reg_538                            |   1|   0|    1|          0|
    |p_Result_7_reg_548                            |   1|   0|    1|          0|
    |p_Result_8_reg_553                            |   1|   0|    1|          0|
    |tmp_data_V_10_reg_452                         |  24|   0|   24|          0|
    |tmp_data_V_11_reg_499                         |  24|   0|   24|          0|
    |tmp_data_V_reg_435                            |  24|   0|   24|          0|
    |tmp_last_V_7_reg_464                          |   1|   0|    1|          0|
    |tmp_last_V_8_reg_509                          |   1|   0|    1|          0|
    |tmp_last_V_reg_447                            |   1|   0|    1|          0|
    |tmp_user_V_10_reg_504                         |   1|   0|    1|          0|
    |tmp_user_V_9_reg_458                          |   1|   0|    1|          0|
    |tmp_user_V_reg_441                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 261|   0|  261|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pixel_pack_Pipeline_VITIS_LOOP_21_1|  return value|
|stream_in_24_TVALID   |   in|    1|        axis|                stream_in_24_V_data_V|       pointer|
|stream_in_24_TDATA    |   in|   24|        axis|                stream_in_24_V_data_V|       pointer|
|stream_out_32_TREADY  |   in|    1|        axis|               stream_out_32_V_data_V|       pointer|
|stream_out_32_TDATA   |  out|   32|        axis|               stream_out_32_V_data_V|       pointer|
|stream_out_32_TVALID  |  out|    1|        axis|               stream_out_32_V_last_V|       pointer|
|stream_out_32_TLAST   |  out|    1|        axis|               stream_out_32_V_last_V|       pointer|
|stream_out_32_TKEEP   |  out|    4|        axis|               stream_out_32_V_keep_V|       pointer|
|stream_out_32_TSTRB   |  out|    4|        axis|               stream_out_32_V_strb_V|       pointer|
|stream_out_32_TUSER   |  out|    1|        axis|               stream_out_32_V_user_V|       pointer|
|stream_in_24_TREADY   |  out|    1|        axis|                stream_in_24_V_last_V|       pointer|
|stream_in_24_TLAST    |   in|    1|        axis|                stream_in_24_V_last_V|       pointer|
|stream_in_24_TKEEP    |   in|    3|        axis|                stream_in_24_V_keep_V|       pointer|
|stream_in_24_TSTRB    |   in|    3|        axis|                stream_in_24_V_strb_V|       pointer|
|stream_in_24_TUSER    |   in|    1|        axis|                stream_in_24_V_user_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 %last_8, void %if.end30, i1 0, void %newFuncRoot"   --->   Operation 20 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_8 = phi i1 %last_2_31065, void %if.end30, i1 0, void %newFuncRoot"   --->   Operation 21 'phi' 'last_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %delayed_last, void %for.body, void %sw.epilog.loopexit8.exitStub" [pixel_pack/pixel_pack.cpp:21]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1" [pixel_pack/pixel_pack.cpp:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [pixel_pack/pixel_pack.cpp:16]   --->   Operation 24 'specloopname' 'specloopname_ln16' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln28 = br i1 %last_8, void %if.then, void %if.end30" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 25 'br' 'br_ln28' <Predicate = (!delayed_last)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 26 'read' 'empty' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i32 %empty"   --->   Operation 27 'extractvalue' 'tmp_data_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i32 %empty"   --->   Operation 28 'extractvalue' 'tmp_user_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i32 %empty"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_32 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 30 'read' 'empty_32' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue i32 %empty_32"   --->   Operation 31 'extractvalue' 'tmp_data_V_10' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V_9 = extractvalue i32 %empty_32"   --->   Operation 32 'extractvalue' 'tmp_user_V_9' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue i32 %empty_32"   --->   Operation 33 'extractvalue' 'tmp_last_V_7' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (delayed_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 0, i24 %tmp_data_V, i32 0, i32 23"   --->   Operation 34 'partset' 'p_Result_9' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_10 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 0, i32 0, i1 %tmp_user_V"   --->   Operation 35 'bitset' 'p_Result_10' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln855 = trunc i4 %p_Result_10"   --->   Operation 36 'trunc' 'trunc_ln855' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_11 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 0, i32 0, i1 %tmp_last_V"   --->   Operation 37 'bitset' 'p_Result_11' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V, void %if.then.1, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 38 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8)> <Delay = 1.82>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 %p_Result_9, i24 %tmp_data_V_10, i32 24, i32 47"   --->   Operation 39 'partset' 'p_Result_12' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_10, i32 1, i1 %tmp_user_V_9"   --->   Operation 40 'bitset' 'p_Result_13' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln855_1 = trunc i4 %p_Result_13"   --->   Operation 41 'trunc' 'trunc_ln855_1' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_14 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_11, i32 1, i1 %tmp_last_V_7"   --->   Operation 42 'bitset' 'p_Result_14' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V_7, void %if.then.2, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 43 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 1.82>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_33 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 44 'read' 'empty_33' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue i32 %empty_33"   --->   Operation 45 'extractvalue' 'tmp_data_V_11' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_user_V_10 = extractvalue i32 %empty_33"   --->   Operation 46 'extractvalue' 'tmp_user_V_10' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = extractvalue i32 %empty_33"   --->   Operation 47 'extractvalue' 'tmp_last_V_8' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 %p_Result_12, i24 %tmp_data_V_11, i32 48, i32 71"   --->   Operation 48 'partset' 'p_Result_15' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_16 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_13, i32 2, i1 %tmp_user_V_10"   --->   Operation 49 'bitset' 'p_Result_16' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln855_2 = trunc i4 %p_Result_16"   --->   Operation 50 'trunc' 'trunc_ln855_2' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_17 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_14, i32 2, i1 %tmp_last_V_8"   --->   Operation 51 'bitset' 'p_Result_17' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V_8, void %if.then.3, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 52 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_34 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 53 'read' 'empty_34' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue i32 %empty_34"   --->   Operation 54 'extractvalue' 'tmp_data_V_12' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = extractvalue i32 %empty_34"   --->   Operation 55 'extractvalue' 'tmp_last_V_9' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i24.i24.i24.i24, i24 %tmp_data_V_12, i24 %tmp_data_V_11, i24 %tmp_data_V_10, i24 %tmp_data_V"   --->   Operation 56 'bitconcatenate' 'p_Result_18' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_user_V_10, i1 %tmp_user_V_9, i1 %tmp_user_V"   --->   Operation 57 'bitconcatenate' 'p_Result_19' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_last_V_9, i3 0"   --->   Operation 58 'bitconcatenate' 'p_Result_20' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%br_ln34 = br void %for.inc27" [pixel_pack/pixel_pack.cpp:34]   --->   Operation 59 'br' 'br_ln34' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 1.82>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_1_3_ph = phi i96 %p_Result_18, void %if.then.3, i96 %p_Result_9, void %if.then, i96 %p_Result_12, void %if.then.1, i96 %p_Result_15, void %if.then.2"   --->   Operation 60 'phi' 'buffer_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%has_last_1_3_ph = phi i4 %p_Result_20, void %if.then.3, i4 %p_Result_11, void %if.then, i4 %p_Result_14, void %if.then.1, i4 %p_Result_17, void %if.then.2"   --->   Operation 61 'phi' 'has_last_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%has_user_1_3_ph = phi i3 %p_Result_19, void %if.then.3, i3 %trunc_ln855, void %if.then, i3 %trunc_ln855_1, void %if.then.1, i3 %trunc_ln855_2, void %if.then.2"   --->   Operation 62 'phi' 'has_user_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%last_2_3_ph = phi i1 %tmp_last_V_9, void %if.then.3, i1 1, void %if.then, i1 1, void %if.then.1, i1 1, void %if.then.2"   --->   Operation 63 'phi' 'last_2_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i3 %has_user_1_3_ph"   --->   Operation 64 'trunc' 'p_Result_s' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%out_pixel_data_V = trunc i96 %buffer_1_3_ph"   --->   Operation 65 'trunc' 'out_pixel_data_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 1"   --->   Operation 66 'bitselect' 'p_Result_4' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V, i4 0, i4 0, i1 %p_Result_s, i1 %p_Result_4"   --->   Operation 67 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%out_pixel_data_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %buffer_1_3_ph, i32 32, i32 63"   --->   Operation 68 'partselect' 'out_pixel_data_V_1' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %has_user_1_3_ph, i32 1"   --->   Operation 69 'bitselect' 'p_Result_5' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 2"   --->   Operation 70 'bitselect' 'p_Result_6' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%out_pixel_data_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %buffer_1_3_ph, i32 64, i32 95"   --->   Operation 71 'partselect' 'out_pixel_data_V_2' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %has_user_1_3_ph, i32 2"   --->   Operation 72 'bitselect' 'p_Result_7' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 3"   --->   Operation 73 'bitselect' 'p_Result_8' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln43 = br void %if.end30" [pixel_pack/pixel_pack.cpp:43]   --->   Operation 74 'br' 'br_ln43' <Predicate = (!delayed_last & !last_8)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%last_2_31065 = phi i1 %last_2_3_ph, void %for.inc27, i1 1, void %for.body"   --->   Operation 75 'phi' 'last_2_31065' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln21 = br void %while.cond" [pixel_pack/pixel_pack.cpp:21]   --->   Operation 76 'br' 'br_ln21' <Predicate = (!delayed_last)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V_1, i4 0, i4 0, i1 %p_Result_5, i1 %p_Result_6"   --->   Operation 77 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V_2, i4 0, i4 0, i1 %p_Result_7, i1 %p_Result_8"   --->   Operation 78 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
br_ln0             (br            ) [ 0000000]
delayed_last       (phi           ) [ 0111111]
last_8             (phi           ) [ 0111111]
br_ln21            (br            ) [ 0000000]
specpipeline_ln22  (specpipeline  ) [ 0000000]
specloopname_ln16  (specloopname  ) [ 0000000]
br_ln28            (br            ) [ 0111100]
empty              (read          ) [ 0000000]
tmp_data_V         (extractvalue  ) [ 0011100]
tmp_user_V         (extractvalue  ) [ 0011100]
tmp_last_V         (extractvalue  ) [ 0111111]
empty_32           (read          ) [ 0000000]
tmp_data_V_10      (extractvalue  ) [ 0001100]
tmp_user_V_9       (extractvalue  ) [ 0001100]
tmp_last_V_7       (extractvalue  ) [ 0111111]
p_Result_9         (partset       ) [ 0001100]
p_Result_10        (bitset        ) [ 0000000]
trunc_ln855        (trunc         ) [ 0001100]
p_Result_11        (bitset        ) [ 0001100]
br_ln28            (br            ) [ 0001100]
p_Result_12        (partset       ) [ 0001100]
p_Result_13        (bitset        ) [ 0000000]
trunc_ln855_1      (trunc         ) [ 0001100]
p_Result_14        (bitset        ) [ 0001100]
br_ln28            (br            ) [ 0001100]
empty_33           (read          ) [ 0000000]
tmp_data_V_11      (extractvalue  ) [ 0000100]
tmp_user_V_10      (extractvalue  ) [ 0000100]
tmp_last_V_8       (extractvalue  ) [ 0111111]
p_Result_15        (partset       ) [ 0001100]
p_Result_16        (bitset        ) [ 0000000]
trunc_ln855_2      (trunc         ) [ 0001100]
p_Result_17        (bitset        ) [ 0001100]
br_ln28            (br            ) [ 0001100]
empty_34           (read          ) [ 0000000]
tmp_data_V_12      (extractvalue  ) [ 0000000]
tmp_last_V_9       (extractvalue  ) [ 0000000]
p_Result_18        (bitconcatenate) [ 0000000]
p_Result_19        (bitconcatenate) [ 0000000]
p_Result_20        (bitconcatenate) [ 0000000]
br_ln34            (br            ) [ 0000000]
buffer_1_3_ph      (phi           ) [ 0000100]
has_last_1_3_ph    (phi           ) [ 0000100]
has_user_1_3_ph    (phi           ) [ 0000100]
last_2_3_ph        (phi           ) [ 0000100]
p_Result_s         (trunc         ) [ 0000000]
out_pixel_data_V   (trunc         ) [ 0000000]
p_Result_4         (bitselect     ) [ 0000000]
write_ln304        (write         ) [ 0000000]
out_pixel_data_V_1 (partselect    ) [ 0100010]
p_Result_5         (bitselect     ) [ 0100010]
p_Result_6         (bitselect     ) [ 0100010]
out_pixel_data_V_2 (partselect    ) [ 0110011]
p_Result_7         (bitselect     ) [ 0110011]
p_Result_8         (bitselect     ) [ 0110011]
br_ln43            (br            ) [ 0000000]
last_2_31065       (phi           ) [ 0111100]
br_ln21            (br            ) [ 0100100]
write_ln304        (write         ) [ 0000000]
write_ln304        (write         ) [ 0000000]
ret_ln0            (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i96.i96.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i24.i24.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="0" index="3" bw="3" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_32/2 empty_33/3 empty_34/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="32" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="1" slack="0"/>
<pin id="118" dir="0" index="9" bw="1" slack="0"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 write_ln304/5 write_ln304/6 "/>
</bind>
</comp>

<comp id="129" class="1005" name="delayed_last_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delayed_last (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="delayed_last_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="last_8_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="last_8 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="last_8_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_8/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="buffer_1_3_ph_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="buffer_1_3_ph (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="buffer_1_3_ph_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="96" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="96" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="96" slack="1"/>
<pin id="161" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="96" slack="1"/>
<pin id="163" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="8" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1_3_ph/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="has_last_1_3_ph_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="has_last_1_3_ph (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="has_last_1_3_ph_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="4" slack="1"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="4" slack="1"/>
<pin id="176" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="has_last_1_3_ph/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="has_user_1_3_ph_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="180" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="has_user_1_3_ph (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="has_user_1_3_ph_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="3" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="3" slack="1"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="3" slack="1"/>
<pin id="189" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="8" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="has_user_1_3_ph/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="last_2_3_ph_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_3_ph (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="last_2_3_ph_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="1" slack="1"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="1" slack="1"/>
<pin id="203" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_3_ph/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="last_2_31065_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_31065 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="last_2_31065_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="3"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_31065/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_10/2 tmp_data_V_11/3 tmp_data_V_12/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 tmp_user_V_9/2 tmp_user_V_10/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 tmp_last_V_7/2 tmp_last_V_8/3 tmp_last_V_9/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Result_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="96" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="24" slack="2"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="0" index="4" bw="6" slack="0"/>
<pin id="241" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Result_10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="2"/>
<pin id="251" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln855_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln855/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_11_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="2"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="96" slack="0"/>
<pin id="270" dir="0" index="1" bw="96" slack="0"/>
<pin id="271" dir="0" index="2" bw="24" slack="1"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="0" index="4" bw="7" slack="0"/>
<pin id="274" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_13_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="1" slack="1"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln855_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln855_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_14_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="1"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_15_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="96" slack="0"/>
<pin id="303" dir="0" index="1" bw="96" slack="0"/>
<pin id="304" dir="0" index="2" bw="24" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="0" index="4" bw="8" slack="0"/>
<pin id="307" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_16_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="1" slack="0"/>
<pin id="318" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln855_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln855_2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_17_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="1" slack="0"/>
<pin id="332" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_17/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Result_18_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="96" slack="0"/>
<pin id="339" dir="0" index="1" bw="24" slack="0"/>
<pin id="340" dir="0" index="2" bw="24" slack="1"/>
<pin id="341" dir="0" index="3" bw="24" slack="2"/>
<pin id="342" dir="0" index="4" bw="24" slack="3"/>
<pin id="343" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_19_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="2"/>
<pin id="351" dir="0" index="3" bw="1" slack="3"/>
<pin id="352" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_20_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="out_pixel_data_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="96" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_pixel_data_V/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="out_pixel_data_V_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="96" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pixel_data_V_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="out_pixel_data_V_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="96" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="0" index="3" bw="8" slack="0"/>
<pin id="414" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pixel_data_V_2/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Result_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_V_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="2"/>
<pin id="437" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_user_V_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="2"/>
<pin id="443" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_last_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_data_V_10_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="1"/>
<pin id="454" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_10 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_user_V_9_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_9 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_last_V_7_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_7 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_Result_9_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="96" slack="1"/>
<pin id="471" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="474" class="1005" name="trunc_ln855_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln855 "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_Result_11_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_Result_12_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="96" slack="1"/>
<pin id="486" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="489" class="1005" name="trunc_ln855_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="1"/>
<pin id="491" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln855_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_Result_14_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_data_V_11_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="1"/>
<pin id="501" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_11 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_user_V_10_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_10 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_last_V_8_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_8 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_Result_15_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="96" slack="1"/>
<pin id="515" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln855_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln855_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_Result_17_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="1"/>
<pin id="525" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="528" class="1005" name="out_pixel_data_V_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_pixel_data_V_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_Result_5_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_Result_6_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="543" class="1005" name="out_pixel_data_V_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="out_pixel_data_V_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_Result_7_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="2"/>
<pin id="550" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="553" class="1005" name="p_Result_8_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="121"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="191" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="207"><net_src comp="191" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="219"><net_src comp="195" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="213" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="225"><net_src comp="94" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="94" pin="6"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="94" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="235" pin="5"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="246" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="259" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="268" pin="5"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="222" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="301" pin=4"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="279" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="226" pin="1"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="292" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="230" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="222" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="230" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="367"><net_src comp="181" pin="8"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="372"><net_src comp="155" pin="8"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="168" pin="8"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="108" pin=10"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="155" pin="8"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="82" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="181" pin="8"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="168" pin="8"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="155" pin="8"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="181" pin="8"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="168" pin="8"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="92" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="222" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="444"><net_src comp="226" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="246" pin=3"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="347" pin=3"/></net>

<net id="450"><net_src comp="230" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="455"><net_src comp="222" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="337" pin=3"/></net>

<net id="461"><net_src comp="226" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="279" pin=3"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="467"><net_src comp="230" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="472"><net_src comp="235" pin="5"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="477"><net_src comp="255" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="482"><net_src comp="259" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="487"><net_src comp="268" pin="5"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="492"><net_src comp="288" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="497"><net_src comp="292" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="502"><net_src comp="222" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="507"><net_src comp="226" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="512"><net_src comp="230" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="301" pin="5"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="521"><net_src comp="323" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="526"><net_src comp="327" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="531"><net_src comp="383" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="536"><net_src comp="393" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="541"><net_src comp="401" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="546"><net_src comp="409" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="551"><net_src comp="419" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="556"><net_src comp="427" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="108" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_32_V_data_V | {4 5 6 }
	Port: stream_out_32_V_keep_V | {4 5 6 }
	Port: stream_out_32_V_strb_V | {4 5 6 }
	Port: stream_out_32_V_user_V | {4 5 6 }
	Port: stream_out_32_V_last_V | {4 5 6 }
	Port: stream_in_24_V_data_V | {}
	Port: stream_in_24_V_keep_V | {}
	Port: stream_in_24_V_strb_V | {}
	Port: stream_in_24_V_user_V | {}
	Port: stream_in_24_V_last_V | {}
 - Input state : 
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_out_32_V_data_V | {}
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_out_32_V_keep_V | {}
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_out_32_V_strb_V | {}
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_out_32_V_user_V | {}
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_out_32_V_last_V | {}
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_in_24_V_data_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_in_24_V_keep_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_in_24_V_strb_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_in_24_V_user_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_21_1 : stream_in_24_V_last_V | {1 2 3 4 }
  - Chain level:
	State 1
		delayed_last : 1
		last_8 : 1
		br_ln21 : 2
		br_ln28 : 2
	State 2
	State 3
		trunc_ln855 : 1
		p_Result_12 : 1
		p_Result_13 : 1
		trunc_ln855_1 : 2
		p_Result_14 : 1
		p_Result_15 : 1
		p_Result_16 : 1
		trunc_ln855_2 : 2
		p_Result_17 : 1
		br_ln28 : 1
	State 4
		p_Result_18 : 1
		p_Result_20 : 1
		buffer_1_3_ph : 2
		has_last_1_3_ph : 2
		has_user_1_3_ph : 1
		last_2_3_ph : 1
		p_Result_s : 2
		out_pixel_data_V : 3
		p_Result_4 : 3
		write_ln304 : 4
		out_pixel_data_V_1 : 3
		p_Result_5 : 2
		p_Result_6 : 3
		out_pixel_data_V_2 : 3
		p_Result_7 : 2
		p_Result_8 : 3
		last_2_31065 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|   read   |       grp_read_fu_94      |
|----------|---------------------------|
|   write  |      grp_write_fu_108     |
|----------|---------------------------|
|          |         grp_fu_222        |
|extractvalue|         grp_fu_226        |
|          |         grp_fu_230        |
|----------|---------------------------|
|          |     p_Result_9_fu_235     |
|  partset |     p_Result_12_fu_268    |
|          |     p_Result_15_fu_301    |
|----------|---------------------------|
|          |     p_Result_10_fu_246    |
|          |     p_Result_11_fu_259    |
|  bitset  |     p_Result_13_fu_279    |
|          |     p_Result_14_fu_292    |
|          |     p_Result_16_fu_313    |
|          |     p_Result_17_fu_327    |
|----------|---------------------------|
|          |     trunc_ln855_fu_255    |
|          |    trunc_ln855_1_fu_288   |
|   trunc  |    trunc_ln855_2_fu_323   |
|          |     p_Result_s_fu_364     |
|          |  out_pixel_data_V_fu_369  |
|----------|---------------------------|
|          |     p_Result_18_fu_337    |
|bitconcatenate|     p_Result_19_fu_347    |
|          |     p_Result_20_fu_355    |
|----------|---------------------------|
|          |     p_Result_4_fu_374     |
|          |     p_Result_5_fu_393     |
| bitselect|     p_Result_6_fu_401     |
|          |     p_Result_7_fu_419     |
|          |     p_Result_8_fu_427     |
|----------|---------------------------|
|partselect| out_pixel_data_V_1_fu_383 |
|          | out_pixel_data_V_2_fu_409 |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   buffer_1_3_ph_reg_152  |   96   |
|   delayed_last_reg_129   |    1   |
|  has_last_1_3_ph_reg_165 |    4   |
|  has_user_1_3_ph_reg_178 |    3   |
|   last_2_31065_reg_208   |    1   |
|    last_2_3_ph_reg_191   |    1   |
|      last_8_reg_140      |    1   |
|out_pixel_data_V_1_reg_528|   32   |
|out_pixel_data_V_2_reg_543|   32   |
|    p_Result_11_reg_479   |    4   |
|    p_Result_12_reg_484   |   96   |
|    p_Result_14_reg_494   |    4   |
|    p_Result_15_reg_513   |   96   |
|    p_Result_17_reg_523   |    4   |
|    p_Result_5_reg_533    |    1   |
|    p_Result_6_reg_538    |    1   |
|    p_Result_7_reg_548    |    1   |
|    p_Result_8_reg_553    |    1   |
|    p_Result_9_reg_469    |   96   |
|   tmp_data_V_10_reg_452  |   24   |
|   tmp_data_V_11_reg_499  |   24   |
|    tmp_data_V_reg_435    |   24   |
|   tmp_last_V_7_reg_464   |    1   |
|   tmp_last_V_8_reg_509   |    1   |
|    tmp_last_V_reg_447    |    1   |
|   tmp_user_V_10_reg_504  |    1   |
|   tmp_user_V_9_reg_458   |    1   |
|    tmp_user_V_reg_441    |    1   |
|   trunc_ln855_1_reg_489  |    3   |
|   trunc_ln855_2_reg_518  |    3   |
|    trunc_ln855_reg_474   |    3   |
+--------------------------+--------+
|           Total          |   562  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_108   |  p6  |   3  |  32  |   96   ||    14   |
|   grp_write_fu_108   |  p9  |   3  |   1  |    3   ||    14   |
|   grp_write_fu_108   |  p10 |   3  |   1  |    3   ||    14   |
| last_2_31065_reg_208 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   104  ||  6.7099 ||    51   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   51   |
|  Register |    -   |   562  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   562  |   51   |
+-----------+--------+--------+--------+
