#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 22 12:02:10 2018
# Process ID: 6708
# Current directory: C:/Progetto reti logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5200 C:\Progetto reti logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto reti logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto reti logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
update_compile_order -fileset sim_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}
update_files -from_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}} -to_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench3.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sim_1
update_files -from_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd}} -to_files {{C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_fileset sim_2
file delete -force {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_2}
update_files -from_files {{C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd}} -to_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd}} -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
update_files -from_files {{C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd}} -to_files {{C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source project_tb.tcl
add_bp {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} 65
remove_bps -file {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} -line 65
add_bp {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} 65
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
close_project
open_project {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
update_compile_order -fileset sources_1
close_sim
launch_simulation
