|wts_for_cartridge
clk => clk.IN1
slot_nreset => slot_nreset.IN1
slot_nint << slot_nint.DB_MAX_OUTPUT_PORT_TYPE
slot_a[0] => slot_a[0].IN1
slot_a[1] => slot_a[1].IN1
slot_a[2] => slot_a[2].IN1
slot_a[3] => slot_a[3].IN1
slot_a[4] => slot_a[4].IN1
slot_a[5] => slot_a[5].IN1
slot_a[6] => slot_a[6].IN1
slot_a[7] => slot_a[7].IN1
slot_a[8] => slot_a[8].IN1
slot_a[9] => slot_a[9].IN1
slot_a[10] => slot_a[10].IN1
slot_a[11] => slot_a[11].IN1
slot_a[12] => slot_a[12].IN1
slot_a[13] => slot_a[13].IN1
slot_a[14] => slot_a[14].IN1
slot_d[0] <> wts_core:u_wts_core.d
slot_d[0] <> slot_d[0]
slot_d[1] <> wts_core:u_wts_core.d
slot_d[1] <> slot_d[1]
slot_d[2] <> wts_core:u_wts_core.d
slot_d[2] <> slot_d[2]
slot_d[3] <> wts_core:u_wts_core.d
slot_d[3] <> slot_d[3]
slot_d[4] <> wts_core:u_wts_core.d
slot_d[4] <> slot_d[4]
slot_d[5] <> wts_core:u_wts_core.d
slot_d[5] <> slot_d[5]
slot_d[6] <> wts_core:u_wts_core.d
slot_d[6] <> slot_d[6]
slot_d[7] <> wts_core:u_wts_core.d
slot_d[7] <> slot_d[7]
slot_nsltsl => mem_ncs.IN1
slot_nsltsl => slot_d.IN0
slot_nsltsl => w_wrreq.IN1
slot_nsltsl => w_rdreq.IN1
slot_nmerq => w_wrreq.IN1
slot_nmerq => w_rdreq.IN1
slot_nrd => ff_nrd1.DATAIN
slot_nrd => slot_d.IN1
slot_nwr => ff_nwr1.DATAIN
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
mem_ncs << mem_ncs.DB_MAX_OUTPUT_PORT_TYPE
mem_a[0] << wts_core:u_wts_core.mem_a
mem_a[1] << wts_core:u_wts_core.mem_a
mem_a[2] << wts_core:u_wts_core.mem_a
mem_a[3] << wts_core:u_wts_core.mem_a
mem_a[4] << wts_core:u_wts_core.mem_a
mem_a[5] << wts_core:u_wts_core.mem_a
mem_a[6] << wts_core:u_wts_core.mem_a
mem_a[7] << wts_core:u_wts_core.mem_a
left_out[0] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[1] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[2] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[3] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[4] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[5] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[6] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[7] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[8] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[9] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[10] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[11] << left_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[0] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[1] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[2] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[3] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[4] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[5] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[6] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[7] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[8] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[9] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[10] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[11] << right_out.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core
nreset => nreset.IN3
clk => clk.IN3
wrreq => wrreq.IN1
rdreq => rdreq.IN1
wr_active => wr_active.IN1
rd_active => rd_active.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= wts_register:u_wts_register.rddata
q[1] <= wts_register:u_wts_register.rddata
q[2] <= wts_register:u_wts_register.rddata
q[3] <= wts_register:u_wts_register.rddata
q[4] <= wts_register:u_wts_register.rddata
q[5] <= wts_register:u_wts_register.rddata
q[6] <= wts_register:u_wts_register.rddata
q[7] <= wts_register:u_wts_register.rddata
nint <= wts_timer:u_wts_timer.nint
mem_ncs <= wts_register:u_wts_register.ext_memory_nactive
mem_a[0] <= wts_register:u_wts_register.ext_memory_address
mem_a[1] <= wts_register:u_wts_register.ext_memory_address
mem_a[2] <= wts_register:u_wts_register.ext_memory_address
mem_a[3] <= wts_register:u_wts_register.ext_memory_address
mem_a[4] <= wts_register:u_wts_register.ext_memory_address
mem_a[5] <= wts_register:u_wts_register.ext_memory_address
mem_a[6] <= wts_register:u_wts_register.ext_memory_address
mem_a[7] <= wts_register:u_wts_register.ext_memory_address
left_out[0] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[1] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[2] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[3] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[4] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[5] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[6] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[7] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[8] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[9] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[10] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[11] <= wts_channel_mixer:u_wts_channel_mixer.left_out
right_out[0] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[1] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[2] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[3] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[4] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[5] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[6] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[7] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[8] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[9] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[10] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[11] <= wts_channel_mixer:u_wts_channel_mixer.right_out


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer
nreset => nreset.IN7
clk => clk.IN9
ch_a0_key_on => ch_a0_key_on.IN1
ch_a0_key_release => ch_a0_key_release.IN1
ch_a0_key_off => ch_a0_key_off.IN1
ch_b0_key_on => ch_b0_key_on.IN1
ch_b0_key_release => ch_b0_key_release.IN1
ch_b0_key_off => ch_b0_key_off.IN1
ch_c0_key_on => ch_c0_key_on.IN1
ch_c0_key_release => ch_c0_key_release.IN1
ch_c0_key_off => ch_c0_key_off.IN1
ch_d0_key_on => ch_d0_key_on.IN1
ch_d0_key_release => ch_d0_key_release.IN1
ch_d0_key_off => ch_d0_key_off.IN1
ch_e0_key_on => ch_e0_key_on.IN1
ch_e0_key_release => ch_e0_key_release.IN1
ch_e0_key_off => ch_e0_key_off.IN1
ch_a1_key_on => ch_a1_key_on.IN1
ch_a1_key_release => ch_a1_key_release.IN1
ch_a1_key_off => ch_a1_key_off.IN1
ch_b1_key_on => ch_b1_key_on.IN1
ch_b1_key_release => ch_b1_key_release.IN1
ch_b1_key_off => ch_b1_key_off.IN1
ch_c1_key_on => ch_c1_key_on.IN1
ch_c1_key_release => ch_c1_key_release.IN1
ch_c1_key_off => ch_c1_key_off.IN1
ch_d1_key_on => ch_d1_key_on.IN1
ch_d1_key_release => ch_d1_key_release.IN1
ch_d1_key_off => ch_d1_key_off.IN1
ch_e1_key_on => ch_e1_key_on.IN1
ch_e1_key_release => ch_e1_key_release.IN1
ch_e1_key_off => ch_e1_key_off.IN1
sram_id[0] => ff_sram_id[0].DATAIN
sram_id[1] => ff_sram_id[1].DATAIN
sram_id[2] => ff_sram_id[2].DATAIN
sram_id[3] => ff_sram_id[3].DATAIN
sram_a[0] => ff_sram_a[0].DATAIN
sram_a[1] => ff_sram_a[1].DATAIN
sram_a[2] => ff_sram_a[2].DATAIN
sram_a[3] => ff_sram_a[3].DATAIN
sram_a[4] => ff_sram_a[4].DATAIN
sram_a[5] => ff_sram_a[5].DATAIN
sram_a[6] => ff_sram_a[6].DATAIN
sram_d[0] => ff_sram_d.DATAB
sram_d[1] => ff_sram_d.DATAB
sram_d[2] => ff_sram_d.DATAB
sram_d[3] => ff_sram_d.DATAB
sram_d[4] => ff_sram_d.DATAB
sram_d[5] => ff_sram_d.DATAB
sram_d[6] => ff_sram_d.DATAB
sram_d[7] => ff_sram_d.DATAB
sram_oe => ff_sram_oe.OUTPUTSELECT
sram_oe => always2.IN0
sram_we => ff_sram_we.OUTPUTSELECT
sram_we => always2.IN1
sram_q[0] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q_en <= ff_sram_q_en.DB_MAX_OUTPUT_PORT_TYPE
left_out[0] <= ff_left_out[0].DB_MAX_OUTPUT_PORT_TYPE
left_out[1] <= ff_left_out[1].DB_MAX_OUTPUT_PORT_TYPE
left_out[2] <= ff_left_out[2].DB_MAX_OUTPUT_PORT_TYPE
left_out[3] <= ff_left_out[3].DB_MAX_OUTPUT_PORT_TYPE
left_out[4] <= ff_left_out[4].DB_MAX_OUTPUT_PORT_TYPE
left_out[5] <= ff_left_out[5].DB_MAX_OUTPUT_PORT_TYPE
left_out[6] <= ff_left_out[6].DB_MAX_OUTPUT_PORT_TYPE
left_out[7] <= ff_left_out[7].DB_MAX_OUTPUT_PORT_TYPE
left_out[8] <= ff_left_out[8].DB_MAX_OUTPUT_PORT_TYPE
left_out[9] <= ff_left_out[9].DB_MAX_OUTPUT_PORT_TYPE
left_out[10] <= ff_left_out[10].DB_MAX_OUTPUT_PORT_TYPE
left_out[11] <= ff_left_out[11].DB_MAX_OUTPUT_PORT_TYPE
right_out[0] <= ff_right_out[0].DB_MAX_OUTPUT_PORT_TYPE
right_out[1] <= ff_right_out[1].DB_MAX_OUTPUT_PORT_TYPE
right_out[2] <= ff_right_out[2].DB_MAX_OUTPUT_PORT_TYPE
right_out[3] <= ff_right_out[3].DB_MAX_OUTPUT_PORT_TYPE
right_out[4] <= ff_right_out[4].DB_MAX_OUTPUT_PORT_TYPE
right_out[5] <= ff_right_out[5].DB_MAX_OUTPUT_PORT_TYPE
right_out[6] <= ff_right_out[6].DB_MAX_OUTPUT_PORT_TYPE
right_out[7] <= ff_right_out[7].DB_MAX_OUTPUT_PORT_TYPE
right_out[8] <= ff_right_out[8].DB_MAX_OUTPUT_PORT_TYPE
right_out[9] <= ff_right_out[9].DB_MAX_OUTPUT_PORT_TYPE
right_out[10] <= ff_right_out[10].DB_MAX_OUTPUT_PORT_TYPE
right_out[11] <= ff_right_out[11].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[0] => reg_volume_a0[0].IN1
reg_volume_a0[1] => reg_volume_a0[1].IN1
reg_volume_a0[2] => reg_volume_a0[2].IN1
reg_volume_a0[3] => reg_volume_a0[3].IN1
reg_enable_a0[0] => reg_enable_a0[0].IN1
reg_enable_a0[1] => reg_enable_a0[1].IN1
reg_noise_enable_a0 => reg_noise_enable_a0.IN1
reg_ar_a0[0] => reg_ar_a0[0].IN1
reg_ar_a0[1] => reg_ar_a0[1].IN1
reg_ar_a0[2] => reg_ar_a0[2].IN1
reg_ar_a0[3] => reg_ar_a0[3].IN1
reg_ar_a0[4] => reg_ar_a0[4].IN1
reg_ar_a0[5] => reg_ar_a0[5].IN1
reg_ar_a0[6] => reg_ar_a0[6].IN1
reg_ar_a0[7] => reg_ar_a0[7].IN1
reg_dr_a0[0] => reg_dr_a0[0].IN1
reg_dr_a0[1] => reg_dr_a0[1].IN1
reg_dr_a0[2] => reg_dr_a0[2].IN1
reg_dr_a0[3] => reg_dr_a0[3].IN1
reg_dr_a0[4] => reg_dr_a0[4].IN1
reg_dr_a0[5] => reg_dr_a0[5].IN1
reg_dr_a0[6] => reg_dr_a0[6].IN1
reg_dr_a0[7] => reg_dr_a0[7].IN1
reg_sr_a0[0] => reg_sr_a0[0].IN1
reg_sr_a0[1] => reg_sr_a0[1].IN1
reg_sr_a0[2] => reg_sr_a0[2].IN1
reg_sr_a0[3] => reg_sr_a0[3].IN1
reg_sr_a0[4] => reg_sr_a0[4].IN1
reg_sr_a0[5] => reg_sr_a0[5].IN1
reg_sr_a0[6] => reg_sr_a0[6].IN1
reg_sr_a0[7] => reg_sr_a0[7].IN1
reg_rr_a0[0] => reg_rr_a0[0].IN1
reg_rr_a0[1] => reg_rr_a0[1].IN1
reg_rr_a0[2] => reg_rr_a0[2].IN1
reg_rr_a0[3] => reg_rr_a0[3].IN1
reg_rr_a0[4] => reg_rr_a0[4].IN1
reg_rr_a0[5] => reg_rr_a0[5].IN1
reg_rr_a0[6] => reg_rr_a0[6].IN1
reg_rr_a0[7] => reg_rr_a0[7].IN1
reg_sl_a0[0] => reg_sl_a0[0].IN1
reg_sl_a0[1] => reg_sl_a0[1].IN1
reg_sl_a0[2] => reg_sl_a0[2].IN1
reg_sl_a0[3] => reg_sl_a0[3].IN1
reg_sl_a0[4] => reg_sl_a0[4].IN1
reg_sl_a0[5] => reg_sl_a0[5].IN1
reg_wave_length_a0[0] => reg_wave_length_a0[0].IN2
reg_wave_length_a0[1] => reg_wave_length_a0[1].IN2
reg_frequency_count_a0[0] => reg_frequency_count_a0[0].IN2
reg_frequency_count_a0[1] => reg_frequency_count_a0[1].IN2
reg_frequency_count_a0[2] => reg_frequency_count_a0[2].IN2
reg_frequency_count_a0[3] => reg_frequency_count_a0[3].IN2
reg_frequency_count_a0[4] => reg_frequency_count_a0[4].IN2
reg_frequency_count_a0[5] => reg_frequency_count_a0[5].IN2
reg_frequency_count_a0[6] => reg_frequency_count_a0[6].IN2
reg_frequency_count_a0[7] => reg_frequency_count_a0[7].IN2
reg_frequency_count_a0[8] => reg_frequency_count_a0[8].IN2
reg_frequency_count_a0[9] => reg_frequency_count_a0[9].IN2
reg_frequency_count_a0[10] => reg_frequency_count_a0[10].IN2
reg_frequency_count_a0[11] => reg_frequency_count_a0[11].IN2
reg_noise_sel_a0[0] => reg_noise_sel_a0[0].IN1
reg_noise_sel_a0[1] => reg_noise_sel_a0[1].IN1
reg_volume_b0[0] => reg_volume_b0[0].IN1
reg_volume_b0[1] => reg_volume_b0[1].IN1
reg_volume_b0[2] => reg_volume_b0[2].IN1
reg_volume_b0[3] => reg_volume_b0[3].IN1
reg_enable_b0[0] => reg_enable_b0[0].IN1
reg_enable_b0[1] => reg_enable_b0[1].IN1
reg_noise_enable_b0 => reg_noise_enable_b0.IN1
reg_ar_b0[0] => reg_ar_b0[0].IN1
reg_ar_b0[1] => reg_ar_b0[1].IN1
reg_ar_b0[2] => reg_ar_b0[2].IN1
reg_ar_b0[3] => reg_ar_b0[3].IN1
reg_ar_b0[4] => reg_ar_b0[4].IN1
reg_ar_b0[5] => reg_ar_b0[5].IN1
reg_ar_b0[6] => reg_ar_b0[6].IN1
reg_ar_b0[7] => reg_ar_b0[7].IN1
reg_dr_b0[0] => reg_dr_b0[0].IN1
reg_dr_b0[1] => reg_dr_b0[1].IN1
reg_dr_b0[2] => reg_dr_b0[2].IN1
reg_dr_b0[3] => reg_dr_b0[3].IN1
reg_dr_b0[4] => reg_dr_b0[4].IN1
reg_dr_b0[5] => reg_dr_b0[5].IN1
reg_dr_b0[6] => reg_dr_b0[6].IN1
reg_dr_b0[7] => reg_dr_b0[7].IN1
reg_sr_b0[0] => reg_sr_b0[0].IN1
reg_sr_b0[1] => reg_sr_b0[1].IN1
reg_sr_b0[2] => reg_sr_b0[2].IN1
reg_sr_b0[3] => reg_sr_b0[3].IN1
reg_sr_b0[4] => reg_sr_b0[4].IN1
reg_sr_b0[5] => reg_sr_b0[5].IN1
reg_sr_b0[6] => reg_sr_b0[6].IN1
reg_sr_b0[7] => reg_sr_b0[7].IN1
reg_rr_b0[0] => reg_rr_b0[0].IN1
reg_rr_b0[1] => reg_rr_b0[1].IN1
reg_rr_b0[2] => reg_rr_b0[2].IN1
reg_rr_b0[3] => reg_rr_b0[3].IN1
reg_rr_b0[4] => reg_rr_b0[4].IN1
reg_rr_b0[5] => reg_rr_b0[5].IN1
reg_rr_b0[6] => reg_rr_b0[6].IN1
reg_rr_b0[7] => reg_rr_b0[7].IN1
reg_sl_b0[0] => reg_sl_b0[0].IN1
reg_sl_b0[1] => reg_sl_b0[1].IN1
reg_sl_b0[2] => reg_sl_b0[2].IN1
reg_sl_b0[3] => reg_sl_b0[3].IN1
reg_sl_b0[4] => reg_sl_b0[4].IN1
reg_sl_b0[5] => reg_sl_b0[5].IN1
reg_wave_length_b0[0] => reg_wave_length_b0[0].IN2
reg_wave_length_b0[1] => reg_wave_length_b0[1].IN2
reg_frequency_count_b0[0] => reg_frequency_count_b0[0].IN2
reg_frequency_count_b0[1] => reg_frequency_count_b0[1].IN2
reg_frequency_count_b0[2] => reg_frequency_count_b0[2].IN2
reg_frequency_count_b0[3] => reg_frequency_count_b0[3].IN2
reg_frequency_count_b0[4] => reg_frequency_count_b0[4].IN2
reg_frequency_count_b0[5] => reg_frequency_count_b0[5].IN2
reg_frequency_count_b0[6] => reg_frequency_count_b0[6].IN2
reg_frequency_count_b0[7] => reg_frequency_count_b0[7].IN2
reg_frequency_count_b0[8] => reg_frequency_count_b0[8].IN2
reg_frequency_count_b0[9] => reg_frequency_count_b0[9].IN2
reg_frequency_count_b0[10] => reg_frequency_count_b0[10].IN2
reg_frequency_count_b0[11] => reg_frequency_count_b0[11].IN2
reg_noise_sel_b0[0] => reg_noise_sel_b0[0].IN1
reg_noise_sel_b0[1] => reg_noise_sel_b0[1].IN1
reg_volume_c0[0] => reg_volume_c0[0].IN1
reg_volume_c0[1] => reg_volume_c0[1].IN1
reg_volume_c0[2] => reg_volume_c0[2].IN1
reg_volume_c0[3] => reg_volume_c0[3].IN1
reg_enable_c0[0] => reg_enable_c0[0].IN1
reg_enable_c0[1] => reg_enable_c0[1].IN1
reg_noise_enable_c0 => reg_noise_enable_c0.IN1
reg_ar_c0[0] => reg_ar_c0[0].IN1
reg_ar_c0[1] => reg_ar_c0[1].IN1
reg_ar_c0[2] => reg_ar_c0[2].IN1
reg_ar_c0[3] => reg_ar_c0[3].IN1
reg_ar_c0[4] => reg_ar_c0[4].IN1
reg_ar_c0[5] => reg_ar_c0[5].IN1
reg_ar_c0[6] => reg_ar_c0[6].IN1
reg_ar_c0[7] => reg_ar_c0[7].IN1
reg_dr_c0[0] => reg_dr_c0[0].IN1
reg_dr_c0[1] => reg_dr_c0[1].IN1
reg_dr_c0[2] => reg_dr_c0[2].IN1
reg_dr_c0[3] => reg_dr_c0[3].IN1
reg_dr_c0[4] => reg_dr_c0[4].IN1
reg_dr_c0[5] => reg_dr_c0[5].IN1
reg_dr_c0[6] => reg_dr_c0[6].IN1
reg_dr_c0[7] => reg_dr_c0[7].IN1
reg_sr_c0[0] => reg_sr_c0[0].IN1
reg_sr_c0[1] => reg_sr_c0[1].IN1
reg_sr_c0[2] => reg_sr_c0[2].IN1
reg_sr_c0[3] => reg_sr_c0[3].IN1
reg_sr_c0[4] => reg_sr_c0[4].IN1
reg_sr_c0[5] => reg_sr_c0[5].IN1
reg_sr_c0[6] => reg_sr_c0[6].IN1
reg_sr_c0[7] => reg_sr_c0[7].IN1
reg_rr_c0[0] => reg_rr_c0[0].IN1
reg_rr_c0[1] => reg_rr_c0[1].IN1
reg_rr_c0[2] => reg_rr_c0[2].IN1
reg_rr_c0[3] => reg_rr_c0[3].IN1
reg_rr_c0[4] => reg_rr_c0[4].IN1
reg_rr_c0[5] => reg_rr_c0[5].IN1
reg_rr_c0[6] => reg_rr_c0[6].IN1
reg_rr_c0[7] => reg_rr_c0[7].IN1
reg_sl_c0[0] => reg_sl_c0[0].IN1
reg_sl_c0[1] => reg_sl_c0[1].IN1
reg_sl_c0[2] => reg_sl_c0[2].IN1
reg_sl_c0[3] => reg_sl_c0[3].IN1
reg_sl_c0[4] => reg_sl_c0[4].IN1
reg_sl_c0[5] => reg_sl_c0[5].IN1
reg_wave_length_c0[0] => reg_wave_length_c0[0].IN2
reg_wave_length_c0[1] => reg_wave_length_c0[1].IN2
reg_frequency_count_c0[0] => reg_frequency_count_c0[0].IN2
reg_frequency_count_c0[1] => reg_frequency_count_c0[1].IN2
reg_frequency_count_c0[2] => reg_frequency_count_c0[2].IN2
reg_frequency_count_c0[3] => reg_frequency_count_c0[3].IN2
reg_frequency_count_c0[4] => reg_frequency_count_c0[4].IN2
reg_frequency_count_c0[5] => reg_frequency_count_c0[5].IN2
reg_frequency_count_c0[6] => reg_frequency_count_c0[6].IN2
reg_frequency_count_c0[7] => reg_frequency_count_c0[7].IN2
reg_frequency_count_c0[8] => reg_frequency_count_c0[8].IN2
reg_frequency_count_c0[9] => reg_frequency_count_c0[9].IN2
reg_frequency_count_c0[10] => reg_frequency_count_c0[10].IN2
reg_frequency_count_c0[11] => reg_frequency_count_c0[11].IN2
reg_noise_sel_c0[0] => reg_noise_sel_c0[0].IN1
reg_noise_sel_c0[1] => reg_noise_sel_c0[1].IN1
reg_volume_d0[0] => reg_volume_d0[0].IN1
reg_volume_d0[1] => reg_volume_d0[1].IN1
reg_volume_d0[2] => reg_volume_d0[2].IN1
reg_volume_d0[3] => reg_volume_d0[3].IN1
reg_enable_d0[0] => reg_enable_d0[0].IN1
reg_enable_d0[1] => reg_enable_d0[1].IN1
reg_noise_enable_d0 => reg_noise_enable_d0.IN1
reg_ar_d0[0] => reg_ar_d0[0].IN1
reg_ar_d0[1] => reg_ar_d0[1].IN1
reg_ar_d0[2] => reg_ar_d0[2].IN1
reg_ar_d0[3] => reg_ar_d0[3].IN1
reg_ar_d0[4] => reg_ar_d0[4].IN1
reg_ar_d0[5] => reg_ar_d0[5].IN1
reg_ar_d0[6] => reg_ar_d0[6].IN1
reg_ar_d0[7] => reg_ar_d0[7].IN1
reg_dr_d0[0] => reg_dr_d0[0].IN1
reg_dr_d0[1] => reg_dr_d0[1].IN1
reg_dr_d0[2] => reg_dr_d0[2].IN1
reg_dr_d0[3] => reg_dr_d0[3].IN1
reg_dr_d0[4] => reg_dr_d0[4].IN1
reg_dr_d0[5] => reg_dr_d0[5].IN1
reg_dr_d0[6] => reg_dr_d0[6].IN1
reg_dr_d0[7] => reg_dr_d0[7].IN1
reg_sr_d0[0] => reg_sr_d0[0].IN1
reg_sr_d0[1] => reg_sr_d0[1].IN1
reg_sr_d0[2] => reg_sr_d0[2].IN1
reg_sr_d0[3] => reg_sr_d0[3].IN1
reg_sr_d0[4] => reg_sr_d0[4].IN1
reg_sr_d0[5] => reg_sr_d0[5].IN1
reg_sr_d0[6] => reg_sr_d0[6].IN1
reg_sr_d0[7] => reg_sr_d0[7].IN1
reg_rr_d0[0] => reg_rr_d0[0].IN1
reg_rr_d0[1] => reg_rr_d0[1].IN1
reg_rr_d0[2] => reg_rr_d0[2].IN1
reg_rr_d0[3] => reg_rr_d0[3].IN1
reg_rr_d0[4] => reg_rr_d0[4].IN1
reg_rr_d0[5] => reg_rr_d0[5].IN1
reg_rr_d0[6] => reg_rr_d0[6].IN1
reg_rr_d0[7] => reg_rr_d0[7].IN1
reg_sl_d0[0] => reg_sl_d0[0].IN1
reg_sl_d0[1] => reg_sl_d0[1].IN1
reg_sl_d0[2] => reg_sl_d0[2].IN1
reg_sl_d0[3] => reg_sl_d0[3].IN1
reg_sl_d0[4] => reg_sl_d0[4].IN1
reg_sl_d0[5] => reg_sl_d0[5].IN1
reg_wave_length_d0[0] => reg_wave_length_d0[0].IN2
reg_wave_length_d0[1] => reg_wave_length_d0[1].IN2
reg_frequency_count_d0[0] => reg_frequency_count_d0[0].IN2
reg_frequency_count_d0[1] => reg_frequency_count_d0[1].IN2
reg_frequency_count_d0[2] => reg_frequency_count_d0[2].IN2
reg_frequency_count_d0[3] => reg_frequency_count_d0[3].IN2
reg_frequency_count_d0[4] => reg_frequency_count_d0[4].IN2
reg_frequency_count_d0[5] => reg_frequency_count_d0[5].IN2
reg_frequency_count_d0[6] => reg_frequency_count_d0[6].IN2
reg_frequency_count_d0[7] => reg_frequency_count_d0[7].IN2
reg_frequency_count_d0[8] => reg_frequency_count_d0[8].IN2
reg_frequency_count_d0[9] => reg_frequency_count_d0[9].IN2
reg_frequency_count_d0[10] => reg_frequency_count_d0[10].IN2
reg_frequency_count_d0[11] => reg_frequency_count_d0[11].IN2
reg_noise_sel_d0[0] => reg_noise_sel_d0[0].IN1
reg_noise_sel_d0[1] => reg_noise_sel_d0[1].IN1
reg_volume_e0[0] => reg_volume_e0[0].IN1
reg_volume_e0[1] => reg_volume_e0[1].IN1
reg_volume_e0[2] => reg_volume_e0[2].IN1
reg_volume_e0[3] => reg_volume_e0[3].IN1
reg_enable_e0[0] => reg_enable_e0[0].IN1
reg_enable_e0[1] => reg_enable_e0[1].IN1
reg_noise_enable_e0 => reg_noise_enable_e0.IN1
reg_ar_e0[0] => reg_ar_e0[0].IN1
reg_ar_e0[1] => reg_ar_e0[1].IN1
reg_ar_e0[2] => reg_ar_e0[2].IN1
reg_ar_e0[3] => reg_ar_e0[3].IN1
reg_ar_e0[4] => reg_ar_e0[4].IN1
reg_ar_e0[5] => reg_ar_e0[5].IN1
reg_ar_e0[6] => reg_ar_e0[6].IN1
reg_ar_e0[7] => reg_ar_e0[7].IN1
reg_dr_e0[0] => reg_dr_e0[0].IN1
reg_dr_e0[1] => reg_dr_e0[1].IN1
reg_dr_e0[2] => reg_dr_e0[2].IN1
reg_dr_e0[3] => reg_dr_e0[3].IN1
reg_dr_e0[4] => reg_dr_e0[4].IN1
reg_dr_e0[5] => reg_dr_e0[5].IN1
reg_dr_e0[6] => reg_dr_e0[6].IN1
reg_dr_e0[7] => reg_dr_e0[7].IN1
reg_sr_e0[0] => reg_sr_e0[0].IN1
reg_sr_e0[1] => reg_sr_e0[1].IN1
reg_sr_e0[2] => reg_sr_e0[2].IN1
reg_sr_e0[3] => reg_sr_e0[3].IN1
reg_sr_e0[4] => reg_sr_e0[4].IN1
reg_sr_e0[5] => reg_sr_e0[5].IN1
reg_sr_e0[6] => reg_sr_e0[6].IN1
reg_sr_e0[7] => reg_sr_e0[7].IN1
reg_rr_e0[0] => reg_rr_e0[0].IN1
reg_rr_e0[1] => reg_rr_e0[1].IN1
reg_rr_e0[2] => reg_rr_e0[2].IN1
reg_rr_e0[3] => reg_rr_e0[3].IN1
reg_rr_e0[4] => reg_rr_e0[4].IN1
reg_rr_e0[5] => reg_rr_e0[5].IN1
reg_rr_e0[6] => reg_rr_e0[6].IN1
reg_rr_e0[7] => reg_rr_e0[7].IN1
reg_sl_e0[0] => reg_sl_e0[0].IN1
reg_sl_e0[1] => reg_sl_e0[1].IN1
reg_sl_e0[2] => reg_sl_e0[2].IN1
reg_sl_e0[3] => reg_sl_e0[3].IN1
reg_sl_e0[4] => reg_sl_e0[4].IN1
reg_sl_e0[5] => reg_sl_e0[5].IN1
reg_wave_length_e0[0] => reg_wave_length_e0[0].IN2
reg_wave_length_e0[1] => reg_wave_length_e0[1].IN2
reg_frequency_count_e0[0] => reg_frequency_count_e0[0].IN2
reg_frequency_count_e0[1] => reg_frequency_count_e0[1].IN2
reg_frequency_count_e0[2] => reg_frequency_count_e0[2].IN2
reg_frequency_count_e0[3] => reg_frequency_count_e0[3].IN2
reg_frequency_count_e0[4] => reg_frequency_count_e0[4].IN2
reg_frequency_count_e0[5] => reg_frequency_count_e0[5].IN2
reg_frequency_count_e0[6] => reg_frequency_count_e0[6].IN2
reg_frequency_count_e0[7] => reg_frequency_count_e0[7].IN2
reg_frequency_count_e0[8] => reg_frequency_count_e0[8].IN2
reg_frequency_count_e0[9] => reg_frequency_count_e0[9].IN2
reg_frequency_count_e0[10] => reg_frequency_count_e0[10].IN2
reg_frequency_count_e0[11] => reg_frequency_count_e0[11].IN2
reg_noise_sel_e0[0] => reg_noise_sel_e0[0].IN1
reg_noise_sel_e0[1] => reg_noise_sel_e0[1].IN1
reg_volume_a1[0] => reg_volume_a1[0].IN1
reg_volume_a1[1] => reg_volume_a1[1].IN1
reg_volume_a1[2] => reg_volume_a1[2].IN1
reg_volume_a1[3] => reg_volume_a1[3].IN1
reg_enable_a1[0] => reg_enable_a1[0].IN1
reg_enable_a1[1] => reg_enable_a1[1].IN1
reg_noise_enable_a1 => reg_noise_enable_a1.IN1
reg_ar_a1[0] => reg_ar_a1[0].IN1
reg_ar_a1[1] => reg_ar_a1[1].IN1
reg_ar_a1[2] => reg_ar_a1[2].IN1
reg_ar_a1[3] => reg_ar_a1[3].IN1
reg_ar_a1[4] => reg_ar_a1[4].IN1
reg_ar_a1[5] => reg_ar_a1[5].IN1
reg_ar_a1[6] => reg_ar_a1[6].IN1
reg_ar_a1[7] => reg_ar_a1[7].IN1
reg_dr_a1[0] => reg_dr_a1[0].IN1
reg_dr_a1[1] => reg_dr_a1[1].IN1
reg_dr_a1[2] => reg_dr_a1[2].IN1
reg_dr_a1[3] => reg_dr_a1[3].IN1
reg_dr_a1[4] => reg_dr_a1[4].IN1
reg_dr_a1[5] => reg_dr_a1[5].IN1
reg_dr_a1[6] => reg_dr_a1[6].IN1
reg_dr_a1[7] => reg_dr_a1[7].IN1
reg_sr_a1[0] => reg_sr_a1[0].IN1
reg_sr_a1[1] => reg_sr_a1[1].IN1
reg_sr_a1[2] => reg_sr_a1[2].IN1
reg_sr_a1[3] => reg_sr_a1[3].IN1
reg_sr_a1[4] => reg_sr_a1[4].IN1
reg_sr_a1[5] => reg_sr_a1[5].IN1
reg_sr_a1[6] => reg_sr_a1[6].IN1
reg_sr_a1[7] => reg_sr_a1[7].IN1
reg_rr_a1[0] => reg_rr_a1[0].IN1
reg_rr_a1[1] => reg_rr_a1[1].IN1
reg_rr_a1[2] => reg_rr_a1[2].IN1
reg_rr_a1[3] => reg_rr_a1[3].IN1
reg_rr_a1[4] => reg_rr_a1[4].IN1
reg_rr_a1[5] => reg_rr_a1[5].IN1
reg_rr_a1[6] => reg_rr_a1[6].IN1
reg_rr_a1[7] => reg_rr_a1[7].IN1
reg_sl_a1[0] => reg_sl_a1[0].IN1
reg_sl_a1[1] => reg_sl_a1[1].IN1
reg_sl_a1[2] => reg_sl_a1[2].IN1
reg_sl_a1[3] => reg_sl_a1[3].IN1
reg_sl_a1[4] => reg_sl_a1[4].IN1
reg_sl_a1[5] => reg_sl_a1[5].IN1
reg_wave_length_a1[0] => reg_wave_length_a1[0].IN2
reg_wave_length_a1[1] => reg_wave_length_a1[1].IN2
reg_frequency_count_a1[0] => reg_frequency_count_a1[0].IN2
reg_frequency_count_a1[1] => reg_frequency_count_a1[1].IN2
reg_frequency_count_a1[2] => reg_frequency_count_a1[2].IN2
reg_frequency_count_a1[3] => reg_frequency_count_a1[3].IN2
reg_frequency_count_a1[4] => reg_frequency_count_a1[4].IN2
reg_frequency_count_a1[5] => reg_frequency_count_a1[5].IN2
reg_frequency_count_a1[6] => reg_frequency_count_a1[6].IN2
reg_frequency_count_a1[7] => reg_frequency_count_a1[7].IN2
reg_frequency_count_a1[8] => reg_frequency_count_a1[8].IN2
reg_frequency_count_a1[9] => reg_frequency_count_a1[9].IN2
reg_frequency_count_a1[10] => reg_frequency_count_a1[10].IN2
reg_frequency_count_a1[11] => reg_frequency_count_a1[11].IN2
reg_noise_sel_a1[0] => reg_noise_sel_a1[0].IN1
reg_noise_sel_a1[1] => reg_noise_sel_a1[1].IN1
reg_volume_b1[0] => reg_volume_b1[0].IN1
reg_volume_b1[1] => reg_volume_b1[1].IN1
reg_volume_b1[2] => reg_volume_b1[2].IN1
reg_volume_b1[3] => reg_volume_b1[3].IN1
reg_enable_b1[0] => reg_enable_b1[0].IN1
reg_enable_b1[1] => reg_enable_b1[1].IN1
reg_noise_enable_b1 => reg_noise_enable_b1.IN1
reg_ar_b1[0] => reg_ar_b1[0].IN1
reg_ar_b1[1] => reg_ar_b1[1].IN1
reg_ar_b1[2] => reg_ar_b1[2].IN1
reg_ar_b1[3] => reg_ar_b1[3].IN1
reg_ar_b1[4] => reg_ar_b1[4].IN1
reg_ar_b1[5] => reg_ar_b1[5].IN1
reg_ar_b1[6] => reg_ar_b1[6].IN1
reg_ar_b1[7] => reg_ar_b1[7].IN1
reg_dr_b1[0] => reg_dr_b1[0].IN1
reg_dr_b1[1] => reg_dr_b1[1].IN1
reg_dr_b1[2] => reg_dr_b1[2].IN1
reg_dr_b1[3] => reg_dr_b1[3].IN1
reg_dr_b1[4] => reg_dr_b1[4].IN1
reg_dr_b1[5] => reg_dr_b1[5].IN1
reg_dr_b1[6] => reg_dr_b1[6].IN1
reg_dr_b1[7] => reg_dr_b1[7].IN1
reg_sr_b1[0] => reg_sr_b1[0].IN1
reg_sr_b1[1] => reg_sr_b1[1].IN1
reg_sr_b1[2] => reg_sr_b1[2].IN1
reg_sr_b1[3] => reg_sr_b1[3].IN1
reg_sr_b1[4] => reg_sr_b1[4].IN1
reg_sr_b1[5] => reg_sr_b1[5].IN1
reg_sr_b1[6] => reg_sr_b1[6].IN1
reg_sr_b1[7] => reg_sr_b1[7].IN1
reg_rr_b1[0] => reg_rr_b1[0].IN1
reg_rr_b1[1] => reg_rr_b1[1].IN1
reg_rr_b1[2] => reg_rr_b1[2].IN1
reg_rr_b1[3] => reg_rr_b1[3].IN1
reg_rr_b1[4] => reg_rr_b1[4].IN1
reg_rr_b1[5] => reg_rr_b1[5].IN1
reg_rr_b1[6] => reg_rr_b1[6].IN1
reg_rr_b1[7] => reg_rr_b1[7].IN1
reg_sl_b1[0] => reg_sl_b1[0].IN1
reg_sl_b1[1] => reg_sl_b1[1].IN1
reg_sl_b1[2] => reg_sl_b1[2].IN1
reg_sl_b1[3] => reg_sl_b1[3].IN1
reg_sl_b1[4] => reg_sl_b1[4].IN1
reg_sl_b1[5] => reg_sl_b1[5].IN1
reg_wave_length_b1[0] => reg_wave_length_b1[0].IN2
reg_wave_length_b1[1] => reg_wave_length_b1[1].IN2
reg_frequency_count_b1[0] => reg_frequency_count_b1[0].IN2
reg_frequency_count_b1[1] => reg_frequency_count_b1[1].IN2
reg_frequency_count_b1[2] => reg_frequency_count_b1[2].IN2
reg_frequency_count_b1[3] => reg_frequency_count_b1[3].IN2
reg_frequency_count_b1[4] => reg_frequency_count_b1[4].IN2
reg_frequency_count_b1[5] => reg_frequency_count_b1[5].IN2
reg_frequency_count_b1[6] => reg_frequency_count_b1[6].IN2
reg_frequency_count_b1[7] => reg_frequency_count_b1[7].IN2
reg_frequency_count_b1[8] => reg_frequency_count_b1[8].IN2
reg_frequency_count_b1[9] => reg_frequency_count_b1[9].IN2
reg_frequency_count_b1[10] => reg_frequency_count_b1[10].IN2
reg_frequency_count_b1[11] => reg_frequency_count_b1[11].IN2
reg_noise_sel_b1[0] => reg_noise_sel_b1[0].IN1
reg_noise_sel_b1[1] => reg_noise_sel_b1[1].IN1
reg_volume_c1[0] => reg_volume_c1[0].IN1
reg_volume_c1[1] => reg_volume_c1[1].IN1
reg_volume_c1[2] => reg_volume_c1[2].IN1
reg_volume_c1[3] => reg_volume_c1[3].IN1
reg_enable_c1[0] => reg_enable_c1[0].IN1
reg_enable_c1[1] => reg_enable_c1[1].IN1
reg_noise_enable_c1 => reg_noise_enable_c1.IN1
reg_ar_c1[0] => reg_ar_c1[0].IN1
reg_ar_c1[1] => reg_ar_c1[1].IN1
reg_ar_c1[2] => reg_ar_c1[2].IN1
reg_ar_c1[3] => reg_ar_c1[3].IN1
reg_ar_c1[4] => reg_ar_c1[4].IN1
reg_ar_c1[5] => reg_ar_c1[5].IN1
reg_ar_c1[6] => reg_ar_c1[6].IN1
reg_ar_c1[7] => reg_ar_c1[7].IN1
reg_dr_c1[0] => reg_dr_c1[0].IN1
reg_dr_c1[1] => reg_dr_c1[1].IN1
reg_dr_c1[2] => reg_dr_c1[2].IN1
reg_dr_c1[3] => reg_dr_c1[3].IN1
reg_dr_c1[4] => reg_dr_c1[4].IN1
reg_dr_c1[5] => reg_dr_c1[5].IN1
reg_dr_c1[6] => reg_dr_c1[6].IN1
reg_dr_c1[7] => reg_dr_c1[7].IN1
reg_sr_c1[0] => reg_sr_c1[0].IN1
reg_sr_c1[1] => reg_sr_c1[1].IN1
reg_sr_c1[2] => reg_sr_c1[2].IN1
reg_sr_c1[3] => reg_sr_c1[3].IN1
reg_sr_c1[4] => reg_sr_c1[4].IN1
reg_sr_c1[5] => reg_sr_c1[5].IN1
reg_sr_c1[6] => reg_sr_c1[6].IN1
reg_sr_c1[7] => reg_sr_c1[7].IN1
reg_rr_c1[0] => reg_rr_c1[0].IN1
reg_rr_c1[1] => reg_rr_c1[1].IN1
reg_rr_c1[2] => reg_rr_c1[2].IN1
reg_rr_c1[3] => reg_rr_c1[3].IN1
reg_rr_c1[4] => reg_rr_c1[4].IN1
reg_rr_c1[5] => reg_rr_c1[5].IN1
reg_rr_c1[6] => reg_rr_c1[6].IN1
reg_rr_c1[7] => reg_rr_c1[7].IN1
reg_sl_c1[0] => reg_sl_c1[0].IN1
reg_sl_c1[1] => reg_sl_c1[1].IN1
reg_sl_c1[2] => reg_sl_c1[2].IN1
reg_sl_c1[3] => reg_sl_c1[3].IN1
reg_sl_c1[4] => reg_sl_c1[4].IN1
reg_sl_c1[5] => reg_sl_c1[5].IN1
reg_wave_length_c1[0] => reg_wave_length_c1[0].IN2
reg_wave_length_c1[1] => reg_wave_length_c1[1].IN2
reg_frequency_count_c1[0] => reg_frequency_count_c1[0].IN2
reg_frequency_count_c1[1] => reg_frequency_count_c1[1].IN2
reg_frequency_count_c1[2] => reg_frequency_count_c1[2].IN2
reg_frequency_count_c1[3] => reg_frequency_count_c1[3].IN2
reg_frequency_count_c1[4] => reg_frequency_count_c1[4].IN2
reg_frequency_count_c1[5] => reg_frequency_count_c1[5].IN2
reg_frequency_count_c1[6] => reg_frequency_count_c1[6].IN2
reg_frequency_count_c1[7] => reg_frequency_count_c1[7].IN2
reg_frequency_count_c1[8] => reg_frequency_count_c1[8].IN2
reg_frequency_count_c1[9] => reg_frequency_count_c1[9].IN2
reg_frequency_count_c1[10] => reg_frequency_count_c1[10].IN2
reg_frequency_count_c1[11] => reg_frequency_count_c1[11].IN2
reg_noise_sel_c1[0] => reg_noise_sel_c1[0].IN1
reg_noise_sel_c1[1] => reg_noise_sel_c1[1].IN1
reg_volume_d1[0] => reg_volume_d1[0].IN1
reg_volume_d1[1] => reg_volume_d1[1].IN1
reg_volume_d1[2] => reg_volume_d1[2].IN1
reg_volume_d1[3] => reg_volume_d1[3].IN1
reg_enable_d1[0] => reg_enable_d1[0].IN1
reg_enable_d1[1] => reg_enable_d1[1].IN1
reg_noise_enable_d1 => reg_noise_enable_d1.IN1
reg_ar_d1[0] => reg_ar_d1[0].IN1
reg_ar_d1[1] => reg_ar_d1[1].IN1
reg_ar_d1[2] => reg_ar_d1[2].IN1
reg_ar_d1[3] => reg_ar_d1[3].IN1
reg_ar_d1[4] => reg_ar_d1[4].IN1
reg_ar_d1[5] => reg_ar_d1[5].IN1
reg_ar_d1[6] => reg_ar_d1[6].IN1
reg_ar_d1[7] => reg_ar_d1[7].IN1
reg_dr_d1[0] => reg_dr_d1[0].IN1
reg_dr_d1[1] => reg_dr_d1[1].IN1
reg_dr_d1[2] => reg_dr_d1[2].IN1
reg_dr_d1[3] => reg_dr_d1[3].IN1
reg_dr_d1[4] => reg_dr_d1[4].IN1
reg_dr_d1[5] => reg_dr_d1[5].IN1
reg_dr_d1[6] => reg_dr_d1[6].IN1
reg_dr_d1[7] => reg_dr_d1[7].IN1
reg_sr_d1[0] => reg_sr_d1[0].IN1
reg_sr_d1[1] => reg_sr_d1[1].IN1
reg_sr_d1[2] => reg_sr_d1[2].IN1
reg_sr_d1[3] => reg_sr_d1[3].IN1
reg_sr_d1[4] => reg_sr_d1[4].IN1
reg_sr_d1[5] => reg_sr_d1[5].IN1
reg_sr_d1[6] => reg_sr_d1[6].IN1
reg_sr_d1[7] => reg_sr_d1[7].IN1
reg_rr_d1[0] => reg_rr_d1[0].IN1
reg_rr_d1[1] => reg_rr_d1[1].IN1
reg_rr_d1[2] => reg_rr_d1[2].IN1
reg_rr_d1[3] => reg_rr_d1[3].IN1
reg_rr_d1[4] => reg_rr_d1[4].IN1
reg_rr_d1[5] => reg_rr_d1[5].IN1
reg_rr_d1[6] => reg_rr_d1[6].IN1
reg_rr_d1[7] => reg_rr_d1[7].IN1
reg_sl_d1[0] => reg_sl_d1[0].IN1
reg_sl_d1[1] => reg_sl_d1[1].IN1
reg_sl_d1[2] => reg_sl_d1[2].IN1
reg_sl_d1[3] => reg_sl_d1[3].IN1
reg_sl_d1[4] => reg_sl_d1[4].IN1
reg_sl_d1[5] => reg_sl_d1[5].IN1
reg_wave_length_d1[0] => reg_wave_length_d1[0].IN2
reg_wave_length_d1[1] => reg_wave_length_d1[1].IN2
reg_frequency_count_d1[0] => reg_frequency_count_d1[0].IN2
reg_frequency_count_d1[1] => reg_frequency_count_d1[1].IN2
reg_frequency_count_d1[2] => reg_frequency_count_d1[2].IN2
reg_frequency_count_d1[3] => reg_frequency_count_d1[3].IN2
reg_frequency_count_d1[4] => reg_frequency_count_d1[4].IN2
reg_frequency_count_d1[5] => reg_frequency_count_d1[5].IN2
reg_frequency_count_d1[6] => reg_frequency_count_d1[6].IN2
reg_frequency_count_d1[7] => reg_frequency_count_d1[7].IN2
reg_frequency_count_d1[8] => reg_frequency_count_d1[8].IN2
reg_frequency_count_d1[9] => reg_frequency_count_d1[9].IN2
reg_frequency_count_d1[10] => reg_frequency_count_d1[10].IN2
reg_frequency_count_d1[11] => reg_frequency_count_d1[11].IN2
reg_noise_sel_d1[0] => reg_noise_sel_d1[0].IN1
reg_noise_sel_d1[1] => reg_noise_sel_d1[1].IN1
reg_volume_e1[0] => reg_volume_e1[0].IN1
reg_volume_e1[1] => reg_volume_e1[1].IN1
reg_volume_e1[2] => reg_volume_e1[2].IN1
reg_volume_e1[3] => reg_volume_e1[3].IN1
reg_enable_e1[0] => reg_enable_e1[0].IN1
reg_enable_e1[1] => reg_enable_e1[1].IN1
reg_noise_enable_e1 => reg_noise_enable_e1.IN1
reg_ar_e1[0] => reg_ar_e1[0].IN1
reg_ar_e1[1] => reg_ar_e1[1].IN1
reg_ar_e1[2] => reg_ar_e1[2].IN1
reg_ar_e1[3] => reg_ar_e1[3].IN1
reg_ar_e1[4] => reg_ar_e1[4].IN1
reg_ar_e1[5] => reg_ar_e1[5].IN1
reg_ar_e1[6] => reg_ar_e1[6].IN1
reg_ar_e1[7] => reg_ar_e1[7].IN1
reg_dr_e1[0] => reg_dr_e1[0].IN1
reg_dr_e1[1] => reg_dr_e1[1].IN1
reg_dr_e1[2] => reg_dr_e1[2].IN1
reg_dr_e1[3] => reg_dr_e1[3].IN1
reg_dr_e1[4] => reg_dr_e1[4].IN1
reg_dr_e1[5] => reg_dr_e1[5].IN1
reg_dr_e1[6] => reg_dr_e1[6].IN1
reg_dr_e1[7] => reg_dr_e1[7].IN1
reg_sr_e1[0] => reg_sr_e1[0].IN1
reg_sr_e1[1] => reg_sr_e1[1].IN1
reg_sr_e1[2] => reg_sr_e1[2].IN1
reg_sr_e1[3] => reg_sr_e1[3].IN1
reg_sr_e1[4] => reg_sr_e1[4].IN1
reg_sr_e1[5] => reg_sr_e1[5].IN1
reg_sr_e1[6] => reg_sr_e1[6].IN1
reg_sr_e1[7] => reg_sr_e1[7].IN1
reg_rr_e1[0] => reg_rr_e1[0].IN1
reg_rr_e1[1] => reg_rr_e1[1].IN1
reg_rr_e1[2] => reg_rr_e1[2].IN1
reg_rr_e1[3] => reg_rr_e1[3].IN1
reg_rr_e1[4] => reg_rr_e1[4].IN1
reg_rr_e1[5] => reg_rr_e1[5].IN1
reg_rr_e1[6] => reg_rr_e1[6].IN1
reg_rr_e1[7] => reg_rr_e1[7].IN1
reg_sl_e1[0] => reg_sl_e1[0].IN1
reg_sl_e1[1] => reg_sl_e1[1].IN1
reg_sl_e1[2] => reg_sl_e1[2].IN1
reg_sl_e1[3] => reg_sl_e1[3].IN1
reg_sl_e1[4] => reg_sl_e1[4].IN1
reg_sl_e1[5] => reg_sl_e1[5].IN1
reg_wave_length_e1[0] => reg_wave_length_e1[0].IN2
reg_wave_length_e1[1] => reg_wave_length_e1[1].IN2
reg_frequency_count_e1[0] => reg_frequency_count_e1[0].IN2
reg_frequency_count_e1[1] => reg_frequency_count_e1[1].IN2
reg_frequency_count_e1[2] => reg_frequency_count_e1[2].IN2
reg_frequency_count_e1[3] => reg_frequency_count_e1[3].IN2
reg_frequency_count_e1[4] => reg_frequency_count_e1[4].IN2
reg_frequency_count_e1[5] => reg_frequency_count_e1[5].IN2
reg_frequency_count_e1[6] => reg_frequency_count_e1[6].IN2
reg_frequency_count_e1[7] => reg_frequency_count_e1[7].IN2
reg_frequency_count_e1[8] => reg_frequency_count_e1[8].IN2
reg_frequency_count_e1[9] => reg_frequency_count_e1[9].IN2
reg_frequency_count_e1[10] => reg_frequency_count_e1[10].IN2
reg_frequency_count_e1[11] => reg_frequency_count_e1[11].IN2
reg_noise_sel_e1[0] => reg_noise_sel_e1[0].IN1
reg_noise_sel_e1[1] => reg_noise_sel_e1[1].IN1
reg_noise_frequency0[0] => reg_noise_frequency0[0].IN1
reg_noise_frequency0[1] => reg_noise_frequency0[1].IN1
reg_noise_frequency0[2] => reg_noise_frequency0[2].IN1
reg_noise_frequency0[3] => reg_noise_frequency0[3].IN1
reg_noise_frequency0[4] => reg_noise_frequency0[4].IN1
reg_noise_frequency1[0] => reg_noise_frequency1[0].IN1
reg_noise_frequency1[1] => reg_noise_frequency1[1].IN1
reg_noise_frequency1[2] => reg_noise_frequency1[2].IN1
reg_noise_frequency1[3] => reg_noise_frequency1[3].IN1
reg_noise_frequency1[4] => reg_noise_frequency1[4].IN1
reg_noise_frequency2[0] => reg_noise_frequency2[0].IN1
reg_noise_frequency2[1] => reg_noise_frequency2[1].IN1
reg_noise_frequency2[2] => reg_noise_frequency2[2].IN1
reg_noise_frequency2[3] => reg_noise_frequency2[3].IN1
reg_noise_frequency2[4] => reg_noise_frequency2[4].IN1
reg_noise_frequency3[0] => reg_noise_frequency3[0].IN1
reg_noise_frequency3[1] => reg_noise_frequency3[1].IN1
reg_noise_frequency3[2] => reg_noise_frequency3[2].IN1
reg_noise_frequency3[3] => reg_noise_frequency3[3].IN1
reg_noise_frequency3[4] => reg_noise_frequency3[4].IN1
reg_timer1_channel[0] => Equal0.IN2
reg_timer1_channel[1] => Equal0.IN1
reg_timer1_channel[2] => Equal0.IN0
reg_timer1_channel[3] => timer1_trigger.OUTPUTSELECT
reg_timer1_channel[3] => timer1_address.OUTPUTSELECT
reg_timer1_channel[3] => timer1_address.OUTPUTSELECT
timer1_trigger <= timer1_trigger.DB_MAX_OUTPUT_PORT_TYPE
timer1_address[0] <= timer1_address.DB_MAX_OUTPUT_PORT_TYPE
timer1_address[1] <= timer1_address.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[0] => Equal1.IN2
reg_timer2_channel[1] => Equal1.IN1
reg_timer2_channel[2] => Equal1.IN0
reg_timer2_channel[3] => timer2_trigger.OUTPUTSELECT
reg_timer2_channel[3] => timer2_address.OUTPUTSELECT
reg_timer2_channel[3] => timer2_address.OUTPUTSELECT
timer2_trigger <= timer2_trigger.DB_MAX_OUTPUT_PORT_TYPE
timer2_address[0] <= timer2_address.DB_MAX_OUTPUT_PORT_TYPE
timer2_address[1] <= timer2_address.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0
nreset => ff_level_e[0].ACLR
nreset => ff_level_e[1].ACLR
nreset => ff_level_e[2].ACLR
nreset => ff_level_e[3].ACLR
nreset => ff_level_e[4].ACLR
nreset => ff_level_e[5].ACLR
nreset => ff_level_e[6].ACLR
nreset => ff_counter_e[0].ACLR
nreset => ff_counter_e[1].ACLR
nreset => ff_counter_e[2].ACLR
nreset => ff_counter_e[3].ACLR
nreset => ff_counter_e[4].ACLR
nreset => ff_counter_e[5].ACLR
nreset => ff_counter_e[6].ACLR
nreset => ff_counter_e[7].ACLR
nreset => ff_counter_e[8].ACLR
nreset => ff_counter_e[9].ACLR
nreset => ff_counter_e[10].ACLR
nreset => ff_counter_e[11].ACLR
nreset => ff_counter_e[12].ACLR
nreset => ff_counter_e[13].ACLR
nreset => ff_counter_e[14].ACLR
nreset => ff_counter_e[15].ACLR
nreset => ff_counter_e[16].ACLR
nreset => ff_counter_e[17].ACLR
nreset => ff_counter_e[18].ACLR
nreset => ff_counter_e[19].ACLR
nreset => ff_state_e[0].ACLR
nreset => ff_state_e[1].ACLR
nreset => ff_state_e[2].ACLR
nreset => ff_level_d[0].ACLR
nreset => ff_level_d[1].ACLR
nreset => ff_level_d[2].ACLR
nreset => ff_level_d[3].ACLR
nreset => ff_level_d[4].ACLR
nreset => ff_level_d[5].ACLR
nreset => ff_level_d[6].ACLR
nreset => ff_counter_d[0].ACLR
nreset => ff_counter_d[1].ACLR
nreset => ff_counter_d[2].ACLR
nreset => ff_counter_d[3].ACLR
nreset => ff_counter_d[4].ACLR
nreset => ff_counter_d[5].ACLR
nreset => ff_counter_d[6].ACLR
nreset => ff_counter_d[7].ACLR
nreset => ff_counter_d[8].ACLR
nreset => ff_counter_d[9].ACLR
nreset => ff_counter_d[10].ACLR
nreset => ff_counter_d[11].ACLR
nreset => ff_counter_d[12].ACLR
nreset => ff_counter_d[13].ACLR
nreset => ff_counter_d[14].ACLR
nreset => ff_counter_d[15].ACLR
nreset => ff_counter_d[16].ACLR
nreset => ff_counter_d[17].ACLR
nreset => ff_counter_d[18].ACLR
nreset => ff_counter_d[19].ACLR
nreset => ff_state_d[0].ACLR
nreset => ff_state_d[1].ACLR
nreset => ff_state_d[2].ACLR
nreset => ff_level_c[0].ACLR
nreset => ff_level_c[1].ACLR
nreset => ff_level_c[2].ACLR
nreset => ff_level_c[3].ACLR
nreset => ff_level_c[4].ACLR
nreset => ff_level_c[5].ACLR
nreset => ff_level_c[6].ACLR
nreset => ff_counter_c[0].ACLR
nreset => ff_counter_c[1].ACLR
nreset => ff_counter_c[2].ACLR
nreset => ff_counter_c[3].ACLR
nreset => ff_counter_c[4].ACLR
nreset => ff_counter_c[5].ACLR
nreset => ff_counter_c[6].ACLR
nreset => ff_counter_c[7].ACLR
nreset => ff_counter_c[8].ACLR
nreset => ff_counter_c[9].ACLR
nreset => ff_counter_c[10].ACLR
nreset => ff_counter_c[11].ACLR
nreset => ff_counter_c[12].ACLR
nreset => ff_counter_c[13].ACLR
nreset => ff_counter_c[14].ACLR
nreset => ff_counter_c[15].ACLR
nreset => ff_counter_c[16].ACLR
nreset => ff_counter_c[17].ACLR
nreset => ff_counter_c[18].ACLR
nreset => ff_counter_c[19].ACLR
nreset => ff_state_c[0].ACLR
nreset => ff_state_c[1].ACLR
nreset => ff_state_c[2].ACLR
nreset => ff_level_b[0].ACLR
nreset => ff_level_b[1].ACLR
nreset => ff_level_b[2].ACLR
nreset => ff_level_b[3].ACLR
nreset => ff_level_b[4].ACLR
nreset => ff_level_b[5].ACLR
nreset => ff_level_b[6].ACLR
nreset => ff_counter_b[0].ACLR
nreset => ff_counter_b[1].ACLR
nreset => ff_counter_b[2].ACLR
nreset => ff_counter_b[3].ACLR
nreset => ff_counter_b[4].ACLR
nreset => ff_counter_b[5].ACLR
nreset => ff_counter_b[6].ACLR
nreset => ff_counter_b[7].ACLR
nreset => ff_counter_b[8].ACLR
nreset => ff_counter_b[9].ACLR
nreset => ff_counter_b[10].ACLR
nreset => ff_counter_b[11].ACLR
nreset => ff_counter_b[12].ACLR
nreset => ff_counter_b[13].ACLR
nreset => ff_counter_b[14].ACLR
nreset => ff_counter_b[15].ACLR
nreset => ff_counter_b[16].ACLR
nreset => ff_counter_b[17].ACLR
nreset => ff_counter_b[18].ACLR
nreset => ff_counter_b[19].ACLR
nreset => ff_state_b[0].ACLR
nreset => ff_state_b[1].ACLR
nreset => ff_state_b[2].ACLR
nreset => ff_level_a[0].ACLR
nreset => ff_level_a[1].ACLR
nreset => ff_level_a[2].ACLR
nreset => ff_level_a[3].ACLR
nreset => ff_level_a[4].ACLR
nreset => ff_level_a[5].ACLR
nreset => ff_level_a[6].ACLR
nreset => ff_counter_a[0].ACLR
nreset => ff_counter_a[1].ACLR
nreset => ff_counter_a[2].ACLR
nreset => ff_counter_a[3].ACLR
nreset => ff_counter_a[4].ACLR
nreset => ff_counter_a[5].ACLR
nreset => ff_counter_a[6].ACLR
nreset => ff_counter_a[7].ACLR
nreset => ff_counter_a[8].ACLR
nreset => ff_counter_a[9].ACLR
nreset => ff_counter_a[10].ACLR
nreset => ff_counter_a[11].ACLR
nreset => ff_counter_a[12].ACLR
nreset => ff_counter_a[13].ACLR
nreset => ff_counter_a[14].ACLR
nreset => ff_counter_a[15].ACLR
nreset => ff_counter_a[16].ACLR
nreset => ff_counter_a[17].ACLR
nreset => ff_counter_a[18].ACLR
nreset => ff_counter_a[19].ACLR
nreset => ff_state_a[0].ACLR
nreset => ff_state_a[1].ACLR
nreset => ff_state_a[2].ACLR
clk => ff_level_e[0].CLK
clk => ff_level_e[1].CLK
clk => ff_level_e[2].CLK
clk => ff_level_e[3].CLK
clk => ff_level_e[4].CLK
clk => ff_level_e[5].CLK
clk => ff_level_e[6].CLK
clk => ff_counter_e[0].CLK
clk => ff_counter_e[1].CLK
clk => ff_counter_e[2].CLK
clk => ff_counter_e[3].CLK
clk => ff_counter_e[4].CLK
clk => ff_counter_e[5].CLK
clk => ff_counter_e[6].CLK
clk => ff_counter_e[7].CLK
clk => ff_counter_e[8].CLK
clk => ff_counter_e[9].CLK
clk => ff_counter_e[10].CLK
clk => ff_counter_e[11].CLK
clk => ff_counter_e[12].CLK
clk => ff_counter_e[13].CLK
clk => ff_counter_e[14].CLK
clk => ff_counter_e[15].CLK
clk => ff_counter_e[16].CLK
clk => ff_counter_e[17].CLK
clk => ff_counter_e[18].CLK
clk => ff_counter_e[19].CLK
clk => ff_state_e[0].CLK
clk => ff_state_e[1].CLK
clk => ff_state_e[2].CLK
clk => ff_level_d[0].CLK
clk => ff_level_d[1].CLK
clk => ff_level_d[2].CLK
clk => ff_level_d[3].CLK
clk => ff_level_d[4].CLK
clk => ff_level_d[5].CLK
clk => ff_level_d[6].CLK
clk => ff_counter_d[0].CLK
clk => ff_counter_d[1].CLK
clk => ff_counter_d[2].CLK
clk => ff_counter_d[3].CLK
clk => ff_counter_d[4].CLK
clk => ff_counter_d[5].CLK
clk => ff_counter_d[6].CLK
clk => ff_counter_d[7].CLK
clk => ff_counter_d[8].CLK
clk => ff_counter_d[9].CLK
clk => ff_counter_d[10].CLK
clk => ff_counter_d[11].CLK
clk => ff_counter_d[12].CLK
clk => ff_counter_d[13].CLK
clk => ff_counter_d[14].CLK
clk => ff_counter_d[15].CLK
clk => ff_counter_d[16].CLK
clk => ff_counter_d[17].CLK
clk => ff_counter_d[18].CLK
clk => ff_counter_d[19].CLK
clk => ff_state_d[0].CLK
clk => ff_state_d[1].CLK
clk => ff_state_d[2].CLK
clk => ff_level_c[0].CLK
clk => ff_level_c[1].CLK
clk => ff_level_c[2].CLK
clk => ff_level_c[3].CLK
clk => ff_level_c[4].CLK
clk => ff_level_c[5].CLK
clk => ff_level_c[6].CLK
clk => ff_counter_c[0].CLK
clk => ff_counter_c[1].CLK
clk => ff_counter_c[2].CLK
clk => ff_counter_c[3].CLK
clk => ff_counter_c[4].CLK
clk => ff_counter_c[5].CLK
clk => ff_counter_c[6].CLK
clk => ff_counter_c[7].CLK
clk => ff_counter_c[8].CLK
clk => ff_counter_c[9].CLK
clk => ff_counter_c[10].CLK
clk => ff_counter_c[11].CLK
clk => ff_counter_c[12].CLK
clk => ff_counter_c[13].CLK
clk => ff_counter_c[14].CLK
clk => ff_counter_c[15].CLK
clk => ff_counter_c[16].CLK
clk => ff_counter_c[17].CLK
clk => ff_counter_c[18].CLK
clk => ff_counter_c[19].CLK
clk => ff_state_c[0].CLK
clk => ff_state_c[1].CLK
clk => ff_state_c[2].CLK
clk => ff_level_b[0].CLK
clk => ff_level_b[1].CLK
clk => ff_level_b[2].CLK
clk => ff_level_b[3].CLK
clk => ff_level_b[4].CLK
clk => ff_level_b[5].CLK
clk => ff_level_b[6].CLK
clk => ff_counter_b[0].CLK
clk => ff_counter_b[1].CLK
clk => ff_counter_b[2].CLK
clk => ff_counter_b[3].CLK
clk => ff_counter_b[4].CLK
clk => ff_counter_b[5].CLK
clk => ff_counter_b[6].CLK
clk => ff_counter_b[7].CLK
clk => ff_counter_b[8].CLK
clk => ff_counter_b[9].CLK
clk => ff_counter_b[10].CLK
clk => ff_counter_b[11].CLK
clk => ff_counter_b[12].CLK
clk => ff_counter_b[13].CLK
clk => ff_counter_b[14].CLK
clk => ff_counter_b[15].CLK
clk => ff_counter_b[16].CLK
clk => ff_counter_b[17].CLK
clk => ff_counter_b[18].CLK
clk => ff_counter_b[19].CLK
clk => ff_state_b[0].CLK
clk => ff_state_b[1].CLK
clk => ff_state_b[2].CLK
clk => ff_level_a[0].CLK
clk => ff_level_a[1].CLK
clk => ff_level_a[2].CLK
clk => ff_level_a[3].CLK
clk => ff_level_a[4].CLK
clk => ff_level_a[5].CLK
clk => ff_level_a[6].CLK
clk => ff_counter_a[0].CLK
clk => ff_counter_a[1].CLK
clk => ff_counter_a[2].CLK
clk => ff_counter_a[3].CLK
clk => ff_counter_a[4].CLK
clk => ff_counter_a[5].CLK
clk => ff_counter_a[6].CLK
clk => ff_counter_a[7].CLK
clk => ff_counter_a[8].CLK
clk => ff_counter_a[9].CLK
clk => ff_counter_a[10].CLK
clk => ff_counter_a[11].CLK
clk => ff_counter_a[12].CLK
clk => ff_counter_a[13].CLK
clk => ff_counter_a[14].CLK
clk => ff_counter_a[15].CLK
clk => ff_counter_a[16].CLK
clk => ff_counter_a[17].CLK
clk => ff_counter_a[18].CLK
clk => ff_counter_a[19].CLK
clk => ff_state_a[0].CLK
clk => ff_state_a[1].CLK
clk => ff_state_a[2].CLK
active[0] => active[0].IN11
active[1] => active[1].IN11
active[2] => active[2].IN11
envelope[0] <= w_level_in[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= w_level_in[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= w_level_in[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= w_level_in[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= w_level_in[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= w_level_in[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= w_level_in[6].DB_MAX_OUTPUT_PORT_TYPE
ch_a_key_on => ch_a_key_on.IN1
ch_a_key_release => ch_a_key_release.IN1
ch_a_key_off => ch_a_key_off.IN1
ch_b_key_on => ch_b_key_on.IN1
ch_b_key_release => ch_b_key_release.IN1
ch_b_key_off => ch_b_key_off.IN1
ch_c_key_on => ch_c_key_on.IN1
ch_c_key_release => ch_c_key_release.IN1
ch_c_key_off => ch_c_key_off.IN1
ch_d_key_on => ch_d_key_on.IN1
ch_d_key_release => ch_d_key_release.IN1
ch_d_key_off => ch_d_key_off.IN1
ch_e_key_on => ch_e_key_on.IN1
ch_e_key_release => ch_e_key_release.IN1
ch_e_key_off => ch_e_key_off.IN1
reg_ar_a[0] => reg_ar_a[0].IN1
reg_ar_a[1] => reg_ar_a[1].IN1
reg_ar_a[2] => reg_ar_a[2].IN1
reg_ar_a[3] => reg_ar_a[3].IN1
reg_ar_a[4] => reg_ar_a[4].IN1
reg_ar_a[5] => reg_ar_a[5].IN1
reg_ar_a[6] => reg_ar_a[6].IN1
reg_ar_a[7] => reg_ar_a[7].IN1
reg_dr_a[0] => reg_dr_a[0].IN1
reg_dr_a[1] => reg_dr_a[1].IN1
reg_dr_a[2] => reg_dr_a[2].IN1
reg_dr_a[3] => reg_dr_a[3].IN1
reg_dr_a[4] => reg_dr_a[4].IN1
reg_dr_a[5] => reg_dr_a[5].IN1
reg_dr_a[6] => reg_dr_a[6].IN1
reg_dr_a[7] => reg_dr_a[7].IN1
reg_sr_a[0] => reg_sr_a[0].IN1
reg_sr_a[1] => reg_sr_a[1].IN1
reg_sr_a[2] => reg_sr_a[2].IN1
reg_sr_a[3] => reg_sr_a[3].IN1
reg_sr_a[4] => reg_sr_a[4].IN1
reg_sr_a[5] => reg_sr_a[5].IN1
reg_sr_a[6] => reg_sr_a[6].IN1
reg_sr_a[7] => reg_sr_a[7].IN1
reg_rr_a[0] => reg_rr_a[0].IN1
reg_rr_a[1] => reg_rr_a[1].IN1
reg_rr_a[2] => reg_rr_a[2].IN1
reg_rr_a[3] => reg_rr_a[3].IN1
reg_rr_a[4] => reg_rr_a[4].IN1
reg_rr_a[5] => reg_rr_a[5].IN1
reg_rr_a[6] => reg_rr_a[6].IN1
reg_rr_a[7] => reg_rr_a[7].IN1
reg_sl_a[0] => reg_sl_a[0].IN1
reg_sl_a[1] => reg_sl_a[1].IN1
reg_sl_a[2] => reg_sl_a[2].IN1
reg_sl_a[3] => reg_sl_a[3].IN1
reg_sl_a[4] => reg_sl_a[4].IN1
reg_sl_a[5] => reg_sl_a[5].IN1
reg_wave_length_a[0] => ~NO_FANOUT~
reg_wave_length_a[1] => ~NO_FANOUT~
reg_frequency_count_a[0] => ~NO_FANOUT~
reg_frequency_count_a[1] => ~NO_FANOUT~
reg_frequency_count_a[2] => ~NO_FANOUT~
reg_frequency_count_a[3] => ~NO_FANOUT~
reg_frequency_count_a[4] => ~NO_FANOUT~
reg_frequency_count_a[5] => ~NO_FANOUT~
reg_frequency_count_a[6] => ~NO_FANOUT~
reg_frequency_count_a[7] => ~NO_FANOUT~
reg_frequency_count_a[8] => ~NO_FANOUT~
reg_frequency_count_a[9] => ~NO_FANOUT~
reg_frequency_count_a[10] => ~NO_FANOUT~
reg_frequency_count_a[11] => ~NO_FANOUT~
reg_ar_b[0] => reg_ar_b[0].IN1
reg_ar_b[1] => reg_ar_b[1].IN1
reg_ar_b[2] => reg_ar_b[2].IN1
reg_ar_b[3] => reg_ar_b[3].IN1
reg_ar_b[4] => reg_ar_b[4].IN1
reg_ar_b[5] => reg_ar_b[5].IN1
reg_ar_b[6] => reg_ar_b[6].IN1
reg_ar_b[7] => reg_ar_b[7].IN1
reg_dr_b[0] => reg_dr_b[0].IN1
reg_dr_b[1] => reg_dr_b[1].IN1
reg_dr_b[2] => reg_dr_b[2].IN1
reg_dr_b[3] => reg_dr_b[3].IN1
reg_dr_b[4] => reg_dr_b[4].IN1
reg_dr_b[5] => reg_dr_b[5].IN1
reg_dr_b[6] => reg_dr_b[6].IN1
reg_dr_b[7] => reg_dr_b[7].IN1
reg_sr_b[0] => reg_sr_b[0].IN1
reg_sr_b[1] => reg_sr_b[1].IN1
reg_sr_b[2] => reg_sr_b[2].IN1
reg_sr_b[3] => reg_sr_b[3].IN1
reg_sr_b[4] => reg_sr_b[4].IN1
reg_sr_b[5] => reg_sr_b[5].IN1
reg_sr_b[6] => reg_sr_b[6].IN1
reg_sr_b[7] => reg_sr_b[7].IN1
reg_rr_b[0] => reg_rr_b[0].IN1
reg_rr_b[1] => reg_rr_b[1].IN1
reg_rr_b[2] => reg_rr_b[2].IN1
reg_rr_b[3] => reg_rr_b[3].IN1
reg_rr_b[4] => reg_rr_b[4].IN1
reg_rr_b[5] => reg_rr_b[5].IN1
reg_rr_b[6] => reg_rr_b[6].IN1
reg_rr_b[7] => reg_rr_b[7].IN1
reg_sl_b[0] => reg_sl_b[0].IN1
reg_sl_b[1] => reg_sl_b[1].IN1
reg_sl_b[2] => reg_sl_b[2].IN1
reg_sl_b[3] => reg_sl_b[3].IN1
reg_sl_b[4] => reg_sl_b[4].IN1
reg_sl_b[5] => reg_sl_b[5].IN1
reg_wave_length_b[0] => ~NO_FANOUT~
reg_wave_length_b[1] => ~NO_FANOUT~
reg_frequency_count_b[0] => ~NO_FANOUT~
reg_frequency_count_b[1] => ~NO_FANOUT~
reg_frequency_count_b[2] => ~NO_FANOUT~
reg_frequency_count_b[3] => ~NO_FANOUT~
reg_frequency_count_b[4] => ~NO_FANOUT~
reg_frequency_count_b[5] => ~NO_FANOUT~
reg_frequency_count_b[6] => ~NO_FANOUT~
reg_frequency_count_b[7] => ~NO_FANOUT~
reg_frequency_count_b[8] => ~NO_FANOUT~
reg_frequency_count_b[9] => ~NO_FANOUT~
reg_frequency_count_b[10] => ~NO_FANOUT~
reg_frequency_count_b[11] => ~NO_FANOUT~
reg_ar_c[0] => reg_ar_c[0].IN1
reg_ar_c[1] => reg_ar_c[1].IN1
reg_ar_c[2] => reg_ar_c[2].IN1
reg_ar_c[3] => reg_ar_c[3].IN1
reg_ar_c[4] => reg_ar_c[4].IN1
reg_ar_c[5] => reg_ar_c[5].IN1
reg_ar_c[6] => reg_ar_c[6].IN1
reg_ar_c[7] => reg_ar_c[7].IN1
reg_dr_c[0] => reg_dr_c[0].IN1
reg_dr_c[1] => reg_dr_c[1].IN1
reg_dr_c[2] => reg_dr_c[2].IN1
reg_dr_c[3] => reg_dr_c[3].IN1
reg_dr_c[4] => reg_dr_c[4].IN1
reg_dr_c[5] => reg_dr_c[5].IN1
reg_dr_c[6] => reg_dr_c[6].IN1
reg_dr_c[7] => reg_dr_c[7].IN1
reg_sr_c[0] => reg_sr_c[0].IN1
reg_sr_c[1] => reg_sr_c[1].IN1
reg_sr_c[2] => reg_sr_c[2].IN1
reg_sr_c[3] => reg_sr_c[3].IN1
reg_sr_c[4] => reg_sr_c[4].IN1
reg_sr_c[5] => reg_sr_c[5].IN1
reg_sr_c[6] => reg_sr_c[6].IN1
reg_sr_c[7] => reg_sr_c[7].IN1
reg_rr_c[0] => reg_rr_c[0].IN1
reg_rr_c[1] => reg_rr_c[1].IN1
reg_rr_c[2] => reg_rr_c[2].IN1
reg_rr_c[3] => reg_rr_c[3].IN1
reg_rr_c[4] => reg_rr_c[4].IN1
reg_rr_c[5] => reg_rr_c[5].IN1
reg_rr_c[6] => reg_rr_c[6].IN1
reg_rr_c[7] => reg_rr_c[7].IN1
reg_sl_c[0] => reg_sl_c[0].IN1
reg_sl_c[1] => reg_sl_c[1].IN1
reg_sl_c[2] => reg_sl_c[2].IN1
reg_sl_c[3] => reg_sl_c[3].IN1
reg_sl_c[4] => reg_sl_c[4].IN1
reg_sl_c[5] => reg_sl_c[5].IN1
reg_wave_length_c[0] => ~NO_FANOUT~
reg_wave_length_c[1] => ~NO_FANOUT~
reg_frequency_count_c[0] => ~NO_FANOUT~
reg_frequency_count_c[1] => ~NO_FANOUT~
reg_frequency_count_c[2] => ~NO_FANOUT~
reg_frequency_count_c[3] => ~NO_FANOUT~
reg_frequency_count_c[4] => ~NO_FANOUT~
reg_frequency_count_c[5] => ~NO_FANOUT~
reg_frequency_count_c[6] => ~NO_FANOUT~
reg_frequency_count_c[7] => ~NO_FANOUT~
reg_frequency_count_c[8] => ~NO_FANOUT~
reg_frequency_count_c[9] => ~NO_FANOUT~
reg_frequency_count_c[10] => ~NO_FANOUT~
reg_frequency_count_c[11] => ~NO_FANOUT~
reg_ar_d[0] => reg_ar_d[0].IN1
reg_ar_d[1] => reg_ar_d[1].IN1
reg_ar_d[2] => reg_ar_d[2].IN1
reg_ar_d[3] => reg_ar_d[3].IN1
reg_ar_d[4] => reg_ar_d[4].IN1
reg_ar_d[5] => reg_ar_d[5].IN1
reg_ar_d[6] => reg_ar_d[6].IN1
reg_ar_d[7] => reg_ar_d[7].IN1
reg_dr_d[0] => reg_dr_d[0].IN1
reg_dr_d[1] => reg_dr_d[1].IN1
reg_dr_d[2] => reg_dr_d[2].IN1
reg_dr_d[3] => reg_dr_d[3].IN1
reg_dr_d[4] => reg_dr_d[4].IN1
reg_dr_d[5] => reg_dr_d[5].IN1
reg_dr_d[6] => reg_dr_d[6].IN1
reg_dr_d[7] => reg_dr_d[7].IN1
reg_sr_d[0] => reg_sr_d[0].IN1
reg_sr_d[1] => reg_sr_d[1].IN1
reg_sr_d[2] => reg_sr_d[2].IN1
reg_sr_d[3] => reg_sr_d[3].IN1
reg_sr_d[4] => reg_sr_d[4].IN1
reg_sr_d[5] => reg_sr_d[5].IN1
reg_sr_d[6] => reg_sr_d[6].IN1
reg_sr_d[7] => reg_sr_d[7].IN1
reg_rr_d[0] => reg_rr_d[0].IN1
reg_rr_d[1] => reg_rr_d[1].IN1
reg_rr_d[2] => reg_rr_d[2].IN1
reg_rr_d[3] => reg_rr_d[3].IN1
reg_rr_d[4] => reg_rr_d[4].IN1
reg_rr_d[5] => reg_rr_d[5].IN1
reg_rr_d[6] => reg_rr_d[6].IN1
reg_rr_d[7] => reg_rr_d[7].IN1
reg_sl_d[0] => reg_sl_d[0].IN1
reg_sl_d[1] => reg_sl_d[1].IN1
reg_sl_d[2] => reg_sl_d[2].IN1
reg_sl_d[3] => reg_sl_d[3].IN1
reg_sl_d[4] => reg_sl_d[4].IN1
reg_sl_d[5] => reg_sl_d[5].IN1
reg_wave_length_d[0] => ~NO_FANOUT~
reg_wave_length_d[1] => ~NO_FANOUT~
reg_frequency_count_d[0] => ~NO_FANOUT~
reg_frequency_count_d[1] => ~NO_FANOUT~
reg_frequency_count_d[2] => ~NO_FANOUT~
reg_frequency_count_d[3] => ~NO_FANOUT~
reg_frequency_count_d[4] => ~NO_FANOUT~
reg_frequency_count_d[5] => ~NO_FANOUT~
reg_frequency_count_d[6] => ~NO_FANOUT~
reg_frequency_count_d[7] => ~NO_FANOUT~
reg_frequency_count_d[8] => ~NO_FANOUT~
reg_frequency_count_d[9] => ~NO_FANOUT~
reg_frequency_count_d[10] => ~NO_FANOUT~
reg_frequency_count_d[11] => ~NO_FANOUT~
reg_ar_e[0] => reg_ar_e[0].IN1
reg_ar_e[1] => reg_ar_e[1].IN1
reg_ar_e[2] => reg_ar_e[2].IN1
reg_ar_e[3] => reg_ar_e[3].IN1
reg_ar_e[4] => reg_ar_e[4].IN1
reg_ar_e[5] => reg_ar_e[5].IN1
reg_ar_e[6] => reg_ar_e[6].IN1
reg_ar_e[7] => reg_ar_e[7].IN1
reg_dr_e[0] => reg_dr_e[0].IN1
reg_dr_e[1] => reg_dr_e[1].IN1
reg_dr_e[2] => reg_dr_e[2].IN1
reg_dr_e[3] => reg_dr_e[3].IN1
reg_dr_e[4] => reg_dr_e[4].IN1
reg_dr_e[5] => reg_dr_e[5].IN1
reg_dr_e[6] => reg_dr_e[6].IN1
reg_dr_e[7] => reg_dr_e[7].IN1
reg_sr_e[0] => reg_sr_e[0].IN1
reg_sr_e[1] => reg_sr_e[1].IN1
reg_sr_e[2] => reg_sr_e[2].IN1
reg_sr_e[3] => reg_sr_e[3].IN1
reg_sr_e[4] => reg_sr_e[4].IN1
reg_sr_e[5] => reg_sr_e[5].IN1
reg_sr_e[6] => reg_sr_e[6].IN1
reg_sr_e[7] => reg_sr_e[7].IN1
reg_rr_e[0] => reg_rr_e[0].IN1
reg_rr_e[1] => reg_rr_e[1].IN1
reg_rr_e[2] => reg_rr_e[2].IN1
reg_rr_e[3] => reg_rr_e[3].IN1
reg_rr_e[4] => reg_rr_e[4].IN1
reg_rr_e[5] => reg_rr_e[5].IN1
reg_rr_e[6] => reg_rr_e[6].IN1
reg_rr_e[7] => reg_rr_e[7].IN1
reg_sl_e[0] => reg_sl_e[0].IN1
reg_sl_e[1] => reg_sl_e[1].IN1
reg_sl_e[2] => reg_sl_e[2].IN1
reg_sl_e[3] => reg_sl_e[3].IN1
reg_sl_e[4] => reg_sl_e[4].IN1
reg_sl_e[5] => reg_sl_e[5].IN1
reg_wave_length_e[0] => ~NO_FANOUT~
reg_wave_length_e[1] => ~NO_FANOUT~
reg_frequency_count_e[0] => ~NO_FANOUT~
reg_frequency_count_e[1] => ~NO_FANOUT~
reg_frequency_count_e[2] => ~NO_FANOUT~
reg_frequency_count_e[3] => ~NO_FANOUT~
reg_frequency_count_e[4] => ~NO_FANOUT~
reg_frequency_count_e[5] => ~NO_FANOUT~
reg_frequency_count_e[6] => ~NO_FANOUT~
reg_frequency_count_e[7] => ~NO_FANOUT~
reg_frequency_count_e[8] => ~NO_FANOUT~
reg_frequency_count_e[9] => ~NO_FANOUT~
reg_frequency_count_e[10] => ~NO_FANOUT~
reg_frequency_count_e[11] => ~NO_FANOUT~


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_ar_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_dr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_rr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sl_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
result[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux5.IN5
reg_a[1] => Mux4.IN5
reg_a[2] => Mux3.IN5
reg_a[3] => Mux2.IN5
reg_a[4] => Mux1.IN5
reg_a[5] => Mux0.IN5
reg_b[0] => Mux5.IN6
reg_b[1] => Mux4.IN6
reg_b[2] => Mux3.IN6
reg_b[3] => Mux2.IN6
reg_b[4] => Mux1.IN6
reg_b[5] => Mux0.IN6
reg_c[0] => Mux5.IN7
reg_c[1] => Mux4.IN7
reg_c[2] => Mux3.IN7
reg_c[3] => Mux2.IN7
reg_c[4] => Mux1.IN7
reg_c[5] => Mux0.IN7
reg_d[0] => Mux5.IN8
reg_d[1] => Mux4.IN8
reg_d[2] => Mux3.IN8
reg_d[3] => Mux2.IN8
reg_d[4] => Mux1.IN8
reg_d[5] => Mux0.IN8
reg_e[0] => Mux5.IN9
reg_e[1] => Mux4.IN9
reg_e[2] => Mux3.IN9
reg_e[3] => Mux2.IN9
reg_e[4] => Mux1.IN9
reg_e[5] => Mux0.IN9
reg_f[0] => Mux5.IN10
reg_f[1] => Mux4.IN10
reg_f[2] => Mux3.IN10
reg_f[3] => Mux2.IN10
reg_f[4] => Mux1.IN10
reg_f[5] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_on_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_release_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_off_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_state_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
result[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux2.IN5
reg_a[1] => Mux1.IN5
reg_a[2] => Mux0.IN5
reg_b[0] => Mux2.IN6
reg_b[1] => Mux1.IN6
reg_b[2] => Mux0.IN6
reg_c[0] => Mux2.IN7
reg_c[1] => Mux1.IN7
reg_c[2] => Mux0.IN7
reg_d[0] => Mux2.IN8
reg_d[1] => Mux1.IN8
reg_d[2] => Mux0.IN8
reg_e[0] => Mux2.IN9
reg_e[1] => Mux1.IN9
reg_e[2] => Mux0.IN9
reg_f[0] => Mux2.IN10
reg_f[1] => Mux1.IN10
reg_f[2] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_counter_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[0] => Mux12.IN4
active[0] => Mux13.IN4
active[0] => Mux14.IN4
active[0] => Mux15.IN4
active[0] => Mux16.IN4
active[0] => Mux17.IN4
active[0] => Mux18.IN4
active[0] => Mux19.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[1] => Mux12.IN3
active[1] => Mux13.IN3
active[1] => Mux14.IN3
active[1] => Mux15.IN3
active[1] => Mux16.IN3
active[1] => Mux17.IN3
active[1] => Mux18.IN3
active[1] => Mux19.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
active[2] => Mux12.IN2
active[2] => Mux13.IN2
active[2] => Mux14.IN2
active[2] => Mux15.IN2
active[2] => Mux16.IN2
active[2] => Mux17.IN2
active[2] => Mux18.IN2
active[2] => Mux19.IN2
result[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux19.IN5
reg_a[1] => Mux18.IN5
reg_a[2] => Mux17.IN5
reg_a[3] => Mux16.IN5
reg_a[4] => Mux15.IN5
reg_a[5] => Mux14.IN5
reg_a[6] => Mux13.IN5
reg_a[7] => Mux12.IN5
reg_a[8] => Mux11.IN5
reg_a[9] => Mux10.IN5
reg_a[10] => Mux9.IN5
reg_a[11] => Mux8.IN5
reg_a[12] => Mux7.IN5
reg_a[13] => Mux6.IN5
reg_a[14] => Mux5.IN5
reg_a[15] => Mux4.IN5
reg_a[16] => Mux3.IN5
reg_a[17] => Mux2.IN5
reg_a[18] => Mux1.IN5
reg_a[19] => Mux0.IN5
reg_b[0] => Mux19.IN6
reg_b[1] => Mux18.IN6
reg_b[2] => Mux17.IN6
reg_b[3] => Mux16.IN6
reg_b[4] => Mux15.IN6
reg_b[5] => Mux14.IN6
reg_b[6] => Mux13.IN6
reg_b[7] => Mux12.IN6
reg_b[8] => Mux11.IN6
reg_b[9] => Mux10.IN6
reg_b[10] => Mux9.IN6
reg_b[11] => Mux8.IN6
reg_b[12] => Mux7.IN6
reg_b[13] => Mux6.IN6
reg_b[14] => Mux5.IN6
reg_b[15] => Mux4.IN6
reg_b[16] => Mux3.IN6
reg_b[17] => Mux2.IN6
reg_b[18] => Mux1.IN6
reg_b[19] => Mux0.IN6
reg_c[0] => Mux19.IN7
reg_c[1] => Mux18.IN7
reg_c[2] => Mux17.IN7
reg_c[3] => Mux16.IN7
reg_c[4] => Mux15.IN7
reg_c[5] => Mux14.IN7
reg_c[6] => Mux13.IN7
reg_c[7] => Mux12.IN7
reg_c[8] => Mux11.IN7
reg_c[9] => Mux10.IN7
reg_c[10] => Mux9.IN7
reg_c[11] => Mux8.IN7
reg_c[12] => Mux7.IN7
reg_c[13] => Mux6.IN7
reg_c[14] => Mux5.IN7
reg_c[15] => Mux4.IN7
reg_c[16] => Mux3.IN7
reg_c[17] => Mux2.IN7
reg_c[18] => Mux1.IN7
reg_c[19] => Mux0.IN7
reg_d[0] => Mux19.IN8
reg_d[1] => Mux18.IN8
reg_d[2] => Mux17.IN8
reg_d[3] => Mux16.IN8
reg_d[4] => Mux15.IN8
reg_d[5] => Mux14.IN8
reg_d[6] => Mux13.IN8
reg_d[7] => Mux12.IN8
reg_d[8] => Mux11.IN8
reg_d[9] => Mux10.IN8
reg_d[10] => Mux9.IN8
reg_d[11] => Mux8.IN8
reg_d[12] => Mux7.IN8
reg_d[13] => Mux6.IN8
reg_d[14] => Mux5.IN8
reg_d[15] => Mux4.IN8
reg_d[16] => Mux3.IN8
reg_d[17] => Mux2.IN8
reg_d[18] => Mux1.IN8
reg_d[19] => Mux0.IN8
reg_e[0] => Mux19.IN9
reg_e[1] => Mux18.IN9
reg_e[2] => Mux17.IN9
reg_e[3] => Mux16.IN9
reg_e[4] => Mux15.IN9
reg_e[5] => Mux14.IN9
reg_e[6] => Mux13.IN9
reg_e[7] => Mux12.IN9
reg_e[8] => Mux11.IN9
reg_e[9] => Mux10.IN9
reg_e[10] => Mux9.IN9
reg_e[11] => Mux8.IN9
reg_e[12] => Mux7.IN9
reg_e[13] => Mux6.IN9
reg_e[14] => Mux5.IN9
reg_e[15] => Mux4.IN9
reg_e[16] => Mux3.IN9
reg_e[17] => Mux2.IN9
reg_e[18] => Mux1.IN9
reg_e[19] => Mux0.IN9
reg_f[0] => Mux19.IN10
reg_f[1] => Mux18.IN10
reg_f[2] => Mux17.IN10
reg_f[3] => Mux16.IN10
reg_f[4] => Mux15.IN10
reg_f[5] => Mux14.IN10
reg_f[6] => Mux13.IN10
reg_f[7] => Mux12.IN10
reg_f[8] => Mux11.IN10
reg_f[9] => Mux10.IN10
reg_f[10] => Mux9.IN10
reg_f[11] => Mux8.IN10
reg_f[12] => Mux7.IN10
reg_f[13] => Mux6.IN10
reg_f[14] => Mux5.IN10
reg_f[15] => Mux4.IN10
reg_f[16] => Mux3.IN10
reg_f[17] => Mux2.IN10
reg_f[18] => Mux1.IN10
reg_f[19] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_level_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
result[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux6.IN5
reg_a[1] => Mux5.IN5
reg_a[2] => Mux4.IN5
reg_a[3] => Mux3.IN5
reg_a[4] => Mux2.IN5
reg_a[5] => Mux1.IN5
reg_a[6] => Mux0.IN5
reg_b[0] => Mux6.IN6
reg_b[1] => Mux5.IN6
reg_b[2] => Mux4.IN6
reg_b[3] => Mux3.IN6
reg_b[4] => Mux2.IN6
reg_b[5] => Mux1.IN6
reg_b[6] => Mux0.IN6
reg_c[0] => Mux6.IN7
reg_c[1] => Mux5.IN7
reg_c[2] => Mux4.IN7
reg_c[3] => Mux3.IN7
reg_c[4] => Mux2.IN7
reg_c[5] => Mux1.IN7
reg_c[6] => Mux0.IN7
reg_d[0] => Mux6.IN8
reg_d[1] => Mux5.IN8
reg_d[2] => Mux4.IN8
reg_d[3] => Mux3.IN8
reg_d[4] => Mux2.IN8
reg_d[5] => Mux1.IN8
reg_d[6] => Mux0.IN8
reg_e[0] => Mux6.IN9
reg_e[1] => Mux5.IN9
reg_e[2] => Mux4.IN9
reg_e[3] => Mux3.IN9
reg_e[4] => Mux2.IN9
reg_e[5] => Mux1.IN9
reg_e[6] => Mux0.IN9
reg_f[0] => Mux6.IN10
reg_f[1] => Mux5.IN10
reg_f[2] => Mux4.IN10
reg_f[3] => Mux3.IN10
reg_f[4] => Mux2.IN10
reg_f[5] => Mux1.IN10
reg_f[6] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_adsr_envelope_generator:u_adsr_envelope_generator
key_on => func_state.OUTPUTSELECT
key_on => func_state.OUTPUTSELECT
key_on => func_state.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => counter_out.IN1
key_release => func_state.OUTPUTSELECT
key_release => func_state.OUTPUTSELECT
key_release => func_state.OUTPUTSELECT
key_off => w_note_end.IN1
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
reg_ar[0] => Mux7.IN4
reg_ar[0] => Equal1.IN7
reg_ar[1] => Mux6.IN4
reg_ar[1] => Equal1.IN6
reg_ar[2] => Mux5.IN4
reg_ar[2] => Equal1.IN5
reg_ar[3] => Mux4.IN4
reg_ar[3] => Equal1.IN4
reg_ar[4] => Mux3.IN4
reg_ar[4] => Equal1.IN3
reg_ar[5] => Mux2.IN4
reg_ar[5] => Equal1.IN2
reg_ar[6] => Mux1.IN4
reg_ar[6] => Equal1.IN1
reg_ar[7] => Mux0.IN4
reg_ar[7] => Equal1.IN0
reg_dr[0] => Mux7.IN5
reg_dr[1] => Mux6.IN5
reg_dr[2] => Mux5.IN5
reg_dr[3] => Mux4.IN5
reg_dr[4] => Mux3.IN5
reg_dr[5] => Mux2.IN5
reg_dr[6] => Mux1.IN5
reg_dr[7] => Mux0.IN5
reg_sr[0] => Mux7.IN6
reg_sr[1] => Mux6.IN6
reg_sr[2] => Mux5.IN6
reg_sr[3] => Mux4.IN6
reg_sr[4] => Mux3.IN6
reg_sr[5] => Mux2.IN6
reg_sr[6] => Mux1.IN6
reg_sr[7] => Mux0.IN6
reg_rr[0] => Mux7.IN7
reg_rr[1] => Mux6.IN7
reg_rr[2] => Mux5.IN7
reg_rr[3] => Mux4.IN7
reg_rr[4] => Mux3.IN7
reg_rr[5] => Mux2.IN7
reg_rr[6] => Mux1.IN7
reg_rr[7] => Mux0.IN7
reg_sl[0] => Equal6.IN6
reg_sl[1] => Equal6.IN5
reg_sl[2] => Equal6.IN4
reg_sl[3] => Equal6.IN3
reg_sl[4] => Equal6.IN2
reg_sl[5] => Equal6.IN1
counter_in[0] => Add1.IN40
counter_in[0] => Equal2.IN19
counter_in[1] => Add1.IN39
counter_in[1] => Equal2.IN18
counter_in[2] => Add1.IN38
counter_in[2] => Equal2.IN17
counter_in[3] => Add1.IN37
counter_in[3] => Equal2.IN16
counter_in[4] => Add1.IN36
counter_in[4] => Equal2.IN15
counter_in[5] => Add1.IN35
counter_in[5] => Equal2.IN14
counter_in[6] => Add1.IN34
counter_in[6] => Equal2.IN13
counter_in[7] => Add1.IN33
counter_in[7] => Equal2.IN12
counter_in[8] => Add1.IN32
counter_in[8] => Equal2.IN11
counter_in[9] => Add1.IN31
counter_in[9] => Equal2.IN10
counter_in[10] => Add1.IN30
counter_in[10] => Equal2.IN9
counter_in[11] => Add1.IN29
counter_in[11] => Equal2.IN8
counter_in[12] => Add1.IN28
counter_in[12] => Equal2.IN7
counter_in[13] => Add1.IN27
counter_in[13] => Equal2.IN6
counter_in[14] => Add1.IN26
counter_in[14] => Equal2.IN5
counter_in[15] => Add1.IN25
counter_in[15] => Equal2.IN4
counter_in[16] => Add1.IN24
counter_in[16] => Equal2.IN3
counter_in[17] => Add1.IN23
counter_in[17] => Equal2.IN2
counter_in[18] => Add1.IN22
counter_in[18] => Equal2.IN1
counter_in[19] => Add1.IN21
counter_in[19] => Equal2.IN0
counter_out[0] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[16] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[17] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[18] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[19] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
state_in[0] => func_state.DATAA
state_in[0] => Equal5.IN0
state_in[0] => Equal7.IN2
state_in[1] => func_state.DATAA
state_in[1] => Equal5.IN2
state_in[1] => Equal7.IN0
state_in[2] => func_state.DATAA
state_in[2] => Equal5.IN1
state_in[2] => Equal7.IN1
state_out[0] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
level_in[0] => Add0.IN7
level_in[0] => Equal6.IN13
level_in[0] => func_level.DATAA
level_in[0] => Equal3.IN6
level_in[0] => Equal4.IN6
level_in[1] => Add0.IN6
level_in[1] => Equal6.IN12
level_in[1] => func_level.DATAA
level_in[1] => Equal3.IN5
level_in[1] => Equal4.IN5
level_in[2] => Add0.IN5
level_in[2] => Equal6.IN11
level_in[2] => func_level.DATAA
level_in[2] => Equal3.IN4
level_in[2] => Equal4.IN4
level_in[3] => Add0.IN4
level_in[3] => Equal6.IN10
level_in[3] => func_level.DATAA
level_in[3] => Equal3.IN3
level_in[3] => Equal4.IN3
level_in[4] => Add0.IN3
level_in[4] => Equal6.IN9
level_in[4] => func_level.DATAA
level_in[4] => Equal3.IN2
level_in[4] => Equal4.IN2
level_in[5] => Add0.IN2
level_in[5] => Equal6.IN8
level_in[5] => func_level.DATAA
level_in[5] => Equal3.IN1
level_in[5] => Equal4.IN1
level_in[6] => Add0.IN1
level_in[6] => func_level.DATAA
level_in[6] => Equal3.IN0
level_in[6] => Equal4.IN0
level_in[6] => Equal6.IN0
level_out[0] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[1] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[2] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[3] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[4] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[5] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[6] <= func_level.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1
nreset => ff_level_e[0].ACLR
nreset => ff_level_e[1].ACLR
nreset => ff_level_e[2].ACLR
nreset => ff_level_e[3].ACLR
nreset => ff_level_e[4].ACLR
nreset => ff_level_e[5].ACLR
nreset => ff_level_e[6].ACLR
nreset => ff_counter_e[0].ACLR
nreset => ff_counter_e[1].ACLR
nreset => ff_counter_e[2].ACLR
nreset => ff_counter_e[3].ACLR
nreset => ff_counter_e[4].ACLR
nreset => ff_counter_e[5].ACLR
nreset => ff_counter_e[6].ACLR
nreset => ff_counter_e[7].ACLR
nreset => ff_counter_e[8].ACLR
nreset => ff_counter_e[9].ACLR
nreset => ff_counter_e[10].ACLR
nreset => ff_counter_e[11].ACLR
nreset => ff_counter_e[12].ACLR
nreset => ff_counter_e[13].ACLR
nreset => ff_counter_e[14].ACLR
nreset => ff_counter_e[15].ACLR
nreset => ff_counter_e[16].ACLR
nreset => ff_counter_e[17].ACLR
nreset => ff_counter_e[18].ACLR
nreset => ff_counter_e[19].ACLR
nreset => ff_state_e[0].ACLR
nreset => ff_state_e[1].ACLR
nreset => ff_state_e[2].ACLR
nreset => ff_level_d[0].ACLR
nreset => ff_level_d[1].ACLR
nreset => ff_level_d[2].ACLR
nreset => ff_level_d[3].ACLR
nreset => ff_level_d[4].ACLR
nreset => ff_level_d[5].ACLR
nreset => ff_level_d[6].ACLR
nreset => ff_counter_d[0].ACLR
nreset => ff_counter_d[1].ACLR
nreset => ff_counter_d[2].ACLR
nreset => ff_counter_d[3].ACLR
nreset => ff_counter_d[4].ACLR
nreset => ff_counter_d[5].ACLR
nreset => ff_counter_d[6].ACLR
nreset => ff_counter_d[7].ACLR
nreset => ff_counter_d[8].ACLR
nreset => ff_counter_d[9].ACLR
nreset => ff_counter_d[10].ACLR
nreset => ff_counter_d[11].ACLR
nreset => ff_counter_d[12].ACLR
nreset => ff_counter_d[13].ACLR
nreset => ff_counter_d[14].ACLR
nreset => ff_counter_d[15].ACLR
nreset => ff_counter_d[16].ACLR
nreset => ff_counter_d[17].ACLR
nreset => ff_counter_d[18].ACLR
nreset => ff_counter_d[19].ACLR
nreset => ff_state_d[0].ACLR
nreset => ff_state_d[1].ACLR
nreset => ff_state_d[2].ACLR
nreset => ff_level_c[0].ACLR
nreset => ff_level_c[1].ACLR
nreset => ff_level_c[2].ACLR
nreset => ff_level_c[3].ACLR
nreset => ff_level_c[4].ACLR
nreset => ff_level_c[5].ACLR
nreset => ff_level_c[6].ACLR
nreset => ff_counter_c[0].ACLR
nreset => ff_counter_c[1].ACLR
nreset => ff_counter_c[2].ACLR
nreset => ff_counter_c[3].ACLR
nreset => ff_counter_c[4].ACLR
nreset => ff_counter_c[5].ACLR
nreset => ff_counter_c[6].ACLR
nreset => ff_counter_c[7].ACLR
nreset => ff_counter_c[8].ACLR
nreset => ff_counter_c[9].ACLR
nreset => ff_counter_c[10].ACLR
nreset => ff_counter_c[11].ACLR
nreset => ff_counter_c[12].ACLR
nreset => ff_counter_c[13].ACLR
nreset => ff_counter_c[14].ACLR
nreset => ff_counter_c[15].ACLR
nreset => ff_counter_c[16].ACLR
nreset => ff_counter_c[17].ACLR
nreset => ff_counter_c[18].ACLR
nreset => ff_counter_c[19].ACLR
nreset => ff_state_c[0].ACLR
nreset => ff_state_c[1].ACLR
nreset => ff_state_c[2].ACLR
nreset => ff_level_b[0].ACLR
nreset => ff_level_b[1].ACLR
nreset => ff_level_b[2].ACLR
nreset => ff_level_b[3].ACLR
nreset => ff_level_b[4].ACLR
nreset => ff_level_b[5].ACLR
nreset => ff_level_b[6].ACLR
nreset => ff_counter_b[0].ACLR
nreset => ff_counter_b[1].ACLR
nreset => ff_counter_b[2].ACLR
nreset => ff_counter_b[3].ACLR
nreset => ff_counter_b[4].ACLR
nreset => ff_counter_b[5].ACLR
nreset => ff_counter_b[6].ACLR
nreset => ff_counter_b[7].ACLR
nreset => ff_counter_b[8].ACLR
nreset => ff_counter_b[9].ACLR
nreset => ff_counter_b[10].ACLR
nreset => ff_counter_b[11].ACLR
nreset => ff_counter_b[12].ACLR
nreset => ff_counter_b[13].ACLR
nreset => ff_counter_b[14].ACLR
nreset => ff_counter_b[15].ACLR
nreset => ff_counter_b[16].ACLR
nreset => ff_counter_b[17].ACLR
nreset => ff_counter_b[18].ACLR
nreset => ff_counter_b[19].ACLR
nreset => ff_state_b[0].ACLR
nreset => ff_state_b[1].ACLR
nreset => ff_state_b[2].ACLR
nreset => ff_level_a[0].ACLR
nreset => ff_level_a[1].ACLR
nreset => ff_level_a[2].ACLR
nreset => ff_level_a[3].ACLR
nreset => ff_level_a[4].ACLR
nreset => ff_level_a[5].ACLR
nreset => ff_level_a[6].ACLR
nreset => ff_counter_a[0].ACLR
nreset => ff_counter_a[1].ACLR
nreset => ff_counter_a[2].ACLR
nreset => ff_counter_a[3].ACLR
nreset => ff_counter_a[4].ACLR
nreset => ff_counter_a[5].ACLR
nreset => ff_counter_a[6].ACLR
nreset => ff_counter_a[7].ACLR
nreset => ff_counter_a[8].ACLR
nreset => ff_counter_a[9].ACLR
nreset => ff_counter_a[10].ACLR
nreset => ff_counter_a[11].ACLR
nreset => ff_counter_a[12].ACLR
nreset => ff_counter_a[13].ACLR
nreset => ff_counter_a[14].ACLR
nreset => ff_counter_a[15].ACLR
nreset => ff_counter_a[16].ACLR
nreset => ff_counter_a[17].ACLR
nreset => ff_counter_a[18].ACLR
nreset => ff_counter_a[19].ACLR
nreset => ff_state_a[0].ACLR
nreset => ff_state_a[1].ACLR
nreset => ff_state_a[2].ACLR
clk => ff_level_e[0].CLK
clk => ff_level_e[1].CLK
clk => ff_level_e[2].CLK
clk => ff_level_e[3].CLK
clk => ff_level_e[4].CLK
clk => ff_level_e[5].CLK
clk => ff_level_e[6].CLK
clk => ff_counter_e[0].CLK
clk => ff_counter_e[1].CLK
clk => ff_counter_e[2].CLK
clk => ff_counter_e[3].CLK
clk => ff_counter_e[4].CLK
clk => ff_counter_e[5].CLK
clk => ff_counter_e[6].CLK
clk => ff_counter_e[7].CLK
clk => ff_counter_e[8].CLK
clk => ff_counter_e[9].CLK
clk => ff_counter_e[10].CLK
clk => ff_counter_e[11].CLK
clk => ff_counter_e[12].CLK
clk => ff_counter_e[13].CLK
clk => ff_counter_e[14].CLK
clk => ff_counter_e[15].CLK
clk => ff_counter_e[16].CLK
clk => ff_counter_e[17].CLK
clk => ff_counter_e[18].CLK
clk => ff_counter_e[19].CLK
clk => ff_state_e[0].CLK
clk => ff_state_e[1].CLK
clk => ff_state_e[2].CLK
clk => ff_level_d[0].CLK
clk => ff_level_d[1].CLK
clk => ff_level_d[2].CLK
clk => ff_level_d[3].CLK
clk => ff_level_d[4].CLK
clk => ff_level_d[5].CLK
clk => ff_level_d[6].CLK
clk => ff_counter_d[0].CLK
clk => ff_counter_d[1].CLK
clk => ff_counter_d[2].CLK
clk => ff_counter_d[3].CLK
clk => ff_counter_d[4].CLK
clk => ff_counter_d[5].CLK
clk => ff_counter_d[6].CLK
clk => ff_counter_d[7].CLK
clk => ff_counter_d[8].CLK
clk => ff_counter_d[9].CLK
clk => ff_counter_d[10].CLK
clk => ff_counter_d[11].CLK
clk => ff_counter_d[12].CLK
clk => ff_counter_d[13].CLK
clk => ff_counter_d[14].CLK
clk => ff_counter_d[15].CLK
clk => ff_counter_d[16].CLK
clk => ff_counter_d[17].CLK
clk => ff_counter_d[18].CLK
clk => ff_counter_d[19].CLK
clk => ff_state_d[0].CLK
clk => ff_state_d[1].CLK
clk => ff_state_d[2].CLK
clk => ff_level_c[0].CLK
clk => ff_level_c[1].CLK
clk => ff_level_c[2].CLK
clk => ff_level_c[3].CLK
clk => ff_level_c[4].CLK
clk => ff_level_c[5].CLK
clk => ff_level_c[6].CLK
clk => ff_counter_c[0].CLK
clk => ff_counter_c[1].CLK
clk => ff_counter_c[2].CLK
clk => ff_counter_c[3].CLK
clk => ff_counter_c[4].CLK
clk => ff_counter_c[5].CLK
clk => ff_counter_c[6].CLK
clk => ff_counter_c[7].CLK
clk => ff_counter_c[8].CLK
clk => ff_counter_c[9].CLK
clk => ff_counter_c[10].CLK
clk => ff_counter_c[11].CLK
clk => ff_counter_c[12].CLK
clk => ff_counter_c[13].CLK
clk => ff_counter_c[14].CLK
clk => ff_counter_c[15].CLK
clk => ff_counter_c[16].CLK
clk => ff_counter_c[17].CLK
clk => ff_counter_c[18].CLK
clk => ff_counter_c[19].CLK
clk => ff_state_c[0].CLK
clk => ff_state_c[1].CLK
clk => ff_state_c[2].CLK
clk => ff_level_b[0].CLK
clk => ff_level_b[1].CLK
clk => ff_level_b[2].CLK
clk => ff_level_b[3].CLK
clk => ff_level_b[4].CLK
clk => ff_level_b[5].CLK
clk => ff_level_b[6].CLK
clk => ff_counter_b[0].CLK
clk => ff_counter_b[1].CLK
clk => ff_counter_b[2].CLK
clk => ff_counter_b[3].CLK
clk => ff_counter_b[4].CLK
clk => ff_counter_b[5].CLK
clk => ff_counter_b[6].CLK
clk => ff_counter_b[7].CLK
clk => ff_counter_b[8].CLK
clk => ff_counter_b[9].CLK
clk => ff_counter_b[10].CLK
clk => ff_counter_b[11].CLK
clk => ff_counter_b[12].CLK
clk => ff_counter_b[13].CLK
clk => ff_counter_b[14].CLK
clk => ff_counter_b[15].CLK
clk => ff_counter_b[16].CLK
clk => ff_counter_b[17].CLK
clk => ff_counter_b[18].CLK
clk => ff_counter_b[19].CLK
clk => ff_state_b[0].CLK
clk => ff_state_b[1].CLK
clk => ff_state_b[2].CLK
clk => ff_level_a[0].CLK
clk => ff_level_a[1].CLK
clk => ff_level_a[2].CLK
clk => ff_level_a[3].CLK
clk => ff_level_a[4].CLK
clk => ff_level_a[5].CLK
clk => ff_level_a[6].CLK
clk => ff_counter_a[0].CLK
clk => ff_counter_a[1].CLK
clk => ff_counter_a[2].CLK
clk => ff_counter_a[3].CLK
clk => ff_counter_a[4].CLK
clk => ff_counter_a[5].CLK
clk => ff_counter_a[6].CLK
clk => ff_counter_a[7].CLK
clk => ff_counter_a[8].CLK
clk => ff_counter_a[9].CLK
clk => ff_counter_a[10].CLK
clk => ff_counter_a[11].CLK
clk => ff_counter_a[12].CLK
clk => ff_counter_a[13].CLK
clk => ff_counter_a[14].CLK
clk => ff_counter_a[15].CLK
clk => ff_counter_a[16].CLK
clk => ff_counter_a[17].CLK
clk => ff_counter_a[18].CLK
clk => ff_counter_a[19].CLK
clk => ff_state_a[0].CLK
clk => ff_state_a[1].CLK
clk => ff_state_a[2].CLK
active[0] => active[0].IN11
active[1] => active[1].IN11
active[2] => active[2].IN11
envelope[0] <= w_level_in[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= w_level_in[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= w_level_in[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= w_level_in[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= w_level_in[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= w_level_in[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= w_level_in[6].DB_MAX_OUTPUT_PORT_TYPE
ch_a_key_on => ch_a_key_on.IN1
ch_a_key_release => ch_a_key_release.IN1
ch_a_key_off => ch_a_key_off.IN1
ch_b_key_on => ch_b_key_on.IN1
ch_b_key_release => ch_b_key_release.IN1
ch_b_key_off => ch_b_key_off.IN1
ch_c_key_on => ch_c_key_on.IN1
ch_c_key_release => ch_c_key_release.IN1
ch_c_key_off => ch_c_key_off.IN1
ch_d_key_on => ch_d_key_on.IN1
ch_d_key_release => ch_d_key_release.IN1
ch_d_key_off => ch_d_key_off.IN1
ch_e_key_on => ch_e_key_on.IN1
ch_e_key_release => ch_e_key_release.IN1
ch_e_key_off => ch_e_key_off.IN1
reg_ar_a[0] => reg_ar_a[0].IN1
reg_ar_a[1] => reg_ar_a[1].IN1
reg_ar_a[2] => reg_ar_a[2].IN1
reg_ar_a[3] => reg_ar_a[3].IN1
reg_ar_a[4] => reg_ar_a[4].IN1
reg_ar_a[5] => reg_ar_a[5].IN1
reg_ar_a[6] => reg_ar_a[6].IN1
reg_ar_a[7] => reg_ar_a[7].IN1
reg_dr_a[0] => reg_dr_a[0].IN1
reg_dr_a[1] => reg_dr_a[1].IN1
reg_dr_a[2] => reg_dr_a[2].IN1
reg_dr_a[3] => reg_dr_a[3].IN1
reg_dr_a[4] => reg_dr_a[4].IN1
reg_dr_a[5] => reg_dr_a[5].IN1
reg_dr_a[6] => reg_dr_a[6].IN1
reg_dr_a[7] => reg_dr_a[7].IN1
reg_sr_a[0] => reg_sr_a[0].IN1
reg_sr_a[1] => reg_sr_a[1].IN1
reg_sr_a[2] => reg_sr_a[2].IN1
reg_sr_a[3] => reg_sr_a[3].IN1
reg_sr_a[4] => reg_sr_a[4].IN1
reg_sr_a[5] => reg_sr_a[5].IN1
reg_sr_a[6] => reg_sr_a[6].IN1
reg_sr_a[7] => reg_sr_a[7].IN1
reg_rr_a[0] => reg_rr_a[0].IN1
reg_rr_a[1] => reg_rr_a[1].IN1
reg_rr_a[2] => reg_rr_a[2].IN1
reg_rr_a[3] => reg_rr_a[3].IN1
reg_rr_a[4] => reg_rr_a[4].IN1
reg_rr_a[5] => reg_rr_a[5].IN1
reg_rr_a[6] => reg_rr_a[6].IN1
reg_rr_a[7] => reg_rr_a[7].IN1
reg_sl_a[0] => reg_sl_a[0].IN1
reg_sl_a[1] => reg_sl_a[1].IN1
reg_sl_a[2] => reg_sl_a[2].IN1
reg_sl_a[3] => reg_sl_a[3].IN1
reg_sl_a[4] => reg_sl_a[4].IN1
reg_sl_a[5] => reg_sl_a[5].IN1
reg_wave_length_a[0] => ~NO_FANOUT~
reg_wave_length_a[1] => ~NO_FANOUT~
reg_frequency_count_a[0] => ~NO_FANOUT~
reg_frequency_count_a[1] => ~NO_FANOUT~
reg_frequency_count_a[2] => ~NO_FANOUT~
reg_frequency_count_a[3] => ~NO_FANOUT~
reg_frequency_count_a[4] => ~NO_FANOUT~
reg_frequency_count_a[5] => ~NO_FANOUT~
reg_frequency_count_a[6] => ~NO_FANOUT~
reg_frequency_count_a[7] => ~NO_FANOUT~
reg_frequency_count_a[8] => ~NO_FANOUT~
reg_frequency_count_a[9] => ~NO_FANOUT~
reg_frequency_count_a[10] => ~NO_FANOUT~
reg_frequency_count_a[11] => ~NO_FANOUT~
reg_ar_b[0] => reg_ar_b[0].IN1
reg_ar_b[1] => reg_ar_b[1].IN1
reg_ar_b[2] => reg_ar_b[2].IN1
reg_ar_b[3] => reg_ar_b[3].IN1
reg_ar_b[4] => reg_ar_b[4].IN1
reg_ar_b[5] => reg_ar_b[5].IN1
reg_ar_b[6] => reg_ar_b[6].IN1
reg_ar_b[7] => reg_ar_b[7].IN1
reg_dr_b[0] => reg_dr_b[0].IN1
reg_dr_b[1] => reg_dr_b[1].IN1
reg_dr_b[2] => reg_dr_b[2].IN1
reg_dr_b[3] => reg_dr_b[3].IN1
reg_dr_b[4] => reg_dr_b[4].IN1
reg_dr_b[5] => reg_dr_b[5].IN1
reg_dr_b[6] => reg_dr_b[6].IN1
reg_dr_b[7] => reg_dr_b[7].IN1
reg_sr_b[0] => reg_sr_b[0].IN1
reg_sr_b[1] => reg_sr_b[1].IN1
reg_sr_b[2] => reg_sr_b[2].IN1
reg_sr_b[3] => reg_sr_b[3].IN1
reg_sr_b[4] => reg_sr_b[4].IN1
reg_sr_b[5] => reg_sr_b[5].IN1
reg_sr_b[6] => reg_sr_b[6].IN1
reg_sr_b[7] => reg_sr_b[7].IN1
reg_rr_b[0] => reg_rr_b[0].IN1
reg_rr_b[1] => reg_rr_b[1].IN1
reg_rr_b[2] => reg_rr_b[2].IN1
reg_rr_b[3] => reg_rr_b[3].IN1
reg_rr_b[4] => reg_rr_b[4].IN1
reg_rr_b[5] => reg_rr_b[5].IN1
reg_rr_b[6] => reg_rr_b[6].IN1
reg_rr_b[7] => reg_rr_b[7].IN1
reg_sl_b[0] => reg_sl_b[0].IN1
reg_sl_b[1] => reg_sl_b[1].IN1
reg_sl_b[2] => reg_sl_b[2].IN1
reg_sl_b[3] => reg_sl_b[3].IN1
reg_sl_b[4] => reg_sl_b[4].IN1
reg_sl_b[5] => reg_sl_b[5].IN1
reg_wave_length_b[0] => ~NO_FANOUT~
reg_wave_length_b[1] => ~NO_FANOUT~
reg_frequency_count_b[0] => ~NO_FANOUT~
reg_frequency_count_b[1] => ~NO_FANOUT~
reg_frequency_count_b[2] => ~NO_FANOUT~
reg_frequency_count_b[3] => ~NO_FANOUT~
reg_frequency_count_b[4] => ~NO_FANOUT~
reg_frequency_count_b[5] => ~NO_FANOUT~
reg_frequency_count_b[6] => ~NO_FANOUT~
reg_frequency_count_b[7] => ~NO_FANOUT~
reg_frequency_count_b[8] => ~NO_FANOUT~
reg_frequency_count_b[9] => ~NO_FANOUT~
reg_frequency_count_b[10] => ~NO_FANOUT~
reg_frequency_count_b[11] => ~NO_FANOUT~
reg_ar_c[0] => reg_ar_c[0].IN1
reg_ar_c[1] => reg_ar_c[1].IN1
reg_ar_c[2] => reg_ar_c[2].IN1
reg_ar_c[3] => reg_ar_c[3].IN1
reg_ar_c[4] => reg_ar_c[4].IN1
reg_ar_c[5] => reg_ar_c[5].IN1
reg_ar_c[6] => reg_ar_c[6].IN1
reg_ar_c[7] => reg_ar_c[7].IN1
reg_dr_c[0] => reg_dr_c[0].IN1
reg_dr_c[1] => reg_dr_c[1].IN1
reg_dr_c[2] => reg_dr_c[2].IN1
reg_dr_c[3] => reg_dr_c[3].IN1
reg_dr_c[4] => reg_dr_c[4].IN1
reg_dr_c[5] => reg_dr_c[5].IN1
reg_dr_c[6] => reg_dr_c[6].IN1
reg_dr_c[7] => reg_dr_c[7].IN1
reg_sr_c[0] => reg_sr_c[0].IN1
reg_sr_c[1] => reg_sr_c[1].IN1
reg_sr_c[2] => reg_sr_c[2].IN1
reg_sr_c[3] => reg_sr_c[3].IN1
reg_sr_c[4] => reg_sr_c[4].IN1
reg_sr_c[5] => reg_sr_c[5].IN1
reg_sr_c[6] => reg_sr_c[6].IN1
reg_sr_c[7] => reg_sr_c[7].IN1
reg_rr_c[0] => reg_rr_c[0].IN1
reg_rr_c[1] => reg_rr_c[1].IN1
reg_rr_c[2] => reg_rr_c[2].IN1
reg_rr_c[3] => reg_rr_c[3].IN1
reg_rr_c[4] => reg_rr_c[4].IN1
reg_rr_c[5] => reg_rr_c[5].IN1
reg_rr_c[6] => reg_rr_c[6].IN1
reg_rr_c[7] => reg_rr_c[7].IN1
reg_sl_c[0] => reg_sl_c[0].IN1
reg_sl_c[1] => reg_sl_c[1].IN1
reg_sl_c[2] => reg_sl_c[2].IN1
reg_sl_c[3] => reg_sl_c[3].IN1
reg_sl_c[4] => reg_sl_c[4].IN1
reg_sl_c[5] => reg_sl_c[5].IN1
reg_wave_length_c[0] => ~NO_FANOUT~
reg_wave_length_c[1] => ~NO_FANOUT~
reg_frequency_count_c[0] => ~NO_FANOUT~
reg_frequency_count_c[1] => ~NO_FANOUT~
reg_frequency_count_c[2] => ~NO_FANOUT~
reg_frequency_count_c[3] => ~NO_FANOUT~
reg_frequency_count_c[4] => ~NO_FANOUT~
reg_frequency_count_c[5] => ~NO_FANOUT~
reg_frequency_count_c[6] => ~NO_FANOUT~
reg_frequency_count_c[7] => ~NO_FANOUT~
reg_frequency_count_c[8] => ~NO_FANOUT~
reg_frequency_count_c[9] => ~NO_FANOUT~
reg_frequency_count_c[10] => ~NO_FANOUT~
reg_frequency_count_c[11] => ~NO_FANOUT~
reg_ar_d[0] => reg_ar_d[0].IN1
reg_ar_d[1] => reg_ar_d[1].IN1
reg_ar_d[2] => reg_ar_d[2].IN1
reg_ar_d[3] => reg_ar_d[3].IN1
reg_ar_d[4] => reg_ar_d[4].IN1
reg_ar_d[5] => reg_ar_d[5].IN1
reg_ar_d[6] => reg_ar_d[6].IN1
reg_ar_d[7] => reg_ar_d[7].IN1
reg_dr_d[0] => reg_dr_d[0].IN1
reg_dr_d[1] => reg_dr_d[1].IN1
reg_dr_d[2] => reg_dr_d[2].IN1
reg_dr_d[3] => reg_dr_d[3].IN1
reg_dr_d[4] => reg_dr_d[4].IN1
reg_dr_d[5] => reg_dr_d[5].IN1
reg_dr_d[6] => reg_dr_d[6].IN1
reg_dr_d[7] => reg_dr_d[7].IN1
reg_sr_d[0] => reg_sr_d[0].IN1
reg_sr_d[1] => reg_sr_d[1].IN1
reg_sr_d[2] => reg_sr_d[2].IN1
reg_sr_d[3] => reg_sr_d[3].IN1
reg_sr_d[4] => reg_sr_d[4].IN1
reg_sr_d[5] => reg_sr_d[5].IN1
reg_sr_d[6] => reg_sr_d[6].IN1
reg_sr_d[7] => reg_sr_d[7].IN1
reg_rr_d[0] => reg_rr_d[0].IN1
reg_rr_d[1] => reg_rr_d[1].IN1
reg_rr_d[2] => reg_rr_d[2].IN1
reg_rr_d[3] => reg_rr_d[3].IN1
reg_rr_d[4] => reg_rr_d[4].IN1
reg_rr_d[5] => reg_rr_d[5].IN1
reg_rr_d[6] => reg_rr_d[6].IN1
reg_rr_d[7] => reg_rr_d[7].IN1
reg_sl_d[0] => reg_sl_d[0].IN1
reg_sl_d[1] => reg_sl_d[1].IN1
reg_sl_d[2] => reg_sl_d[2].IN1
reg_sl_d[3] => reg_sl_d[3].IN1
reg_sl_d[4] => reg_sl_d[4].IN1
reg_sl_d[5] => reg_sl_d[5].IN1
reg_wave_length_d[0] => ~NO_FANOUT~
reg_wave_length_d[1] => ~NO_FANOUT~
reg_frequency_count_d[0] => ~NO_FANOUT~
reg_frequency_count_d[1] => ~NO_FANOUT~
reg_frequency_count_d[2] => ~NO_FANOUT~
reg_frequency_count_d[3] => ~NO_FANOUT~
reg_frequency_count_d[4] => ~NO_FANOUT~
reg_frequency_count_d[5] => ~NO_FANOUT~
reg_frequency_count_d[6] => ~NO_FANOUT~
reg_frequency_count_d[7] => ~NO_FANOUT~
reg_frequency_count_d[8] => ~NO_FANOUT~
reg_frequency_count_d[9] => ~NO_FANOUT~
reg_frequency_count_d[10] => ~NO_FANOUT~
reg_frequency_count_d[11] => ~NO_FANOUT~
reg_ar_e[0] => reg_ar_e[0].IN1
reg_ar_e[1] => reg_ar_e[1].IN1
reg_ar_e[2] => reg_ar_e[2].IN1
reg_ar_e[3] => reg_ar_e[3].IN1
reg_ar_e[4] => reg_ar_e[4].IN1
reg_ar_e[5] => reg_ar_e[5].IN1
reg_ar_e[6] => reg_ar_e[6].IN1
reg_ar_e[7] => reg_ar_e[7].IN1
reg_dr_e[0] => reg_dr_e[0].IN1
reg_dr_e[1] => reg_dr_e[1].IN1
reg_dr_e[2] => reg_dr_e[2].IN1
reg_dr_e[3] => reg_dr_e[3].IN1
reg_dr_e[4] => reg_dr_e[4].IN1
reg_dr_e[5] => reg_dr_e[5].IN1
reg_dr_e[6] => reg_dr_e[6].IN1
reg_dr_e[7] => reg_dr_e[7].IN1
reg_sr_e[0] => reg_sr_e[0].IN1
reg_sr_e[1] => reg_sr_e[1].IN1
reg_sr_e[2] => reg_sr_e[2].IN1
reg_sr_e[3] => reg_sr_e[3].IN1
reg_sr_e[4] => reg_sr_e[4].IN1
reg_sr_e[5] => reg_sr_e[5].IN1
reg_sr_e[6] => reg_sr_e[6].IN1
reg_sr_e[7] => reg_sr_e[7].IN1
reg_rr_e[0] => reg_rr_e[0].IN1
reg_rr_e[1] => reg_rr_e[1].IN1
reg_rr_e[2] => reg_rr_e[2].IN1
reg_rr_e[3] => reg_rr_e[3].IN1
reg_rr_e[4] => reg_rr_e[4].IN1
reg_rr_e[5] => reg_rr_e[5].IN1
reg_rr_e[6] => reg_rr_e[6].IN1
reg_rr_e[7] => reg_rr_e[7].IN1
reg_sl_e[0] => reg_sl_e[0].IN1
reg_sl_e[1] => reg_sl_e[1].IN1
reg_sl_e[2] => reg_sl_e[2].IN1
reg_sl_e[3] => reg_sl_e[3].IN1
reg_sl_e[4] => reg_sl_e[4].IN1
reg_sl_e[5] => reg_sl_e[5].IN1
reg_wave_length_e[0] => ~NO_FANOUT~
reg_wave_length_e[1] => ~NO_FANOUT~
reg_frequency_count_e[0] => ~NO_FANOUT~
reg_frequency_count_e[1] => ~NO_FANOUT~
reg_frequency_count_e[2] => ~NO_FANOUT~
reg_frequency_count_e[3] => ~NO_FANOUT~
reg_frequency_count_e[4] => ~NO_FANOUT~
reg_frequency_count_e[5] => ~NO_FANOUT~
reg_frequency_count_e[6] => ~NO_FANOUT~
reg_frequency_count_e[7] => ~NO_FANOUT~
reg_frequency_count_e[8] => ~NO_FANOUT~
reg_frequency_count_e[9] => ~NO_FANOUT~
reg_frequency_count_e[10] => ~NO_FANOUT~
reg_frequency_count_e[11] => ~NO_FANOUT~


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_ar_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_dr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_sr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_rr_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
result[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux7.IN5
reg_a[1] => Mux6.IN5
reg_a[2] => Mux5.IN5
reg_a[3] => Mux4.IN5
reg_a[4] => Mux3.IN5
reg_a[5] => Mux2.IN5
reg_a[6] => Mux1.IN5
reg_a[7] => Mux0.IN5
reg_b[0] => Mux7.IN6
reg_b[1] => Mux6.IN6
reg_b[2] => Mux5.IN6
reg_b[3] => Mux4.IN6
reg_b[4] => Mux3.IN6
reg_b[5] => Mux2.IN6
reg_b[6] => Mux1.IN6
reg_b[7] => Mux0.IN6
reg_c[0] => Mux7.IN7
reg_c[1] => Mux6.IN7
reg_c[2] => Mux5.IN7
reg_c[3] => Mux4.IN7
reg_c[4] => Mux3.IN7
reg_c[5] => Mux2.IN7
reg_c[6] => Mux1.IN7
reg_c[7] => Mux0.IN7
reg_d[0] => Mux7.IN8
reg_d[1] => Mux6.IN8
reg_d[2] => Mux5.IN8
reg_d[3] => Mux4.IN8
reg_d[4] => Mux3.IN8
reg_d[5] => Mux2.IN8
reg_d[6] => Mux1.IN8
reg_d[7] => Mux0.IN8
reg_e[0] => Mux7.IN9
reg_e[1] => Mux6.IN9
reg_e[2] => Mux5.IN9
reg_e[3] => Mux4.IN9
reg_e[4] => Mux3.IN9
reg_e[5] => Mux2.IN9
reg_e[6] => Mux1.IN9
reg_e[7] => Mux0.IN9
reg_f[0] => Mux7.IN10
reg_f[1] => Mux6.IN10
reg_f[2] => Mux5.IN10
reg_f[3] => Mux4.IN10
reg_f[4] => Mux3.IN10
reg_f[5] => Mux2.IN10
reg_f[6] => Mux1.IN10
reg_f[7] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_sl_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
result[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux5.IN5
reg_a[1] => Mux4.IN5
reg_a[2] => Mux3.IN5
reg_a[3] => Mux2.IN5
reg_a[4] => Mux1.IN5
reg_a[5] => Mux0.IN5
reg_b[0] => Mux5.IN6
reg_b[1] => Mux4.IN6
reg_b[2] => Mux3.IN6
reg_b[3] => Mux2.IN6
reg_b[4] => Mux1.IN6
reg_b[5] => Mux0.IN6
reg_c[0] => Mux5.IN7
reg_c[1] => Mux4.IN7
reg_c[2] => Mux3.IN7
reg_c[3] => Mux2.IN7
reg_c[4] => Mux1.IN7
reg_c[5] => Mux0.IN7
reg_d[0] => Mux5.IN8
reg_d[1] => Mux4.IN8
reg_d[2] => Mux3.IN8
reg_d[3] => Mux2.IN8
reg_d[4] => Mux1.IN8
reg_d[5] => Mux0.IN8
reg_e[0] => Mux5.IN9
reg_e[1] => Mux4.IN9
reg_e[2] => Mux3.IN9
reg_e[3] => Mux2.IN9
reg_e[4] => Mux1.IN9
reg_e[5] => Mux0.IN9
reg_f[0] => Mux5.IN10
reg_f[1] => Mux4.IN10
reg_f[2] => Mux3.IN10
reg_f[3] => Mux2.IN10
reg_f[4] => Mux1.IN10
reg_f[5] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_on_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_release_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_off_selector
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_state_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
result[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux2.IN5
reg_a[1] => Mux1.IN5
reg_a[2] => Mux0.IN5
reg_b[0] => Mux2.IN6
reg_b[1] => Mux1.IN6
reg_b[2] => Mux0.IN6
reg_c[0] => Mux2.IN7
reg_c[1] => Mux1.IN7
reg_c[2] => Mux0.IN7
reg_d[0] => Mux2.IN8
reg_d[1] => Mux1.IN8
reg_d[2] => Mux0.IN8
reg_e[0] => Mux2.IN9
reg_e[1] => Mux1.IN9
reg_e[2] => Mux0.IN9
reg_f[0] => Mux2.IN10
reg_f[1] => Mux1.IN10
reg_f[2] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_counter_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[0] => Mux12.IN4
active[0] => Mux13.IN4
active[0] => Mux14.IN4
active[0] => Mux15.IN4
active[0] => Mux16.IN4
active[0] => Mux17.IN4
active[0] => Mux18.IN4
active[0] => Mux19.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[1] => Mux12.IN3
active[1] => Mux13.IN3
active[1] => Mux14.IN3
active[1] => Mux15.IN3
active[1] => Mux16.IN3
active[1] => Mux17.IN3
active[1] => Mux18.IN3
active[1] => Mux19.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
active[2] => Mux12.IN2
active[2] => Mux13.IN2
active[2] => Mux14.IN2
active[2] => Mux15.IN2
active[2] => Mux16.IN2
active[2] => Mux17.IN2
active[2] => Mux18.IN2
active[2] => Mux19.IN2
result[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux19.IN5
reg_a[1] => Mux18.IN5
reg_a[2] => Mux17.IN5
reg_a[3] => Mux16.IN5
reg_a[4] => Mux15.IN5
reg_a[5] => Mux14.IN5
reg_a[6] => Mux13.IN5
reg_a[7] => Mux12.IN5
reg_a[8] => Mux11.IN5
reg_a[9] => Mux10.IN5
reg_a[10] => Mux9.IN5
reg_a[11] => Mux8.IN5
reg_a[12] => Mux7.IN5
reg_a[13] => Mux6.IN5
reg_a[14] => Mux5.IN5
reg_a[15] => Mux4.IN5
reg_a[16] => Mux3.IN5
reg_a[17] => Mux2.IN5
reg_a[18] => Mux1.IN5
reg_a[19] => Mux0.IN5
reg_b[0] => Mux19.IN6
reg_b[1] => Mux18.IN6
reg_b[2] => Mux17.IN6
reg_b[3] => Mux16.IN6
reg_b[4] => Mux15.IN6
reg_b[5] => Mux14.IN6
reg_b[6] => Mux13.IN6
reg_b[7] => Mux12.IN6
reg_b[8] => Mux11.IN6
reg_b[9] => Mux10.IN6
reg_b[10] => Mux9.IN6
reg_b[11] => Mux8.IN6
reg_b[12] => Mux7.IN6
reg_b[13] => Mux6.IN6
reg_b[14] => Mux5.IN6
reg_b[15] => Mux4.IN6
reg_b[16] => Mux3.IN6
reg_b[17] => Mux2.IN6
reg_b[18] => Mux1.IN6
reg_b[19] => Mux0.IN6
reg_c[0] => Mux19.IN7
reg_c[1] => Mux18.IN7
reg_c[2] => Mux17.IN7
reg_c[3] => Mux16.IN7
reg_c[4] => Mux15.IN7
reg_c[5] => Mux14.IN7
reg_c[6] => Mux13.IN7
reg_c[7] => Mux12.IN7
reg_c[8] => Mux11.IN7
reg_c[9] => Mux10.IN7
reg_c[10] => Mux9.IN7
reg_c[11] => Mux8.IN7
reg_c[12] => Mux7.IN7
reg_c[13] => Mux6.IN7
reg_c[14] => Mux5.IN7
reg_c[15] => Mux4.IN7
reg_c[16] => Mux3.IN7
reg_c[17] => Mux2.IN7
reg_c[18] => Mux1.IN7
reg_c[19] => Mux0.IN7
reg_d[0] => Mux19.IN8
reg_d[1] => Mux18.IN8
reg_d[2] => Mux17.IN8
reg_d[3] => Mux16.IN8
reg_d[4] => Mux15.IN8
reg_d[5] => Mux14.IN8
reg_d[6] => Mux13.IN8
reg_d[7] => Mux12.IN8
reg_d[8] => Mux11.IN8
reg_d[9] => Mux10.IN8
reg_d[10] => Mux9.IN8
reg_d[11] => Mux8.IN8
reg_d[12] => Mux7.IN8
reg_d[13] => Mux6.IN8
reg_d[14] => Mux5.IN8
reg_d[15] => Mux4.IN8
reg_d[16] => Mux3.IN8
reg_d[17] => Mux2.IN8
reg_d[18] => Mux1.IN8
reg_d[19] => Mux0.IN8
reg_e[0] => Mux19.IN9
reg_e[1] => Mux18.IN9
reg_e[2] => Mux17.IN9
reg_e[3] => Mux16.IN9
reg_e[4] => Mux15.IN9
reg_e[5] => Mux14.IN9
reg_e[6] => Mux13.IN9
reg_e[7] => Mux12.IN9
reg_e[8] => Mux11.IN9
reg_e[9] => Mux10.IN9
reg_e[10] => Mux9.IN9
reg_e[11] => Mux8.IN9
reg_e[12] => Mux7.IN9
reg_e[13] => Mux6.IN9
reg_e[14] => Mux5.IN9
reg_e[15] => Mux4.IN9
reg_e[16] => Mux3.IN9
reg_e[17] => Mux2.IN9
reg_e[18] => Mux1.IN9
reg_e[19] => Mux0.IN9
reg_f[0] => Mux19.IN10
reg_f[1] => Mux18.IN10
reg_f[2] => Mux17.IN10
reg_f[3] => Mux16.IN10
reg_f[4] => Mux15.IN10
reg_f[5] => Mux14.IN10
reg_f[6] => Mux13.IN10
reg_f[7] => Mux12.IN10
reg_f[8] => Mux11.IN10
reg_f[9] => Mux10.IN10
reg_f[10] => Mux9.IN10
reg_f[11] => Mux8.IN10
reg_f[12] => Mux7.IN10
reg_f[13] => Mux6.IN10
reg_f[14] => Mux5.IN10
reg_f[15] => Mux4.IN10
reg_f[16] => Mux3.IN10
reg_f[17] => Mux2.IN10
reg_f[18] => Mux1.IN10
reg_f[19] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_level_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
result[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux6.IN5
reg_a[1] => Mux5.IN5
reg_a[2] => Mux4.IN5
reg_a[3] => Mux3.IN5
reg_a[4] => Mux2.IN5
reg_a[5] => Mux1.IN5
reg_a[6] => Mux0.IN5
reg_b[0] => Mux6.IN6
reg_b[1] => Mux5.IN6
reg_b[2] => Mux4.IN6
reg_b[3] => Mux3.IN6
reg_b[4] => Mux2.IN6
reg_b[5] => Mux1.IN6
reg_b[6] => Mux0.IN6
reg_c[0] => Mux6.IN7
reg_c[1] => Mux5.IN7
reg_c[2] => Mux4.IN7
reg_c[3] => Mux3.IN7
reg_c[4] => Mux2.IN7
reg_c[5] => Mux1.IN7
reg_c[6] => Mux0.IN7
reg_d[0] => Mux6.IN8
reg_d[1] => Mux5.IN8
reg_d[2] => Mux4.IN8
reg_d[3] => Mux3.IN8
reg_d[4] => Mux2.IN8
reg_d[5] => Mux1.IN8
reg_d[6] => Mux0.IN8
reg_e[0] => Mux6.IN9
reg_e[1] => Mux5.IN9
reg_e[2] => Mux4.IN9
reg_e[3] => Mux3.IN9
reg_e[4] => Mux2.IN9
reg_e[5] => Mux1.IN9
reg_e[6] => Mux0.IN9
reg_f[0] => Mux6.IN10
reg_f[1] => Mux5.IN10
reg_f[2] => Mux4.IN10
reg_f[3] => Mux3.IN10
reg_f[4] => Mux2.IN10
reg_f[5] => Mux1.IN10
reg_f[6] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_adsr_envelope_generator:u_adsr_envelope_generator
key_on => func_state.OUTPUTSELECT
key_on => func_state.OUTPUTSELECT
key_on => func_state.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => func_level.OUTPUTSELECT
key_on => counter_out.IN1
key_release => func_state.OUTPUTSELECT
key_release => func_state.OUTPUTSELECT
key_release => func_state.OUTPUTSELECT
key_off => w_note_end.IN1
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
key_off => func_level.OUTPUTSELECT
reg_ar[0] => Mux7.IN4
reg_ar[0] => Equal1.IN7
reg_ar[1] => Mux6.IN4
reg_ar[1] => Equal1.IN6
reg_ar[2] => Mux5.IN4
reg_ar[2] => Equal1.IN5
reg_ar[3] => Mux4.IN4
reg_ar[3] => Equal1.IN4
reg_ar[4] => Mux3.IN4
reg_ar[4] => Equal1.IN3
reg_ar[5] => Mux2.IN4
reg_ar[5] => Equal1.IN2
reg_ar[6] => Mux1.IN4
reg_ar[6] => Equal1.IN1
reg_ar[7] => Mux0.IN4
reg_ar[7] => Equal1.IN0
reg_dr[0] => Mux7.IN5
reg_dr[1] => Mux6.IN5
reg_dr[2] => Mux5.IN5
reg_dr[3] => Mux4.IN5
reg_dr[4] => Mux3.IN5
reg_dr[5] => Mux2.IN5
reg_dr[6] => Mux1.IN5
reg_dr[7] => Mux0.IN5
reg_sr[0] => Mux7.IN6
reg_sr[1] => Mux6.IN6
reg_sr[2] => Mux5.IN6
reg_sr[3] => Mux4.IN6
reg_sr[4] => Mux3.IN6
reg_sr[5] => Mux2.IN6
reg_sr[6] => Mux1.IN6
reg_sr[7] => Mux0.IN6
reg_rr[0] => Mux7.IN7
reg_rr[1] => Mux6.IN7
reg_rr[2] => Mux5.IN7
reg_rr[3] => Mux4.IN7
reg_rr[4] => Mux3.IN7
reg_rr[5] => Mux2.IN7
reg_rr[6] => Mux1.IN7
reg_rr[7] => Mux0.IN7
reg_sl[0] => Equal6.IN6
reg_sl[1] => Equal6.IN5
reg_sl[2] => Equal6.IN4
reg_sl[3] => Equal6.IN3
reg_sl[4] => Equal6.IN2
reg_sl[5] => Equal6.IN1
counter_in[0] => Add1.IN40
counter_in[0] => Equal2.IN19
counter_in[1] => Add1.IN39
counter_in[1] => Equal2.IN18
counter_in[2] => Add1.IN38
counter_in[2] => Equal2.IN17
counter_in[3] => Add1.IN37
counter_in[3] => Equal2.IN16
counter_in[4] => Add1.IN36
counter_in[4] => Equal2.IN15
counter_in[5] => Add1.IN35
counter_in[5] => Equal2.IN14
counter_in[6] => Add1.IN34
counter_in[6] => Equal2.IN13
counter_in[7] => Add1.IN33
counter_in[7] => Equal2.IN12
counter_in[8] => Add1.IN32
counter_in[8] => Equal2.IN11
counter_in[9] => Add1.IN31
counter_in[9] => Equal2.IN10
counter_in[10] => Add1.IN30
counter_in[10] => Equal2.IN9
counter_in[11] => Add1.IN29
counter_in[11] => Equal2.IN8
counter_in[12] => Add1.IN28
counter_in[12] => Equal2.IN7
counter_in[13] => Add1.IN27
counter_in[13] => Equal2.IN6
counter_in[14] => Add1.IN26
counter_in[14] => Equal2.IN5
counter_in[15] => Add1.IN25
counter_in[15] => Equal2.IN4
counter_in[16] => Add1.IN24
counter_in[16] => Equal2.IN3
counter_in[17] => Add1.IN23
counter_in[17] => Equal2.IN2
counter_in[18] => Add1.IN22
counter_in[18] => Equal2.IN1
counter_in[19] => Add1.IN21
counter_in[19] => Equal2.IN0
counter_out[0] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[16] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[17] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[18] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
counter_out[19] <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
state_in[0] => func_state.DATAA
state_in[0] => Equal5.IN0
state_in[0] => Equal7.IN2
state_in[1] => func_state.DATAA
state_in[1] => Equal5.IN2
state_in[1] => Equal7.IN0
state_in[2] => func_state.DATAA
state_in[2] => Equal5.IN1
state_in[2] => Equal7.IN1
state_out[0] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= func_state.DB_MAX_OUTPUT_PORT_TYPE
level_in[0] => Add0.IN7
level_in[0] => Equal6.IN13
level_in[0] => func_level.DATAA
level_in[0] => Equal3.IN6
level_in[0] => Equal4.IN6
level_in[1] => Add0.IN6
level_in[1] => Equal6.IN12
level_in[1] => func_level.DATAA
level_in[1] => Equal3.IN5
level_in[1] => Equal4.IN5
level_in[2] => Add0.IN5
level_in[2] => Equal6.IN11
level_in[2] => func_level.DATAA
level_in[2] => Equal3.IN4
level_in[2] => Equal4.IN4
level_in[3] => Add0.IN4
level_in[3] => Equal6.IN10
level_in[3] => func_level.DATAA
level_in[3] => Equal3.IN3
level_in[3] => Equal4.IN3
level_in[4] => Add0.IN3
level_in[4] => Equal6.IN9
level_in[4] => func_level.DATAA
level_in[4] => Equal3.IN2
level_in[4] => Equal4.IN2
level_in[5] => Add0.IN2
level_in[5] => Equal6.IN8
level_in[5] => func_level.DATAA
level_in[5] => Equal3.IN1
level_in[5] => Equal4.IN1
level_in[6] => Add0.IN1
level_in[6] => func_level.DATAA
level_in[6] => Equal3.IN0
level_in[6] => Equal4.IN0
level_in[6] => Equal6.IN0
level_out[0] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[1] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[2] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[3] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[4] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[5] <= func_level.DB_MAX_OUTPUT_PORT_TYPE
level_out[6] <= func_level.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch
nreset => nreset.IN4
clk => clk.IN4
active[0] => active[0].IN4
active[1] => active[1].IN4
active[2] => active[2].IN4
noise0 <= func_noise_sel.DB_MAX_OUTPUT_PORT_TYPE
noise1 <= func_noise_sel.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_a0 => reg_noise_enable_a0.IN1
reg_noise_enable_b0 => reg_noise_enable_b0.IN1
reg_noise_enable_c0 => reg_noise_enable_c0.IN1
reg_noise_enable_d0 => reg_noise_enable_d0.IN1
reg_noise_enable_e0 => reg_noise_enable_e0.IN1
reg_noise_enable_a1 => reg_noise_enable_a1.IN1
reg_noise_enable_b1 => reg_noise_enable_b1.IN1
reg_noise_enable_c1 => reg_noise_enable_c1.IN1
reg_noise_enable_d1 => reg_noise_enable_d1.IN1
reg_noise_enable_e1 => reg_noise_enable_e1.IN1
reg_noise_sel_a0[0] => reg_noise_sel_a0[0].IN1
reg_noise_sel_a0[1] => reg_noise_sel_a0[1].IN1
reg_noise_sel_b0[0] => reg_noise_sel_b0[0].IN1
reg_noise_sel_b0[1] => reg_noise_sel_b0[1].IN1
reg_noise_sel_c0[0] => reg_noise_sel_c0[0].IN1
reg_noise_sel_c0[1] => reg_noise_sel_c0[1].IN1
reg_noise_sel_d0[0] => reg_noise_sel_d0[0].IN1
reg_noise_sel_d0[1] => reg_noise_sel_d0[1].IN1
reg_noise_sel_e0[0] => reg_noise_sel_e0[0].IN1
reg_noise_sel_e0[1] => reg_noise_sel_e0[1].IN1
reg_noise_sel_a1[0] => reg_noise_sel_a1[0].IN1
reg_noise_sel_a1[1] => reg_noise_sel_a1[1].IN1
reg_noise_sel_b1[0] => reg_noise_sel_b1[0].IN1
reg_noise_sel_b1[1] => reg_noise_sel_b1[1].IN1
reg_noise_sel_c1[0] => reg_noise_sel_c1[0].IN1
reg_noise_sel_c1[1] => reg_noise_sel_c1[1].IN1
reg_noise_sel_d1[0] => reg_noise_sel_d1[0].IN1
reg_noise_sel_d1[1] => reg_noise_sel_d1[1].IN1
reg_noise_sel_e1[0] => reg_noise_sel_e1[0].IN1
reg_noise_sel_e1[1] => reg_noise_sel_e1[1].IN1
reg_noise_frequency0[0] => reg_noise_frequency0[0].IN1
reg_noise_frequency0[1] => reg_noise_frequency0[1].IN1
reg_noise_frequency0[2] => reg_noise_frequency0[2].IN1
reg_noise_frequency0[3] => reg_noise_frequency0[3].IN1
reg_noise_frequency0[4] => reg_noise_frequency0[4].IN1
reg_noise_frequency1[0] => reg_noise_frequency1[0].IN1
reg_noise_frequency1[1] => reg_noise_frequency1[1].IN1
reg_noise_frequency1[2] => reg_noise_frequency1[2].IN1
reg_noise_frequency1[3] => reg_noise_frequency1[3].IN1
reg_noise_frequency1[4] => reg_noise_frequency1[4].IN1
reg_noise_frequency2[0] => reg_noise_frequency2[0].IN1
reg_noise_frequency2[1] => reg_noise_frequency2[1].IN1
reg_noise_frequency2[2] => reg_noise_frequency2[2].IN1
reg_noise_frequency2[3] => reg_noise_frequency2[3].IN1
reg_noise_frequency2[4] => reg_noise_frequency2[4].IN1
reg_noise_frequency3[0] => reg_noise_frequency3[0].IN1
reg_noise_frequency3[1] => reg_noise_frequency3[1].IN1
reg_noise_frequency3[2] => reg_noise_frequency3[2].IN1
reg_noise_frequency3[3] => reg_noise_frequency3[3].IN1
reg_noise_frequency3[4] => reg_noise_frequency3[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_enable_selector0
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_enable_selector1
active[0] => Mux0.IN4
active[1] => Mux0.IN3
active[2] => Mux0.IN2
result[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN5
reg_b[0] => Mux0.IN6
reg_c[0] => Mux0.IN7
reg_d[0] => Mux0.IN8
reg_e[0] => Mux0.IN9
reg_f[0] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector0
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector1
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
noise <= ff_noise[17].DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
noise <= ff_noise[17].DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
noise <= ff_noise[17].DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
noise <= ff_noise[17].DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0
nreset => ff_frequency_count_e[0].ACLR
nreset => ff_frequency_count_e[1].ACLR
nreset => ff_frequency_count_e[2].ACLR
nreset => ff_frequency_count_e[3].ACLR
nreset => ff_frequency_count_e[4].ACLR
nreset => ff_frequency_count_e[5].ACLR
nreset => ff_frequency_count_e[6].ACLR
nreset => ff_frequency_count_e[7].ACLR
nreset => ff_frequency_count_e[8].ACLR
nreset => ff_frequency_count_e[9].ACLR
nreset => ff_frequency_count_e[10].ACLR
nreset => ff_frequency_count_e[11].ACLR
nreset => ff_frequency_count_d[0].ACLR
nreset => ff_frequency_count_d[1].ACLR
nreset => ff_frequency_count_d[2].ACLR
nreset => ff_frequency_count_d[3].ACLR
nreset => ff_frequency_count_d[4].ACLR
nreset => ff_frequency_count_d[5].ACLR
nreset => ff_frequency_count_d[6].ACLR
nreset => ff_frequency_count_d[7].ACLR
nreset => ff_frequency_count_d[8].ACLR
nreset => ff_frequency_count_d[9].ACLR
nreset => ff_frequency_count_d[10].ACLR
nreset => ff_frequency_count_d[11].ACLR
nreset => ff_frequency_count_c[0].ACLR
nreset => ff_frequency_count_c[1].ACLR
nreset => ff_frequency_count_c[2].ACLR
nreset => ff_frequency_count_c[3].ACLR
nreset => ff_frequency_count_c[4].ACLR
nreset => ff_frequency_count_c[5].ACLR
nreset => ff_frequency_count_c[6].ACLR
nreset => ff_frequency_count_c[7].ACLR
nreset => ff_frequency_count_c[8].ACLR
nreset => ff_frequency_count_c[9].ACLR
nreset => ff_frequency_count_c[10].ACLR
nreset => ff_frequency_count_c[11].ACLR
nreset => ff_frequency_count_b[0].ACLR
nreset => ff_frequency_count_b[1].ACLR
nreset => ff_frequency_count_b[2].ACLR
nreset => ff_frequency_count_b[3].ACLR
nreset => ff_frequency_count_b[4].ACLR
nreset => ff_frequency_count_b[5].ACLR
nreset => ff_frequency_count_b[6].ACLR
nreset => ff_frequency_count_b[7].ACLR
nreset => ff_frequency_count_b[8].ACLR
nreset => ff_frequency_count_b[9].ACLR
nreset => ff_frequency_count_b[10].ACLR
nreset => ff_frequency_count_b[11].ACLR
nreset => ff_frequency_count_a[0].ACLR
nreset => ff_frequency_count_a[1].ACLR
nreset => ff_frequency_count_a[2].ACLR
nreset => ff_frequency_count_a[3].ACLR
nreset => ff_frequency_count_a[4].ACLR
nreset => ff_frequency_count_a[5].ACLR
nreset => ff_frequency_count_a[6].ACLR
nreset => ff_frequency_count_a[7].ACLR
nreset => ff_frequency_count_a[8].ACLR
nreset => ff_frequency_count_a[9].ACLR
nreset => ff_frequency_count_a[10].ACLR
nreset => ff_frequency_count_a[11].ACLR
nreset => ff_wave_address_e[0].ACLR
nreset => ff_wave_address_e[1].ACLR
nreset => ff_wave_address_e[2].ACLR
nreset => ff_wave_address_e[3].ACLR
nreset => ff_wave_address_e[4].ACLR
nreset => ff_wave_address_e[5].ACLR
nreset => ff_wave_address_e[6].ACLR
nreset => ff_wave_address_d[0].ACLR
nreset => ff_wave_address_d[1].ACLR
nreset => ff_wave_address_d[2].ACLR
nreset => ff_wave_address_d[3].ACLR
nreset => ff_wave_address_d[4].ACLR
nreset => ff_wave_address_d[5].ACLR
nreset => ff_wave_address_d[6].ACLR
nreset => ff_wave_address_c[0].ACLR
nreset => ff_wave_address_c[1].ACLR
nreset => ff_wave_address_c[2].ACLR
nreset => ff_wave_address_c[3].ACLR
nreset => ff_wave_address_c[4].ACLR
nreset => ff_wave_address_c[5].ACLR
nreset => ff_wave_address_c[6].ACLR
nreset => ff_wave_address_b[0].ACLR
nreset => ff_wave_address_b[1].ACLR
nreset => ff_wave_address_b[2].ACLR
nreset => ff_wave_address_b[3].ACLR
nreset => ff_wave_address_b[4].ACLR
nreset => ff_wave_address_b[5].ACLR
nreset => ff_wave_address_b[6].ACLR
nreset => ff_wave_address_a[0].ACLR
nreset => ff_wave_address_a[1].ACLR
nreset => ff_wave_address_a[2].ACLR
nreset => ff_wave_address_a[3].ACLR
nreset => ff_wave_address_a[4].ACLR
nreset => ff_wave_address_a[5].ACLR
nreset => ff_wave_address_a[6].ACLR
clk => ff_frequency_count_e[0].CLK
clk => ff_frequency_count_e[1].CLK
clk => ff_frequency_count_e[2].CLK
clk => ff_frequency_count_e[3].CLK
clk => ff_frequency_count_e[4].CLK
clk => ff_frequency_count_e[5].CLK
clk => ff_frequency_count_e[6].CLK
clk => ff_frequency_count_e[7].CLK
clk => ff_frequency_count_e[8].CLK
clk => ff_frequency_count_e[9].CLK
clk => ff_frequency_count_e[10].CLK
clk => ff_frequency_count_e[11].CLK
clk => ff_frequency_count_d[0].CLK
clk => ff_frequency_count_d[1].CLK
clk => ff_frequency_count_d[2].CLK
clk => ff_frequency_count_d[3].CLK
clk => ff_frequency_count_d[4].CLK
clk => ff_frequency_count_d[5].CLK
clk => ff_frequency_count_d[6].CLK
clk => ff_frequency_count_d[7].CLK
clk => ff_frequency_count_d[8].CLK
clk => ff_frequency_count_d[9].CLK
clk => ff_frequency_count_d[10].CLK
clk => ff_frequency_count_d[11].CLK
clk => ff_frequency_count_c[0].CLK
clk => ff_frequency_count_c[1].CLK
clk => ff_frequency_count_c[2].CLK
clk => ff_frequency_count_c[3].CLK
clk => ff_frequency_count_c[4].CLK
clk => ff_frequency_count_c[5].CLK
clk => ff_frequency_count_c[6].CLK
clk => ff_frequency_count_c[7].CLK
clk => ff_frequency_count_c[8].CLK
clk => ff_frequency_count_c[9].CLK
clk => ff_frequency_count_c[10].CLK
clk => ff_frequency_count_c[11].CLK
clk => ff_frequency_count_b[0].CLK
clk => ff_frequency_count_b[1].CLK
clk => ff_frequency_count_b[2].CLK
clk => ff_frequency_count_b[3].CLK
clk => ff_frequency_count_b[4].CLK
clk => ff_frequency_count_b[5].CLK
clk => ff_frequency_count_b[6].CLK
clk => ff_frequency_count_b[7].CLK
clk => ff_frequency_count_b[8].CLK
clk => ff_frequency_count_b[9].CLK
clk => ff_frequency_count_b[10].CLK
clk => ff_frequency_count_b[11].CLK
clk => ff_frequency_count_a[0].CLK
clk => ff_frequency_count_a[1].CLK
clk => ff_frequency_count_a[2].CLK
clk => ff_frequency_count_a[3].CLK
clk => ff_frequency_count_a[4].CLK
clk => ff_frequency_count_a[5].CLK
clk => ff_frequency_count_a[6].CLK
clk => ff_frequency_count_a[7].CLK
clk => ff_frequency_count_a[8].CLK
clk => ff_frequency_count_a[9].CLK
clk => ff_frequency_count_a[10].CLK
clk => ff_frequency_count_a[11].CLK
clk => ff_wave_address_e[0].CLK
clk => ff_wave_address_e[1].CLK
clk => ff_wave_address_e[2].CLK
clk => ff_wave_address_e[3].CLK
clk => ff_wave_address_e[4].CLK
clk => ff_wave_address_e[5].CLK
clk => ff_wave_address_e[6].CLK
clk => ff_wave_address_d[0].CLK
clk => ff_wave_address_d[1].CLK
clk => ff_wave_address_d[2].CLK
clk => ff_wave_address_d[3].CLK
clk => ff_wave_address_d[4].CLK
clk => ff_wave_address_d[5].CLK
clk => ff_wave_address_d[6].CLK
clk => ff_wave_address_c[0].CLK
clk => ff_wave_address_c[1].CLK
clk => ff_wave_address_c[2].CLK
clk => ff_wave_address_c[3].CLK
clk => ff_wave_address_c[4].CLK
clk => ff_wave_address_c[5].CLK
clk => ff_wave_address_c[6].CLK
clk => ff_wave_address_b[0].CLK
clk => ff_wave_address_b[1].CLK
clk => ff_wave_address_b[2].CLK
clk => ff_wave_address_b[3].CLK
clk => ff_wave_address_b[4].CLK
clk => ff_wave_address_b[5].CLK
clk => ff_wave_address_b[6].CLK
clk => ff_wave_address_a[0].CLK
clk => ff_wave_address_a[1].CLK
clk => ff_wave_address_a[2].CLK
clk => ff_wave_address_a[3].CLK
clk => ff_wave_address_a[4].CLK
clk => ff_wave_address_a[5].CLK
clk => ff_wave_address_a[6].CLK
active[0] => active[0].IN4
active[1] => active[1].IN4
active[2] => active[2].IN4
address_reset => address_reset.IN1
wave_address[0] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[1] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[2] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[3] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[4] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[5] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_wave_length_a[0] => reg_wave_length_a[0].IN1
reg_wave_length_a[1] => reg_wave_length_a[1].IN1
reg_wave_length_b[0] => reg_wave_length_b[0].IN1
reg_wave_length_b[1] => reg_wave_length_b[1].IN1
reg_wave_length_c[0] => reg_wave_length_c[0].IN1
reg_wave_length_c[1] => reg_wave_length_c[1].IN1
reg_wave_length_d[0] => reg_wave_length_d[0].IN1
reg_wave_length_d[1] => reg_wave_length_d[1].IN1
reg_wave_length_e[0] => reg_wave_length_e[0].IN1
reg_wave_length_e[1] => reg_wave_length_e[1].IN1
reg_frequency_count_a[0] => reg_frequency_count_a[0].IN1
reg_frequency_count_a[1] => reg_frequency_count_a[1].IN1
reg_frequency_count_a[2] => reg_frequency_count_a[2].IN1
reg_frequency_count_a[3] => reg_frequency_count_a[3].IN1
reg_frequency_count_a[4] => reg_frequency_count_a[4].IN1
reg_frequency_count_a[5] => reg_frequency_count_a[5].IN1
reg_frequency_count_a[6] => reg_frequency_count_a[6].IN1
reg_frequency_count_a[7] => reg_frequency_count_a[7].IN1
reg_frequency_count_a[8] => reg_frequency_count_a[8].IN1
reg_frequency_count_a[9] => reg_frequency_count_a[9].IN1
reg_frequency_count_a[10] => reg_frequency_count_a[10].IN1
reg_frequency_count_a[11] => reg_frequency_count_a[11].IN1
reg_frequency_count_b[0] => reg_frequency_count_b[0].IN1
reg_frequency_count_b[1] => reg_frequency_count_b[1].IN1
reg_frequency_count_b[2] => reg_frequency_count_b[2].IN1
reg_frequency_count_b[3] => reg_frequency_count_b[3].IN1
reg_frequency_count_b[4] => reg_frequency_count_b[4].IN1
reg_frequency_count_b[5] => reg_frequency_count_b[5].IN1
reg_frequency_count_b[6] => reg_frequency_count_b[6].IN1
reg_frequency_count_b[7] => reg_frequency_count_b[7].IN1
reg_frequency_count_b[8] => reg_frequency_count_b[8].IN1
reg_frequency_count_b[9] => reg_frequency_count_b[9].IN1
reg_frequency_count_b[10] => reg_frequency_count_b[10].IN1
reg_frequency_count_b[11] => reg_frequency_count_b[11].IN1
reg_frequency_count_c[0] => reg_frequency_count_c[0].IN1
reg_frequency_count_c[1] => reg_frequency_count_c[1].IN1
reg_frequency_count_c[2] => reg_frequency_count_c[2].IN1
reg_frequency_count_c[3] => reg_frequency_count_c[3].IN1
reg_frequency_count_c[4] => reg_frequency_count_c[4].IN1
reg_frequency_count_c[5] => reg_frequency_count_c[5].IN1
reg_frequency_count_c[6] => reg_frequency_count_c[6].IN1
reg_frequency_count_c[7] => reg_frequency_count_c[7].IN1
reg_frequency_count_c[8] => reg_frequency_count_c[8].IN1
reg_frequency_count_c[9] => reg_frequency_count_c[9].IN1
reg_frequency_count_c[10] => reg_frequency_count_c[10].IN1
reg_frequency_count_c[11] => reg_frequency_count_c[11].IN1
reg_frequency_count_d[0] => reg_frequency_count_d[0].IN1
reg_frequency_count_d[1] => reg_frequency_count_d[1].IN1
reg_frequency_count_d[2] => reg_frequency_count_d[2].IN1
reg_frequency_count_d[3] => reg_frequency_count_d[3].IN1
reg_frequency_count_d[4] => reg_frequency_count_d[4].IN1
reg_frequency_count_d[5] => reg_frequency_count_d[5].IN1
reg_frequency_count_d[6] => reg_frequency_count_d[6].IN1
reg_frequency_count_d[7] => reg_frequency_count_d[7].IN1
reg_frequency_count_d[8] => reg_frequency_count_d[8].IN1
reg_frequency_count_d[9] => reg_frequency_count_d[9].IN1
reg_frequency_count_d[10] => reg_frequency_count_d[10].IN1
reg_frequency_count_d[11] => reg_frequency_count_d[11].IN1
reg_frequency_count_e[0] => reg_frequency_count_e[0].IN1
reg_frequency_count_e[1] => reg_frequency_count_e[1].IN1
reg_frequency_count_e[2] => reg_frequency_count_e[2].IN1
reg_frequency_count_e[3] => reg_frequency_count_e[3].IN1
reg_frequency_count_e[4] => reg_frequency_count_e[4].IN1
reg_frequency_count_e[5] => reg_frequency_count_e[5].IN1
reg_frequency_count_e[6] => reg_frequency_count_e[6].IN1
reg_frequency_count_e[7] => reg_frequency_count_e[7].IN1
reg_frequency_count_e[8] => reg_frequency_count_e[8].IN1
reg_frequency_count_e[9] => reg_frequency_count_e[9].IN1
reg_frequency_count_e[10] => reg_frequency_count_e[10].IN1
reg_frequency_count_e[11] => reg_frequency_count_e[11].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_length_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_address_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
result[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux6.IN5
reg_a[1] => Mux5.IN5
reg_a[2] => Mux4.IN5
reg_a[3] => Mux3.IN5
reg_a[4] => Mux2.IN5
reg_a[5] => Mux1.IN5
reg_a[6] => Mux0.IN5
reg_b[0] => Mux6.IN6
reg_b[1] => Mux5.IN6
reg_b[2] => Mux4.IN6
reg_b[3] => Mux3.IN6
reg_b[4] => Mux2.IN6
reg_b[5] => Mux1.IN6
reg_b[6] => Mux0.IN6
reg_c[0] => Mux6.IN7
reg_c[1] => Mux5.IN7
reg_c[2] => Mux4.IN7
reg_c[3] => Mux3.IN7
reg_c[4] => Mux2.IN7
reg_c[5] => Mux1.IN7
reg_c[6] => Mux0.IN7
reg_d[0] => Mux6.IN8
reg_d[1] => Mux5.IN8
reg_d[2] => Mux4.IN8
reg_d[3] => Mux3.IN8
reg_d[4] => Mux2.IN8
reg_d[5] => Mux1.IN8
reg_d[6] => Mux0.IN8
reg_e[0] => Mux6.IN9
reg_e[1] => Mux5.IN9
reg_e[2] => Mux4.IN9
reg_e[3] => Mux3.IN9
reg_e[4] => Mux2.IN9
reg_e[5] => Mux1.IN9
reg_e[6] => Mux0.IN9
reg_f[0] => Mux6.IN10
reg_f[1] => Mux5.IN10
reg_f[2] => Mux4.IN10
reg_f[3] => Mux3.IN10
reg_f[4] => Mux2.IN10
reg_f[5] => Mux1.IN10
reg_f[6] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_frequency_count_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux11.IN5
reg_a[1] => Mux10.IN5
reg_a[2] => Mux9.IN5
reg_a[3] => Mux8.IN5
reg_a[4] => Mux7.IN5
reg_a[5] => Mux6.IN5
reg_a[6] => Mux5.IN5
reg_a[7] => Mux4.IN5
reg_a[8] => Mux3.IN5
reg_a[9] => Mux2.IN5
reg_a[10] => Mux1.IN5
reg_a[11] => Mux0.IN5
reg_b[0] => Mux11.IN6
reg_b[1] => Mux10.IN6
reg_b[2] => Mux9.IN6
reg_b[3] => Mux8.IN6
reg_b[4] => Mux7.IN6
reg_b[5] => Mux6.IN6
reg_b[6] => Mux5.IN6
reg_b[7] => Mux4.IN6
reg_b[8] => Mux3.IN6
reg_b[9] => Mux2.IN6
reg_b[10] => Mux1.IN6
reg_b[11] => Mux0.IN6
reg_c[0] => Mux11.IN7
reg_c[1] => Mux10.IN7
reg_c[2] => Mux9.IN7
reg_c[3] => Mux8.IN7
reg_c[4] => Mux7.IN7
reg_c[5] => Mux6.IN7
reg_c[6] => Mux5.IN7
reg_c[7] => Mux4.IN7
reg_c[8] => Mux3.IN7
reg_c[9] => Mux2.IN7
reg_c[10] => Mux1.IN7
reg_c[11] => Mux0.IN7
reg_d[0] => Mux11.IN8
reg_d[1] => Mux10.IN8
reg_d[2] => Mux9.IN8
reg_d[3] => Mux8.IN8
reg_d[4] => Mux7.IN8
reg_d[5] => Mux6.IN8
reg_d[6] => Mux5.IN8
reg_d[7] => Mux4.IN8
reg_d[8] => Mux3.IN8
reg_d[9] => Mux2.IN8
reg_d[10] => Mux1.IN8
reg_d[11] => Mux0.IN8
reg_e[0] => Mux11.IN9
reg_e[1] => Mux10.IN9
reg_e[2] => Mux9.IN9
reg_e[3] => Mux8.IN9
reg_e[4] => Mux7.IN9
reg_e[5] => Mux6.IN9
reg_e[6] => Mux5.IN9
reg_e[7] => Mux4.IN9
reg_e[8] => Mux3.IN9
reg_e[9] => Mux2.IN9
reg_e[10] => Mux1.IN9
reg_e[11] => Mux0.IN9
reg_f[0] => Mux11.IN10
reg_f[1] => Mux10.IN10
reg_f[2] => Mux9.IN10
reg_f[3] => Mux8.IN10
reg_f[4] => Mux7.IN10
reg_f[5] => Mux6.IN10
reg_f[6] => Mux5.IN10
reg_f[7] => Mux4.IN10
reg_f[8] => Mux3.IN10
reg_f[9] => Mux2.IN10
reg_f[10] => Mux1.IN10
reg_f[11] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_frequency_counter_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux11.IN5
reg_a[1] => Mux10.IN5
reg_a[2] => Mux9.IN5
reg_a[3] => Mux8.IN5
reg_a[4] => Mux7.IN5
reg_a[5] => Mux6.IN5
reg_a[6] => Mux5.IN5
reg_a[7] => Mux4.IN5
reg_a[8] => Mux3.IN5
reg_a[9] => Mux2.IN5
reg_a[10] => Mux1.IN5
reg_a[11] => Mux0.IN5
reg_b[0] => Mux11.IN6
reg_b[1] => Mux10.IN6
reg_b[2] => Mux9.IN6
reg_b[3] => Mux8.IN6
reg_b[4] => Mux7.IN6
reg_b[5] => Mux6.IN6
reg_b[6] => Mux5.IN6
reg_b[7] => Mux4.IN6
reg_b[8] => Mux3.IN6
reg_b[9] => Mux2.IN6
reg_b[10] => Mux1.IN6
reg_b[11] => Mux0.IN6
reg_c[0] => Mux11.IN7
reg_c[1] => Mux10.IN7
reg_c[2] => Mux9.IN7
reg_c[3] => Mux8.IN7
reg_c[4] => Mux7.IN7
reg_c[5] => Mux6.IN7
reg_c[6] => Mux5.IN7
reg_c[7] => Mux4.IN7
reg_c[8] => Mux3.IN7
reg_c[9] => Mux2.IN7
reg_c[10] => Mux1.IN7
reg_c[11] => Mux0.IN7
reg_d[0] => Mux11.IN8
reg_d[1] => Mux10.IN8
reg_d[2] => Mux9.IN8
reg_d[3] => Mux8.IN8
reg_d[4] => Mux7.IN8
reg_d[5] => Mux6.IN8
reg_d[6] => Mux5.IN8
reg_d[7] => Mux4.IN8
reg_d[8] => Mux3.IN8
reg_d[9] => Mux2.IN8
reg_d[10] => Mux1.IN8
reg_d[11] => Mux0.IN8
reg_e[0] => Mux11.IN9
reg_e[1] => Mux10.IN9
reg_e[2] => Mux9.IN9
reg_e[3] => Mux8.IN9
reg_e[4] => Mux7.IN9
reg_e[5] => Mux6.IN9
reg_e[6] => Mux5.IN9
reg_e[7] => Mux4.IN9
reg_e[8] => Mux3.IN9
reg_e[9] => Mux2.IN9
reg_e[10] => Mux1.IN9
reg_e[11] => Mux0.IN9
reg_f[0] => Mux11.IN10
reg_f[1] => Mux10.IN10
reg_f[2] => Mux9.IN10
reg_f[3] => Mux8.IN10
reg_f[4] => Mux7.IN10
reg_f[5] => Mux6.IN10
reg_f[6] => Mux5.IN10
reg_f[7] => Mux4.IN10
reg_f[8] => Mux3.IN10
reg_f[9] => Mux2.IN10
reg_f[10] => Mux1.IN10
reg_f[11] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_tone_generator:u_tone_generator
address_reset => frequency_count_out.IN1
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
wave_address[0] <= wave_address_in[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= wave_address_in[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= wave_address_in[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= wave_address_in[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= wave_address_in[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal2.IN0
reg_wave_length[0] => Equal5.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal2.IN1
reg_wave_length[1] => Equal5.IN0
reg_frequency_count[0] => frequency_count_out.DATAB
reg_frequency_count[1] => frequency_count_out.DATAB
reg_frequency_count[2] => frequency_count_out.DATAB
reg_frequency_count[3] => frequency_count_out.DATAB
reg_frequency_count[4] => frequency_count_out.DATAB
reg_frequency_count[5] => frequency_count_out.DATAB
reg_frequency_count[6] => frequency_count_out.DATAB
reg_frequency_count[7] => frequency_count_out.DATAB
reg_frequency_count[8] => frequency_count_out.DATAB
reg_frequency_count[9] => frequency_count_out.DATAB
reg_frequency_count[10] => frequency_count_out.DATAB
reg_frequency_count[11] => frequency_count_out.DATAB
wave_address_in[0] => Add1.IN14
wave_address_in[0] => wave_address_out.DATAA
wave_address_in[0] => wave_address[0].DATAIN
wave_address_in[0] => Equal3.IN3
wave_address_in[0] => Equal4.IN4
wave_address_in[0] => Equal6.IN5
wave_address_in[1] => Add1.IN13
wave_address_in[1] => wave_address_out.DATAA
wave_address_in[1] => wave_address[1].DATAIN
wave_address_in[1] => Equal3.IN2
wave_address_in[1] => Equal4.IN3
wave_address_in[1] => Equal6.IN4
wave_address_in[2] => Add1.IN12
wave_address_in[2] => wave_address_out.DATAA
wave_address_in[2] => wave_address[2].DATAIN
wave_address_in[2] => Equal3.IN1
wave_address_in[2] => Equal4.IN2
wave_address_in[2] => Equal6.IN3
wave_address_in[3] => Add1.IN11
wave_address_in[3] => wave_address_out.DATAA
wave_address_in[3] => wave_address[3].DATAIN
wave_address_in[3] => Equal3.IN0
wave_address_in[3] => Equal4.IN1
wave_address_in[3] => Equal6.IN2
wave_address_in[4] => Add1.IN10
wave_address_in[4] => wave_address_out.DATAA
wave_address_in[4] => wave_address[4].DATAIN
wave_address_in[4] => Equal4.IN0
wave_address_in[4] => Equal6.IN1
wave_address_in[5] => Add1.IN9
wave_address_in[5] => wave_address_out.DATAA
wave_address_in[5] => w_address_mask.DATAA
wave_address_in[5] => Equal6.IN0
wave_address_in[6] => Add1.IN8
wave_address_in[6] => wave_address_out.DATAA
wave_address_in[6] => w_address_mask.DATAA
wave_address_out[0] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[1] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[2] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[3] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[4] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[5] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[6] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_in[0] => Add0.IN24
frequency_count_in[0] => Equal0.IN11
frequency_count_in[1] => Add0.IN23
frequency_count_in[1] => Equal0.IN10
frequency_count_in[2] => Add0.IN22
frequency_count_in[2] => Equal0.IN9
frequency_count_in[3] => Add0.IN21
frequency_count_in[3] => Equal0.IN8
frequency_count_in[4] => Add0.IN20
frequency_count_in[4] => Equal0.IN7
frequency_count_in[5] => Add0.IN19
frequency_count_in[5] => Equal0.IN6
frequency_count_in[6] => Add0.IN18
frequency_count_in[6] => Equal0.IN5
frequency_count_in[7] => Add0.IN17
frequency_count_in[7] => Equal0.IN4
frequency_count_in[8] => Add0.IN16
frequency_count_in[8] => Equal0.IN3
frequency_count_in[9] => Add0.IN15
frequency_count_in[9] => Equal0.IN2
frequency_count_in[10] => Add0.IN14
frequency_count_in[10] => Equal0.IN1
frequency_count_in[11] => Add0.IN13
frequency_count_in[11] => Equal0.IN0
frequency_count_out[0] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[1] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[2] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[3] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[4] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[5] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[6] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[7] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[8] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[9] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[10] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[11] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1
nreset => ff_frequency_count_e[0].ACLR
nreset => ff_frequency_count_e[1].ACLR
nreset => ff_frequency_count_e[2].ACLR
nreset => ff_frequency_count_e[3].ACLR
nreset => ff_frequency_count_e[4].ACLR
nreset => ff_frequency_count_e[5].ACLR
nreset => ff_frequency_count_e[6].ACLR
nreset => ff_frequency_count_e[7].ACLR
nreset => ff_frequency_count_e[8].ACLR
nreset => ff_frequency_count_e[9].ACLR
nreset => ff_frequency_count_e[10].ACLR
nreset => ff_frequency_count_e[11].ACLR
nreset => ff_frequency_count_d[0].ACLR
nreset => ff_frequency_count_d[1].ACLR
nreset => ff_frequency_count_d[2].ACLR
nreset => ff_frequency_count_d[3].ACLR
nreset => ff_frequency_count_d[4].ACLR
nreset => ff_frequency_count_d[5].ACLR
nreset => ff_frequency_count_d[6].ACLR
nreset => ff_frequency_count_d[7].ACLR
nreset => ff_frequency_count_d[8].ACLR
nreset => ff_frequency_count_d[9].ACLR
nreset => ff_frequency_count_d[10].ACLR
nreset => ff_frequency_count_d[11].ACLR
nreset => ff_frequency_count_c[0].ACLR
nreset => ff_frequency_count_c[1].ACLR
nreset => ff_frequency_count_c[2].ACLR
nreset => ff_frequency_count_c[3].ACLR
nreset => ff_frequency_count_c[4].ACLR
nreset => ff_frequency_count_c[5].ACLR
nreset => ff_frequency_count_c[6].ACLR
nreset => ff_frequency_count_c[7].ACLR
nreset => ff_frequency_count_c[8].ACLR
nreset => ff_frequency_count_c[9].ACLR
nreset => ff_frequency_count_c[10].ACLR
nreset => ff_frequency_count_c[11].ACLR
nreset => ff_frequency_count_b[0].ACLR
nreset => ff_frequency_count_b[1].ACLR
nreset => ff_frequency_count_b[2].ACLR
nreset => ff_frequency_count_b[3].ACLR
nreset => ff_frequency_count_b[4].ACLR
nreset => ff_frequency_count_b[5].ACLR
nreset => ff_frequency_count_b[6].ACLR
nreset => ff_frequency_count_b[7].ACLR
nreset => ff_frequency_count_b[8].ACLR
nreset => ff_frequency_count_b[9].ACLR
nreset => ff_frequency_count_b[10].ACLR
nreset => ff_frequency_count_b[11].ACLR
nreset => ff_frequency_count_a[0].ACLR
nreset => ff_frequency_count_a[1].ACLR
nreset => ff_frequency_count_a[2].ACLR
nreset => ff_frequency_count_a[3].ACLR
nreset => ff_frequency_count_a[4].ACLR
nreset => ff_frequency_count_a[5].ACLR
nreset => ff_frequency_count_a[6].ACLR
nreset => ff_frequency_count_a[7].ACLR
nreset => ff_frequency_count_a[8].ACLR
nreset => ff_frequency_count_a[9].ACLR
nreset => ff_frequency_count_a[10].ACLR
nreset => ff_frequency_count_a[11].ACLR
nreset => ff_wave_address_e[0].ACLR
nreset => ff_wave_address_e[1].ACLR
nreset => ff_wave_address_e[2].ACLR
nreset => ff_wave_address_e[3].ACLR
nreset => ff_wave_address_e[4].ACLR
nreset => ff_wave_address_e[5].ACLR
nreset => ff_wave_address_e[6].ACLR
nreset => ff_wave_address_d[0].ACLR
nreset => ff_wave_address_d[1].ACLR
nreset => ff_wave_address_d[2].ACLR
nreset => ff_wave_address_d[3].ACLR
nreset => ff_wave_address_d[4].ACLR
nreset => ff_wave_address_d[5].ACLR
nreset => ff_wave_address_d[6].ACLR
nreset => ff_wave_address_c[0].ACLR
nreset => ff_wave_address_c[1].ACLR
nreset => ff_wave_address_c[2].ACLR
nreset => ff_wave_address_c[3].ACLR
nreset => ff_wave_address_c[4].ACLR
nreset => ff_wave_address_c[5].ACLR
nreset => ff_wave_address_c[6].ACLR
nreset => ff_wave_address_b[0].ACLR
nreset => ff_wave_address_b[1].ACLR
nreset => ff_wave_address_b[2].ACLR
nreset => ff_wave_address_b[3].ACLR
nreset => ff_wave_address_b[4].ACLR
nreset => ff_wave_address_b[5].ACLR
nreset => ff_wave_address_b[6].ACLR
nreset => ff_wave_address_a[0].ACLR
nreset => ff_wave_address_a[1].ACLR
nreset => ff_wave_address_a[2].ACLR
nreset => ff_wave_address_a[3].ACLR
nreset => ff_wave_address_a[4].ACLR
nreset => ff_wave_address_a[5].ACLR
nreset => ff_wave_address_a[6].ACLR
clk => ff_frequency_count_e[0].CLK
clk => ff_frequency_count_e[1].CLK
clk => ff_frequency_count_e[2].CLK
clk => ff_frequency_count_e[3].CLK
clk => ff_frequency_count_e[4].CLK
clk => ff_frequency_count_e[5].CLK
clk => ff_frequency_count_e[6].CLK
clk => ff_frequency_count_e[7].CLK
clk => ff_frequency_count_e[8].CLK
clk => ff_frequency_count_e[9].CLK
clk => ff_frequency_count_e[10].CLK
clk => ff_frequency_count_e[11].CLK
clk => ff_frequency_count_d[0].CLK
clk => ff_frequency_count_d[1].CLK
clk => ff_frequency_count_d[2].CLK
clk => ff_frequency_count_d[3].CLK
clk => ff_frequency_count_d[4].CLK
clk => ff_frequency_count_d[5].CLK
clk => ff_frequency_count_d[6].CLK
clk => ff_frequency_count_d[7].CLK
clk => ff_frequency_count_d[8].CLK
clk => ff_frequency_count_d[9].CLK
clk => ff_frequency_count_d[10].CLK
clk => ff_frequency_count_d[11].CLK
clk => ff_frequency_count_c[0].CLK
clk => ff_frequency_count_c[1].CLK
clk => ff_frequency_count_c[2].CLK
clk => ff_frequency_count_c[3].CLK
clk => ff_frequency_count_c[4].CLK
clk => ff_frequency_count_c[5].CLK
clk => ff_frequency_count_c[6].CLK
clk => ff_frequency_count_c[7].CLK
clk => ff_frequency_count_c[8].CLK
clk => ff_frequency_count_c[9].CLK
clk => ff_frequency_count_c[10].CLK
clk => ff_frequency_count_c[11].CLK
clk => ff_frequency_count_b[0].CLK
clk => ff_frequency_count_b[1].CLK
clk => ff_frequency_count_b[2].CLK
clk => ff_frequency_count_b[3].CLK
clk => ff_frequency_count_b[4].CLK
clk => ff_frequency_count_b[5].CLK
clk => ff_frequency_count_b[6].CLK
clk => ff_frequency_count_b[7].CLK
clk => ff_frequency_count_b[8].CLK
clk => ff_frequency_count_b[9].CLK
clk => ff_frequency_count_b[10].CLK
clk => ff_frequency_count_b[11].CLK
clk => ff_frequency_count_a[0].CLK
clk => ff_frequency_count_a[1].CLK
clk => ff_frequency_count_a[2].CLK
clk => ff_frequency_count_a[3].CLK
clk => ff_frequency_count_a[4].CLK
clk => ff_frequency_count_a[5].CLK
clk => ff_frequency_count_a[6].CLK
clk => ff_frequency_count_a[7].CLK
clk => ff_frequency_count_a[8].CLK
clk => ff_frequency_count_a[9].CLK
clk => ff_frequency_count_a[10].CLK
clk => ff_frequency_count_a[11].CLK
clk => ff_wave_address_e[0].CLK
clk => ff_wave_address_e[1].CLK
clk => ff_wave_address_e[2].CLK
clk => ff_wave_address_e[3].CLK
clk => ff_wave_address_e[4].CLK
clk => ff_wave_address_e[5].CLK
clk => ff_wave_address_e[6].CLK
clk => ff_wave_address_d[0].CLK
clk => ff_wave_address_d[1].CLK
clk => ff_wave_address_d[2].CLK
clk => ff_wave_address_d[3].CLK
clk => ff_wave_address_d[4].CLK
clk => ff_wave_address_d[5].CLK
clk => ff_wave_address_d[6].CLK
clk => ff_wave_address_c[0].CLK
clk => ff_wave_address_c[1].CLK
clk => ff_wave_address_c[2].CLK
clk => ff_wave_address_c[3].CLK
clk => ff_wave_address_c[4].CLK
clk => ff_wave_address_c[5].CLK
clk => ff_wave_address_c[6].CLK
clk => ff_wave_address_b[0].CLK
clk => ff_wave_address_b[1].CLK
clk => ff_wave_address_b[2].CLK
clk => ff_wave_address_b[3].CLK
clk => ff_wave_address_b[4].CLK
clk => ff_wave_address_b[5].CLK
clk => ff_wave_address_b[6].CLK
clk => ff_wave_address_a[0].CLK
clk => ff_wave_address_a[1].CLK
clk => ff_wave_address_a[2].CLK
clk => ff_wave_address_a[3].CLK
clk => ff_wave_address_a[4].CLK
clk => ff_wave_address_a[5].CLK
clk => ff_wave_address_a[6].CLK
active[0] => active[0].IN4
active[1] => active[1].IN4
active[2] => active[2].IN4
address_reset => address_reset.IN1
wave_address[0] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[1] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[2] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[3] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[4] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[5] <= wts_tone_generator:u_tone_generator.wave_address
wave_address[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_wave_length_a[0] => reg_wave_length_a[0].IN1
reg_wave_length_a[1] => reg_wave_length_a[1].IN1
reg_wave_length_b[0] => reg_wave_length_b[0].IN1
reg_wave_length_b[1] => reg_wave_length_b[1].IN1
reg_wave_length_c[0] => reg_wave_length_c[0].IN1
reg_wave_length_c[1] => reg_wave_length_c[1].IN1
reg_wave_length_d[0] => reg_wave_length_d[0].IN1
reg_wave_length_d[1] => reg_wave_length_d[1].IN1
reg_wave_length_e[0] => reg_wave_length_e[0].IN1
reg_wave_length_e[1] => reg_wave_length_e[1].IN1
reg_frequency_count_a[0] => reg_frequency_count_a[0].IN1
reg_frequency_count_a[1] => reg_frequency_count_a[1].IN1
reg_frequency_count_a[2] => reg_frequency_count_a[2].IN1
reg_frequency_count_a[3] => reg_frequency_count_a[3].IN1
reg_frequency_count_a[4] => reg_frequency_count_a[4].IN1
reg_frequency_count_a[5] => reg_frequency_count_a[5].IN1
reg_frequency_count_a[6] => reg_frequency_count_a[6].IN1
reg_frequency_count_a[7] => reg_frequency_count_a[7].IN1
reg_frequency_count_a[8] => reg_frequency_count_a[8].IN1
reg_frequency_count_a[9] => reg_frequency_count_a[9].IN1
reg_frequency_count_a[10] => reg_frequency_count_a[10].IN1
reg_frequency_count_a[11] => reg_frequency_count_a[11].IN1
reg_frequency_count_b[0] => reg_frequency_count_b[0].IN1
reg_frequency_count_b[1] => reg_frequency_count_b[1].IN1
reg_frequency_count_b[2] => reg_frequency_count_b[2].IN1
reg_frequency_count_b[3] => reg_frequency_count_b[3].IN1
reg_frequency_count_b[4] => reg_frequency_count_b[4].IN1
reg_frequency_count_b[5] => reg_frequency_count_b[5].IN1
reg_frequency_count_b[6] => reg_frequency_count_b[6].IN1
reg_frequency_count_b[7] => reg_frequency_count_b[7].IN1
reg_frequency_count_b[8] => reg_frequency_count_b[8].IN1
reg_frequency_count_b[9] => reg_frequency_count_b[9].IN1
reg_frequency_count_b[10] => reg_frequency_count_b[10].IN1
reg_frequency_count_b[11] => reg_frequency_count_b[11].IN1
reg_frequency_count_c[0] => reg_frequency_count_c[0].IN1
reg_frequency_count_c[1] => reg_frequency_count_c[1].IN1
reg_frequency_count_c[2] => reg_frequency_count_c[2].IN1
reg_frequency_count_c[3] => reg_frequency_count_c[3].IN1
reg_frequency_count_c[4] => reg_frequency_count_c[4].IN1
reg_frequency_count_c[5] => reg_frequency_count_c[5].IN1
reg_frequency_count_c[6] => reg_frequency_count_c[6].IN1
reg_frequency_count_c[7] => reg_frequency_count_c[7].IN1
reg_frequency_count_c[8] => reg_frequency_count_c[8].IN1
reg_frequency_count_c[9] => reg_frequency_count_c[9].IN1
reg_frequency_count_c[10] => reg_frequency_count_c[10].IN1
reg_frequency_count_c[11] => reg_frequency_count_c[11].IN1
reg_frequency_count_d[0] => reg_frequency_count_d[0].IN1
reg_frequency_count_d[1] => reg_frequency_count_d[1].IN1
reg_frequency_count_d[2] => reg_frequency_count_d[2].IN1
reg_frequency_count_d[3] => reg_frequency_count_d[3].IN1
reg_frequency_count_d[4] => reg_frequency_count_d[4].IN1
reg_frequency_count_d[5] => reg_frequency_count_d[5].IN1
reg_frequency_count_d[6] => reg_frequency_count_d[6].IN1
reg_frequency_count_d[7] => reg_frequency_count_d[7].IN1
reg_frequency_count_d[8] => reg_frequency_count_d[8].IN1
reg_frequency_count_d[9] => reg_frequency_count_d[9].IN1
reg_frequency_count_d[10] => reg_frequency_count_d[10].IN1
reg_frequency_count_d[11] => reg_frequency_count_d[11].IN1
reg_frequency_count_e[0] => reg_frequency_count_e[0].IN1
reg_frequency_count_e[1] => reg_frequency_count_e[1].IN1
reg_frequency_count_e[2] => reg_frequency_count_e[2].IN1
reg_frequency_count_e[3] => reg_frequency_count_e[3].IN1
reg_frequency_count_e[4] => reg_frequency_count_e[4].IN1
reg_frequency_count_e[5] => reg_frequency_count_e[5].IN1
reg_frequency_count_e[6] => reg_frequency_count_e[6].IN1
reg_frequency_count_e[7] => reg_frequency_count_e[7].IN1
reg_frequency_count_e[8] => reg_frequency_count_e[8].IN1
reg_frequency_count_e[9] => reg_frequency_count_e[9].IN1
reg_frequency_count_e[10] => reg_frequency_count_e[10].IN1
reg_frequency_count_e[11] => reg_frequency_count_e[11].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_length_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_address_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
result[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux6.IN5
reg_a[1] => Mux5.IN5
reg_a[2] => Mux4.IN5
reg_a[3] => Mux3.IN5
reg_a[4] => Mux2.IN5
reg_a[5] => Mux1.IN5
reg_a[6] => Mux0.IN5
reg_b[0] => Mux6.IN6
reg_b[1] => Mux5.IN6
reg_b[2] => Mux4.IN6
reg_b[3] => Mux3.IN6
reg_b[4] => Mux2.IN6
reg_b[5] => Mux1.IN6
reg_b[6] => Mux0.IN6
reg_c[0] => Mux6.IN7
reg_c[1] => Mux5.IN7
reg_c[2] => Mux4.IN7
reg_c[3] => Mux3.IN7
reg_c[4] => Mux2.IN7
reg_c[5] => Mux1.IN7
reg_c[6] => Mux0.IN7
reg_d[0] => Mux6.IN8
reg_d[1] => Mux5.IN8
reg_d[2] => Mux4.IN8
reg_d[3] => Mux3.IN8
reg_d[4] => Mux2.IN8
reg_d[5] => Mux1.IN8
reg_d[6] => Mux0.IN8
reg_e[0] => Mux6.IN9
reg_e[1] => Mux5.IN9
reg_e[2] => Mux4.IN9
reg_e[3] => Mux3.IN9
reg_e[4] => Mux2.IN9
reg_e[5] => Mux1.IN9
reg_e[6] => Mux0.IN9
reg_f[0] => Mux6.IN10
reg_f[1] => Mux5.IN10
reg_f[2] => Mux4.IN10
reg_f[3] => Mux3.IN10
reg_f[4] => Mux2.IN10
reg_f[5] => Mux1.IN10
reg_f[6] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_frequency_count_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux11.IN5
reg_a[1] => Mux10.IN5
reg_a[2] => Mux9.IN5
reg_a[3] => Mux8.IN5
reg_a[4] => Mux7.IN5
reg_a[5] => Mux6.IN5
reg_a[6] => Mux5.IN5
reg_a[7] => Mux4.IN5
reg_a[8] => Mux3.IN5
reg_a[9] => Mux2.IN5
reg_a[10] => Mux1.IN5
reg_a[11] => Mux0.IN5
reg_b[0] => Mux11.IN6
reg_b[1] => Mux10.IN6
reg_b[2] => Mux9.IN6
reg_b[3] => Mux8.IN6
reg_b[4] => Mux7.IN6
reg_b[5] => Mux6.IN6
reg_b[6] => Mux5.IN6
reg_b[7] => Mux4.IN6
reg_b[8] => Mux3.IN6
reg_b[9] => Mux2.IN6
reg_b[10] => Mux1.IN6
reg_b[11] => Mux0.IN6
reg_c[0] => Mux11.IN7
reg_c[1] => Mux10.IN7
reg_c[2] => Mux9.IN7
reg_c[3] => Mux8.IN7
reg_c[4] => Mux7.IN7
reg_c[5] => Mux6.IN7
reg_c[6] => Mux5.IN7
reg_c[7] => Mux4.IN7
reg_c[8] => Mux3.IN7
reg_c[9] => Mux2.IN7
reg_c[10] => Mux1.IN7
reg_c[11] => Mux0.IN7
reg_d[0] => Mux11.IN8
reg_d[1] => Mux10.IN8
reg_d[2] => Mux9.IN8
reg_d[3] => Mux8.IN8
reg_d[4] => Mux7.IN8
reg_d[5] => Mux6.IN8
reg_d[6] => Mux5.IN8
reg_d[7] => Mux4.IN8
reg_d[8] => Mux3.IN8
reg_d[9] => Mux2.IN8
reg_d[10] => Mux1.IN8
reg_d[11] => Mux0.IN8
reg_e[0] => Mux11.IN9
reg_e[1] => Mux10.IN9
reg_e[2] => Mux9.IN9
reg_e[3] => Mux8.IN9
reg_e[4] => Mux7.IN9
reg_e[5] => Mux6.IN9
reg_e[6] => Mux5.IN9
reg_e[7] => Mux4.IN9
reg_e[8] => Mux3.IN9
reg_e[9] => Mux2.IN9
reg_e[10] => Mux1.IN9
reg_e[11] => Mux0.IN9
reg_f[0] => Mux11.IN10
reg_f[1] => Mux10.IN10
reg_f[2] => Mux9.IN10
reg_f[3] => Mux8.IN10
reg_f[4] => Mux7.IN10
reg_f[5] => Mux6.IN10
reg_f[6] => Mux5.IN10
reg_f[7] => Mux4.IN10
reg_f[8] => Mux3.IN10
reg_f[9] => Mux2.IN10
reg_f[10] => Mux1.IN10
reg_f[11] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_frequency_counter_selector
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[0] => Mux4.IN4
active[0] => Mux5.IN4
active[0] => Mux6.IN4
active[0] => Mux7.IN4
active[0] => Mux8.IN4
active[0] => Mux9.IN4
active[0] => Mux10.IN4
active[0] => Mux11.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[1] => Mux4.IN3
active[1] => Mux5.IN3
active[1] => Mux6.IN3
active[1] => Mux7.IN3
active[1] => Mux8.IN3
active[1] => Mux9.IN3
active[1] => Mux10.IN3
active[1] => Mux11.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
active[2] => Mux4.IN2
active[2] => Mux5.IN2
active[2] => Mux6.IN2
active[2] => Mux7.IN2
active[2] => Mux8.IN2
active[2] => Mux9.IN2
active[2] => Mux10.IN2
active[2] => Mux11.IN2
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux11.IN5
reg_a[1] => Mux10.IN5
reg_a[2] => Mux9.IN5
reg_a[3] => Mux8.IN5
reg_a[4] => Mux7.IN5
reg_a[5] => Mux6.IN5
reg_a[6] => Mux5.IN5
reg_a[7] => Mux4.IN5
reg_a[8] => Mux3.IN5
reg_a[9] => Mux2.IN5
reg_a[10] => Mux1.IN5
reg_a[11] => Mux0.IN5
reg_b[0] => Mux11.IN6
reg_b[1] => Mux10.IN6
reg_b[2] => Mux9.IN6
reg_b[3] => Mux8.IN6
reg_b[4] => Mux7.IN6
reg_b[5] => Mux6.IN6
reg_b[6] => Mux5.IN6
reg_b[7] => Mux4.IN6
reg_b[8] => Mux3.IN6
reg_b[9] => Mux2.IN6
reg_b[10] => Mux1.IN6
reg_b[11] => Mux0.IN6
reg_c[0] => Mux11.IN7
reg_c[1] => Mux10.IN7
reg_c[2] => Mux9.IN7
reg_c[3] => Mux8.IN7
reg_c[4] => Mux7.IN7
reg_c[5] => Mux6.IN7
reg_c[6] => Mux5.IN7
reg_c[7] => Mux4.IN7
reg_c[8] => Mux3.IN7
reg_c[9] => Mux2.IN7
reg_c[10] => Mux1.IN7
reg_c[11] => Mux0.IN7
reg_d[0] => Mux11.IN8
reg_d[1] => Mux10.IN8
reg_d[2] => Mux9.IN8
reg_d[3] => Mux8.IN8
reg_d[4] => Mux7.IN8
reg_d[5] => Mux6.IN8
reg_d[6] => Mux5.IN8
reg_d[7] => Mux4.IN8
reg_d[8] => Mux3.IN8
reg_d[9] => Mux2.IN8
reg_d[10] => Mux1.IN8
reg_d[11] => Mux0.IN8
reg_e[0] => Mux11.IN9
reg_e[1] => Mux10.IN9
reg_e[2] => Mux9.IN9
reg_e[3] => Mux8.IN9
reg_e[4] => Mux7.IN9
reg_e[5] => Mux6.IN9
reg_e[6] => Mux5.IN9
reg_e[7] => Mux4.IN9
reg_e[8] => Mux3.IN9
reg_e[9] => Mux2.IN9
reg_e[10] => Mux1.IN9
reg_e[11] => Mux0.IN9
reg_f[0] => Mux11.IN10
reg_f[1] => Mux10.IN10
reg_f[2] => Mux9.IN10
reg_f[3] => Mux8.IN10
reg_f[4] => Mux7.IN10
reg_f[5] => Mux6.IN10
reg_f[6] => Mux5.IN10
reg_f[7] => Mux4.IN10
reg_f[8] => Mux3.IN10
reg_f[9] => Mux2.IN10
reg_f[10] => Mux1.IN10
reg_f[11] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_tone_generator:u_tone_generator
address_reset => frequency_count_out.IN1
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
address_reset => wave_address_out.OUTPUTSELECT
wave_address[0] <= wave_address_in[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= wave_address_in[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= wave_address_in[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= wave_address_in[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= wave_address_in[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal2.IN0
reg_wave_length[0] => Equal5.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal2.IN1
reg_wave_length[1] => Equal5.IN0
reg_frequency_count[0] => frequency_count_out.DATAB
reg_frequency_count[1] => frequency_count_out.DATAB
reg_frequency_count[2] => frequency_count_out.DATAB
reg_frequency_count[3] => frequency_count_out.DATAB
reg_frequency_count[4] => frequency_count_out.DATAB
reg_frequency_count[5] => frequency_count_out.DATAB
reg_frequency_count[6] => frequency_count_out.DATAB
reg_frequency_count[7] => frequency_count_out.DATAB
reg_frequency_count[8] => frequency_count_out.DATAB
reg_frequency_count[9] => frequency_count_out.DATAB
reg_frequency_count[10] => frequency_count_out.DATAB
reg_frequency_count[11] => frequency_count_out.DATAB
wave_address_in[0] => Add1.IN14
wave_address_in[0] => wave_address_out.DATAA
wave_address_in[0] => wave_address[0].DATAIN
wave_address_in[0] => Equal3.IN3
wave_address_in[0] => Equal4.IN4
wave_address_in[0] => Equal6.IN5
wave_address_in[1] => Add1.IN13
wave_address_in[1] => wave_address_out.DATAA
wave_address_in[1] => wave_address[1].DATAIN
wave_address_in[1] => Equal3.IN2
wave_address_in[1] => Equal4.IN3
wave_address_in[1] => Equal6.IN4
wave_address_in[2] => Add1.IN12
wave_address_in[2] => wave_address_out.DATAA
wave_address_in[2] => wave_address[2].DATAIN
wave_address_in[2] => Equal3.IN1
wave_address_in[2] => Equal4.IN2
wave_address_in[2] => Equal6.IN3
wave_address_in[3] => Add1.IN11
wave_address_in[3] => wave_address_out.DATAA
wave_address_in[3] => wave_address[3].DATAIN
wave_address_in[3] => Equal3.IN0
wave_address_in[3] => Equal4.IN1
wave_address_in[3] => Equal6.IN2
wave_address_in[4] => Add1.IN10
wave_address_in[4] => wave_address_out.DATAA
wave_address_in[4] => wave_address[4].DATAIN
wave_address_in[4] => Equal4.IN0
wave_address_in[4] => Equal6.IN1
wave_address_in[5] => Add1.IN9
wave_address_in[5] => wave_address_out.DATAA
wave_address_in[5] => w_address_mask.DATAA
wave_address_in[5] => Equal6.IN0
wave_address_in[6] => Add1.IN8
wave_address_in[6] => wave_address_out.DATAA
wave_address_in[6] => w_address_mask.DATAA
wave_address_out[0] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[1] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[2] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[3] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[4] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[5] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
wave_address_out[6] <= wave_address_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_in[0] => Add0.IN24
frequency_count_in[0] => Equal0.IN11
frequency_count_in[1] => Add0.IN23
frequency_count_in[1] => Equal0.IN10
frequency_count_in[2] => Add0.IN22
frequency_count_in[2] => Equal0.IN9
frequency_count_in[3] => Add0.IN21
frequency_count_in[3] => Equal0.IN8
frequency_count_in[4] => Add0.IN20
frequency_count_in[4] => Equal0.IN7
frequency_count_in[5] => Add0.IN19
frequency_count_in[5] => Equal0.IN6
frequency_count_in[6] => Add0.IN18
frequency_count_in[6] => Equal0.IN5
frequency_count_in[7] => Add0.IN17
frequency_count_in[7] => Equal0.IN4
frequency_count_in[8] => Add0.IN16
frequency_count_in[8] => Equal0.IN3
frequency_count_in[9] => Add0.IN15
frequency_count_in[9] => Equal0.IN2
frequency_count_in[10] => Add0.IN14
frequency_count_in[10] => Equal0.IN1
frequency_count_in[11] => Add0.IN13
frequency_count_in[11] => Equal0.IN0
frequency_count_out[0] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[1] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[2] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[3] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[4] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[5] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[6] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[7] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[8] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[9] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[10] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE
frequency_count_out[11] <= frequency_count_out.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector0
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
result[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux3.IN5
reg_a[1] => Mux2.IN5
reg_a[2] => Mux1.IN5
reg_a[3] => Mux0.IN5
reg_b[0] => Mux3.IN6
reg_b[1] => Mux2.IN6
reg_b[2] => Mux1.IN6
reg_b[3] => Mux0.IN6
reg_c[0] => Mux3.IN7
reg_c[1] => Mux2.IN7
reg_c[2] => Mux1.IN7
reg_c[3] => Mux0.IN7
reg_d[0] => Mux3.IN8
reg_d[1] => Mux2.IN8
reg_d[2] => Mux1.IN8
reg_d[3] => Mux0.IN8
reg_e[0] => Mux3.IN9
reg_e[1] => Mux2.IN9
reg_e[2] => Mux1.IN9
reg_e[3] => Mux0.IN9
reg_f[0] => Mux3.IN10
reg_f[1] => Mux2.IN10
reg_f[2] => Mux1.IN10
reg_f[3] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector1
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[0] => Mux2.IN4
active[0] => Mux3.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[1] => Mux2.IN3
active[1] => Mux3.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
active[2] => Mux2.IN2
active[2] => Mux3.IN2
result[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux3.IN5
reg_a[1] => Mux2.IN5
reg_a[2] => Mux1.IN5
reg_a[3] => Mux0.IN5
reg_b[0] => Mux3.IN6
reg_b[1] => Mux2.IN6
reg_b[2] => Mux1.IN6
reg_b[3] => Mux0.IN6
reg_c[0] => Mux3.IN7
reg_c[1] => Mux2.IN7
reg_c[2] => Mux1.IN7
reg_c[3] => Mux0.IN7
reg_d[0] => Mux3.IN8
reg_d[1] => Mux2.IN8
reg_d[2] => Mux1.IN8
reg_d[3] => Mux0.IN8
reg_e[0] => Mux3.IN9
reg_e[1] => Mux2.IN9
reg_e[2] => Mux1.IN9
reg_e[3] => Mux0.IN9
reg_f[0] => Mux3.IN10
reg_f[1] => Mux2.IN10
reg_f[2] => Mux1.IN10
reg_f[3] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_enable_selector0
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_enable_selector1
active[0] => Mux0.IN4
active[0] => Mux1.IN4
active[1] => Mux0.IN3
active[1] => Mux1.IN3
active[2] => Mux0.IN2
active[2] => Mux1.IN2
result[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux1.IN5
reg_a[1] => Mux0.IN5
reg_b[0] => Mux1.IN6
reg_b[1] => Mux0.IN6
reg_c[0] => Mux1.IN7
reg_c[1] => Mux0.IN7
reg_d[0] => Mux1.IN8
reg_d[1] => Mux0.IN8
reg_e[0] => Mux1.IN9
reg_e[1] => Mux0.IN9
reg_f[0] => Mux1.IN10
reg_f[1] => Mux0.IN10


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00
clk => ram_array.we_a.CLK
clk => ram_array.waddr_a[9].CLK
clk => ram_array.waddr_a[8].CLK
clk => ram_array.waddr_a[7].CLK
clk => ram_array.waddr_a[6].CLK
clk => ram_array.waddr_a[5].CLK
clk => ram_array.waddr_a[4].CLK
clk => ram_array.waddr_a[3].CLK
clk => ram_array.waddr_a[2].CLK
clk => ram_array.waddr_a[1].CLK
clk => ram_array.waddr_a[0].CLK
clk => ram_array.data_a[7].CLK
clk => ram_array.data_a[6].CLK
clk => ram_array.data_a[5].CLK
clk => ram_array.data_a[4].CLK
clk => ram_array.data_a[3].CLK
clk => ram_array.data_a[2].CLK
clk => ram_array.data_a[1].CLK
clk => ram_array.data_a[0].CLK
clk => ff_sram_q[0].CLK
clk => ff_sram_q[1].CLK
clk => ff_sram_q[2].CLK
clk => ff_sram_q[3].CLK
clk => ff_sram_q[4].CLK
clk => ff_sram_q[5].CLK
clk => ff_sram_q[6].CLK
clk => ff_sram_q[7].CLK
clk => ram_array.CLK0
sram_we => ram_array.we_a.DATAIN
sram_we => ff_sram_q[0].ENA
sram_we => ff_sram_q[1].ENA
sram_we => ff_sram_q[2].ENA
sram_we => ff_sram_q[3].ENA
sram_we => ff_sram_q[4].ENA
sram_we => ff_sram_q[5].ENA
sram_we => ff_sram_q[6].ENA
sram_we => ff_sram_q[7].ENA
sram_we => ram_array.WE
sram_a[0] => ram_array.waddr_a[0].DATAIN
sram_a[0] => ram_array.WADDR
sram_a[0] => ram_array.RADDR
sram_a[1] => ram_array.waddr_a[1].DATAIN
sram_a[1] => ram_array.WADDR1
sram_a[1] => ram_array.RADDR1
sram_a[2] => ram_array.waddr_a[2].DATAIN
sram_a[2] => ram_array.WADDR2
sram_a[2] => ram_array.RADDR2
sram_a[3] => ram_array.waddr_a[3].DATAIN
sram_a[3] => ram_array.WADDR3
sram_a[3] => ram_array.RADDR3
sram_a[4] => ram_array.waddr_a[4].DATAIN
sram_a[4] => ram_array.WADDR4
sram_a[4] => ram_array.RADDR4
sram_a[5] => ram_array.waddr_a[5].DATAIN
sram_a[5] => ram_array.WADDR5
sram_a[5] => ram_array.RADDR5
sram_a[6] => ram_array.waddr_a[6].DATAIN
sram_a[6] => ram_array.WADDR6
sram_a[6] => ram_array.RADDR6
sram_a[7] => ram_array.waddr_a[7].DATAIN
sram_a[7] => ram_array.WADDR7
sram_a[7] => ram_array.RADDR7
sram_a[8] => ram_array.waddr_a[8].DATAIN
sram_a[8] => ram_array.WADDR8
sram_a[8] => ram_array.RADDR8
sram_a[9] => ram_array.waddr_a[9].DATAIN
sram_a[9] => ram_array.WADDR9
sram_a[9] => ram_array.RADDR9
sram_d[0] => ram_array.data_a[0].DATAIN
sram_d[0] => ram_array.DATAIN
sram_d[1] => ram_array.data_a[1].DATAIN
sram_d[1] => ram_array.DATAIN1
sram_d[2] => ram_array.data_a[2].DATAIN
sram_d[2] => ram_array.DATAIN2
sram_d[3] => ram_array.data_a[3].DATAIN
sram_d[3] => ram_array.DATAIN3
sram_d[4] => ram_array.data_a[4].DATAIN
sram_d[4] => ram_array.DATAIN4
sram_d[5] => ram_array.data_a[5].DATAIN
sram_d[5] => ram_array.DATAIN5
sram_d[6] => ram_array.data_a[6].DATAIN
sram_d[6] => ram_array.DATAIN6
sram_d[7] => ram_array.data_a[7].DATAIN
sram_d[7] => ram_array.DATAIN7
sram_q[0] <= ff_sram_q[0].DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= ff_sram_q[1].DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= ff_sram_q[2].DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= ff_sram_q[3].DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= ff_sram_q[4].DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= ff_sram_q[5].DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= ff_sram_q[6].DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= ff_sram_q[7].DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10
clk => ram_array.we_a.CLK
clk => ram_array.waddr_a[9].CLK
clk => ram_array.waddr_a[8].CLK
clk => ram_array.waddr_a[7].CLK
clk => ram_array.waddr_a[6].CLK
clk => ram_array.waddr_a[5].CLK
clk => ram_array.waddr_a[4].CLK
clk => ram_array.waddr_a[3].CLK
clk => ram_array.waddr_a[2].CLK
clk => ram_array.waddr_a[1].CLK
clk => ram_array.waddr_a[0].CLK
clk => ram_array.data_a[7].CLK
clk => ram_array.data_a[6].CLK
clk => ram_array.data_a[5].CLK
clk => ram_array.data_a[4].CLK
clk => ram_array.data_a[3].CLK
clk => ram_array.data_a[2].CLK
clk => ram_array.data_a[1].CLK
clk => ram_array.data_a[0].CLK
clk => ff_sram_q[0].CLK
clk => ff_sram_q[1].CLK
clk => ff_sram_q[2].CLK
clk => ff_sram_q[3].CLK
clk => ff_sram_q[4].CLK
clk => ff_sram_q[5].CLK
clk => ff_sram_q[6].CLK
clk => ff_sram_q[7].CLK
clk => ram_array.CLK0
sram_we => ram_array.we_a.DATAIN
sram_we => ff_sram_q[0].ENA
sram_we => ff_sram_q[1].ENA
sram_we => ff_sram_q[2].ENA
sram_we => ff_sram_q[3].ENA
sram_we => ff_sram_q[4].ENA
sram_we => ff_sram_q[5].ENA
sram_we => ff_sram_q[6].ENA
sram_we => ff_sram_q[7].ENA
sram_we => ram_array.WE
sram_a[0] => ram_array.waddr_a[0].DATAIN
sram_a[0] => ram_array.WADDR
sram_a[0] => ram_array.RADDR
sram_a[1] => ram_array.waddr_a[1].DATAIN
sram_a[1] => ram_array.WADDR1
sram_a[1] => ram_array.RADDR1
sram_a[2] => ram_array.waddr_a[2].DATAIN
sram_a[2] => ram_array.WADDR2
sram_a[2] => ram_array.RADDR2
sram_a[3] => ram_array.waddr_a[3].DATAIN
sram_a[3] => ram_array.WADDR3
sram_a[3] => ram_array.RADDR3
sram_a[4] => ram_array.waddr_a[4].DATAIN
sram_a[4] => ram_array.WADDR4
sram_a[4] => ram_array.RADDR4
sram_a[5] => ram_array.waddr_a[5].DATAIN
sram_a[5] => ram_array.WADDR5
sram_a[5] => ram_array.RADDR5
sram_a[6] => ram_array.waddr_a[6].DATAIN
sram_a[6] => ram_array.WADDR6
sram_a[6] => ram_array.RADDR6
sram_a[7] => ram_array.waddr_a[7].DATAIN
sram_a[7] => ram_array.WADDR7
sram_a[7] => ram_array.RADDR7
sram_a[8] => ram_array.waddr_a[8].DATAIN
sram_a[8] => ram_array.WADDR8
sram_a[8] => ram_array.RADDR8
sram_a[9] => ram_array.waddr_a[9].DATAIN
sram_a[9] => ram_array.WADDR9
sram_a[9] => ram_array.RADDR9
sram_d[0] => ram_array.data_a[0].DATAIN
sram_d[0] => ram_array.DATAIN
sram_d[1] => ram_array.data_a[1].DATAIN
sram_d[1] => ram_array.DATAIN1
sram_d[2] => ram_array.data_a[2].DATAIN
sram_d[2] => ram_array.DATAIN2
sram_d[3] => ram_array.data_a[3].DATAIN
sram_d[3] => ram_array.DATAIN3
sram_d[4] => ram_array.data_a[4].DATAIN
sram_d[4] => ram_array.DATAIN4
sram_d[5] => ram_array.data_a[5].DATAIN
sram_d[5] => ram_array.DATAIN5
sram_d[6] => ram_array.data_a[6].DATAIN
sram_d[6] => ram_array.DATAIN6
sram_d[7] => ram_array.data_a[7].DATAIN
sram_d[7] => ram_array.DATAIN7
sram_q[0] <= ff_sram_q[0].DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= ff_sram_q[1].DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= ff_sram_q[2].DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= ff_sram_q[3].DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= ff_sram_q[4].DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= ff_sram_q[5].DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= ff_sram_q[6].DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= ff_sram_q[7].DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0
nreset => ff_channel[0].ACLR
nreset => ff_channel[1].ACLR
nreset => ff_channel[2].ACLR
nreset => ff_channel[3].ACLR
nreset => ff_channel[4].ACLR
nreset => ff_channel[5].ACLR
nreset => ff_channel[6].ACLR
nreset => ff_channel[7].ACLR
nreset => ff_channel_wave[0].ACLR
nreset => ff_channel_wave[1].ACLR
nreset => ff_channel_wave[2].ACLR
nreset => ff_channel_wave[3].ACLR
nreset => ff_channel_wave[4].ACLR
nreset => ff_channel_wave[5].ACLR
nreset => ff_channel_wave[6].ACLR
nreset => ff_channel_wave[7].ACLR
nreset => ff_envelope[0].ACLR
nreset => ff_envelope[1].ACLR
nreset => ff_envelope[2].ACLR
nreset => ff_envelope[3].ACLR
nreset => ff_envelope[4].ACLR
nreset => ff_envelope[5].ACLR
nreset => ff_envelope[6].ACLR
nreset => ff_wave[0].ACLR
nreset => ff_wave[1].ACLR
nreset => ff_wave[2].ACLR
nreset => ff_wave[3].ACLR
nreset => ff_wave[4].ACLR
nreset => ff_wave[5].ACLR
nreset => ff_wave[6].ACLR
nreset => ff_wave[7].ACLR
clk => ff_channel[0].CLK
clk => ff_channel[1].CLK
clk => ff_channel[2].CLK
clk => ff_channel[3].CLK
clk => ff_channel[4].CLK
clk => ff_channel[5].CLK
clk => ff_channel[6].CLK
clk => ff_channel[7].CLK
clk => ff_channel_wave[0].CLK
clk => ff_channel_wave[1].CLK
clk => ff_channel_wave[2].CLK
clk => ff_channel_wave[3].CLK
clk => ff_channel_wave[4].CLK
clk => ff_channel_wave[5].CLK
clk => ff_channel_wave[6].CLK
clk => ff_channel_wave[7].CLK
clk => ff_envelope[0].CLK
clk => ff_envelope[1].CLK
clk => ff_envelope[2].CLK
clk => ff_envelope[3].CLK
clk => ff_envelope[4].CLK
clk => ff_envelope[5].CLK
clk => ff_envelope[6].CLK
clk => ff_wave[0].CLK
clk => ff_wave[1].CLK
clk => ff_wave[2].CLK
clk => ff_wave[3].CLK
clk => ff_wave[4].CLK
clk => ff_wave[5].CLK
clk => ff_wave[6].CLK
clk => ff_wave[7].CLK
envelope[0] => ff_envelope.DATAB
envelope[1] => ff_envelope.DATAB
envelope[2] => ff_envelope.DATAB
envelope[3] => ff_envelope.DATAB
envelope[4] => ff_envelope.DATAB
envelope[5] => ff_envelope.DATAB
envelope[6] => ff_envelope.DATAB
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
sram_q[0] => ff_wave[0].DATAIN
sram_q[1] => ff_wave[1].DATAIN
sram_q[2] => ff_wave[2].DATAIN
sram_q[3] => ff_wave[3].DATAIN
sram_q[4] => ff_wave[4].DATAIN
sram_q[5] => ff_wave[5].DATAIN
sram_q[6] => ff_wave[6].DATAIN
sram_q[7] => ff_wave[7].DATAIN
channel[0] <= ff_channel[0].DB_MAX_OUTPUT_PORT_TYPE
channel[1] <= ff_channel[1].DB_MAX_OUTPUT_PORT_TYPE
channel[2] <= ff_channel[2].DB_MAX_OUTPUT_PORT_TYPE
channel[3] <= ff_channel[3].DB_MAX_OUTPUT_PORT_TYPE
channel[4] <= ff_channel[4].DB_MAX_OUTPUT_PORT_TYPE
channel[5] <= ff_channel[5].DB_MAX_OUTPUT_PORT_TYPE
channel[6] <= ff_channel[6].DB_MAX_OUTPUT_PORT_TYPE
channel[7] <= ff_channel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_volume[0] => Mult1.IN4
reg_volume[1] => Mult1.IN3
reg_volume[2] => Mult1.IN2
reg_volume[3] => Mult1.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1
nreset => ff_channel[0].ACLR
nreset => ff_channel[1].ACLR
nreset => ff_channel[2].ACLR
nreset => ff_channel[3].ACLR
nreset => ff_channel[4].ACLR
nreset => ff_channel[5].ACLR
nreset => ff_channel[6].ACLR
nreset => ff_channel[7].ACLR
nreset => ff_channel_wave[0].ACLR
nreset => ff_channel_wave[1].ACLR
nreset => ff_channel_wave[2].ACLR
nreset => ff_channel_wave[3].ACLR
nreset => ff_channel_wave[4].ACLR
nreset => ff_channel_wave[5].ACLR
nreset => ff_channel_wave[6].ACLR
nreset => ff_channel_wave[7].ACLR
nreset => ff_envelope[0].ACLR
nreset => ff_envelope[1].ACLR
nreset => ff_envelope[2].ACLR
nreset => ff_envelope[3].ACLR
nreset => ff_envelope[4].ACLR
nreset => ff_envelope[5].ACLR
nreset => ff_envelope[6].ACLR
nreset => ff_wave[0].ACLR
nreset => ff_wave[1].ACLR
nreset => ff_wave[2].ACLR
nreset => ff_wave[3].ACLR
nreset => ff_wave[4].ACLR
nreset => ff_wave[5].ACLR
nreset => ff_wave[6].ACLR
nreset => ff_wave[7].ACLR
clk => ff_channel[0].CLK
clk => ff_channel[1].CLK
clk => ff_channel[2].CLK
clk => ff_channel[3].CLK
clk => ff_channel[4].CLK
clk => ff_channel[5].CLK
clk => ff_channel[6].CLK
clk => ff_channel[7].CLK
clk => ff_channel_wave[0].CLK
clk => ff_channel_wave[1].CLK
clk => ff_channel_wave[2].CLK
clk => ff_channel_wave[3].CLK
clk => ff_channel_wave[4].CLK
clk => ff_channel_wave[5].CLK
clk => ff_channel_wave[6].CLK
clk => ff_channel_wave[7].CLK
clk => ff_envelope[0].CLK
clk => ff_envelope[1].CLK
clk => ff_envelope[2].CLK
clk => ff_envelope[3].CLK
clk => ff_envelope[4].CLK
clk => ff_envelope[5].CLK
clk => ff_envelope[6].CLK
clk => ff_wave[0].CLK
clk => ff_wave[1].CLK
clk => ff_wave[2].CLK
clk => ff_wave[3].CLK
clk => ff_wave[4].CLK
clk => ff_wave[5].CLK
clk => ff_wave[6].CLK
clk => ff_wave[7].CLK
envelope[0] => ff_envelope.DATAB
envelope[1] => ff_envelope.DATAB
envelope[2] => ff_envelope.DATAB
envelope[3] => ff_envelope.DATAB
envelope[4] => ff_envelope.DATAB
envelope[5] => ff_envelope.DATAB
envelope[6] => ff_envelope.DATAB
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
noise => ff_envelope.OUTPUTSELECT
sram_q[0] => ff_wave[0].DATAIN
sram_q[1] => ff_wave[1].DATAIN
sram_q[2] => ff_wave[2].DATAIN
sram_q[3] => ff_wave[3].DATAIN
sram_q[4] => ff_wave[4].DATAIN
sram_q[5] => ff_wave[5].DATAIN
sram_q[6] => ff_wave[6].DATAIN
sram_q[7] => ff_wave[7].DATAIN
channel[0] <= ff_channel[0].DB_MAX_OUTPUT_PORT_TYPE
channel[1] <= ff_channel[1].DB_MAX_OUTPUT_PORT_TYPE
channel[2] <= ff_channel[2].DB_MAX_OUTPUT_PORT_TYPE
channel[3] <= ff_channel[3].DB_MAX_OUTPUT_PORT_TYPE
channel[4] <= ff_channel[4].DB_MAX_OUTPUT_PORT_TYPE
channel[5] <= ff_channel[5].DB_MAX_OUTPUT_PORT_TYPE
channel[6] <= ff_channel[6].DB_MAX_OUTPUT_PORT_TYPE
channel[7] <= ff_channel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_volume[0] => Mult1.IN4
reg_volume[1] => Mult1.IN3
reg_volume[2] => Mult1.IN2
reg_volume[3] => Mult1.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer
nreset => ff_timer1_address[0].ACLR
nreset => ff_timer1_address[1].ACLR
nreset => ff_nint1.PRESET
nreset => ff_timer2_address[0].ACLR
nreset => ff_timer2_address[1].ACLR
nreset => ff_nint2.PRESET
clk => ff_timer2_address[0].CLK
clk => ff_timer2_address[1].CLK
clk => ff_nint2.CLK
clk => ff_timer1_address[0].CLK
clk => ff_timer1_address[1].CLK
clk => ff_nint1.CLK
timer1_trigger => always0.IN0
timer1_address[0] => ff_timer1_address.DATAB
timer1_address[1] => ff_timer1_address.DATAB
reg_timer1_enable => always0.IN1
reg_timer1_clear => ff_nint1.OUTPUTSELECT
reg_timer1_clear => ff_timer1_address[1].ENA
reg_timer1_clear => ff_timer1_address[0].ENA
timer1_status[0] <= <GND>
timer1_status[1] <= <GND>
timer1_status[2] <= <GND>
timer1_status[3] <= <GND>
timer1_status[4] <= ff_timer1_address[0].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[5] <= ff_timer1_address[1].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[6] <= <GND>
timer1_status[7] <= ff_nint1.DB_MAX_OUTPUT_PORT_TYPE
timer2_trigger => always1.IN0
timer2_address[0] => ff_timer2_address.DATAB
timer2_address[1] => ff_timer2_address.DATAB
reg_timer2_enable => always1.IN1
reg_timer2_clear => ff_nint2.OUTPUTSELECT
reg_timer2_clear => ff_timer2_address[0].ENA
reg_timer2_clear => ff_timer2_address[1].ENA
timer2_status[0] <= <GND>
timer2_status[1] <= <GND>
timer2_status[2] <= <GND>
timer2_status[3] <= <GND>
timer2_status[4] <= ff_timer2_address[0].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[5] <= ff_timer2_address[1].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[6] <= <GND>
timer2_status[7] <= ff_nint2.DB_MAX_OUTPUT_PORT_TYPE
nint <= nint.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register
nreset => reg_timer2_clear~reg0.ACLR
nreset => reg_timer2_enable~reg0.ACLR
nreset => reg_timer2_oneshot.ACLR
nreset => reg_timer2_channel[0]~reg0.ACLR
nreset => reg_timer2_channel[1]~reg0.ACLR
nreset => reg_timer2_channel[2]~reg0.ACLR
nreset => reg_timer2_channel[3]~reg0.ACLR
nreset => reg_timer1_clear~reg0.ACLR
nreset => reg_timer1_enable~reg0.ACLR
nreset => reg_timer1_oneshot.ACLR
nreset => reg_timer1_channel[0]~reg0.ACLR
nreset => reg_timer1_channel[1]~reg0.ACLR
nreset => reg_timer1_channel[2]~reg0.ACLR
nreset => reg_timer1_channel[3]~reg0.ACLR
nreset => reg_noise_frequency3[0]~reg0.ACLR
nreset => reg_noise_frequency3[1]~reg0.ACLR
nreset => reg_noise_frequency3[2]~reg0.ACLR
nreset => reg_noise_frequency3[3]~reg0.ACLR
nreset => reg_noise_frequency3[4]~reg0.ACLR
nreset => reg_noise_frequency2[0]~reg0.ACLR
nreset => reg_noise_frequency2[1]~reg0.ACLR
nreset => reg_noise_frequency2[2]~reg0.ACLR
nreset => reg_noise_frequency2[3]~reg0.ACLR
nreset => reg_noise_frequency2[4]~reg0.ACLR
nreset => reg_noise_frequency1[0]~reg0.ACLR
nreset => reg_noise_frequency1[1]~reg0.ACLR
nreset => reg_noise_frequency1[2]~reg0.ACLR
nreset => reg_noise_frequency1[3]~reg0.ACLR
nreset => reg_noise_frequency1[4]~reg0.ACLR
nreset => reg_noise_frequency0[0]~reg0.ACLR
nreset => reg_noise_frequency0[1]~reg0.ACLR
nreset => reg_noise_frequency0[2]~reg0.ACLR
nreset => reg_noise_frequency0[3]~reg0.ACLR
nreset => reg_noise_frequency0[4]~reg0.ACLR
nreset => ff_reg_frequency_count_e1[0].ACLR
nreset => ff_reg_frequency_count_e1[1].ACLR
nreset => ff_reg_frequency_count_e1[2].ACLR
nreset => ff_reg_frequency_count_e1[3].ACLR
nreset => ff_reg_frequency_count_e1[4].ACLR
nreset => ff_reg_frequency_count_e1[5].ACLR
nreset => ff_reg_frequency_count_e1[6].ACLR
nreset => ff_reg_frequency_count_e1[7].ACLR
nreset => ff_reg_frequency_count_e1[8].ACLR
nreset => ff_reg_frequency_count_e1[9].ACLR
nreset => ff_reg_frequency_count_e1[10].ACLR
nreset => ff_reg_frequency_count_e1[11].ACLR
nreset => ff_reg_wave_length_e1[0].ACLR
nreset => ff_reg_wave_length_e1[1].ACLR
nreset => ff_reg_sl_e1[0].ACLR
nreset => ff_reg_sl_e1[1].ACLR
nreset => ff_reg_sl_e1[2].ACLR
nreset => ff_reg_sl_e1[3].ACLR
nreset => ff_reg_sl_e1[4].ACLR
nreset => ff_reg_sl_e1[5].ACLR
nreset => ff_reg_rr_e1[0].ACLR
nreset => ff_reg_rr_e1[1].ACLR
nreset => ff_reg_rr_e1[2].ACLR
nreset => ff_reg_rr_e1[3].ACLR
nreset => ff_reg_rr_e1[4].ACLR
nreset => ff_reg_rr_e1[5].ACLR
nreset => ff_reg_rr_e1[6].ACLR
nreset => ff_reg_rr_e1[7].ACLR
nreset => ff_reg_sr_e1[0].ACLR
nreset => ff_reg_sr_e1[1].ACLR
nreset => ff_reg_sr_e1[2].ACLR
nreset => ff_reg_sr_e1[3].ACLR
nreset => ff_reg_sr_e1[4].ACLR
nreset => ff_reg_sr_e1[5].ACLR
nreset => ff_reg_sr_e1[6].ACLR
nreset => ff_reg_sr_e1[7].ACLR
nreset => ff_reg_dr_e1[0].ACLR
nreset => ff_reg_dr_e1[1].ACLR
nreset => ff_reg_dr_e1[2].ACLR
nreset => ff_reg_dr_e1[3].ACLR
nreset => ff_reg_dr_e1[4].ACLR
nreset => ff_reg_dr_e1[5].ACLR
nreset => ff_reg_dr_e1[6].ACLR
nreset => ff_reg_dr_e1[7].ACLR
nreset => ff_reg_ar_e1[0].ACLR
nreset => ff_reg_ar_e1[1].ACLR
nreset => ff_reg_ar_e1[2].ACLR
nreset => ff_reg_ar_e1[3].ACLR
nreset => ff_reg_ar_e1[4].ACLR
nreset => ff_reg_ar_e1[5].ACLR
nreset => ff_reg_ar_e1[6].ACLR
nreset => ff_reg_ar_e1[7].ACLR
nreset => ff_reg_clone_key_e1.PRESET
nreset => ff_reg_clone_wave_e1.PRESET
nreset => ff_reg_clone_noise_e1.PRESET
nreset => ff_reg_clone_adsr_e1.PRESET
nreset => ff_reg_clone_frequency_e1.PRESET
nreset => ff_reg_noise_sel_e1[0].ACLR
nreset => ff_reg_noise_sel_e1[1].ACLR
nreset => ff_reg_noise_enable_e1.ACLR
nreset => ff_reg_enable_e1[0].ACLR
nreset => ff_reg_enable_e1[1].ACLR
nreset => ff_reg_volume_e1[0].ACLR
nreset => ff_reg_volume_e1[1].ACLR
nreset => ff_reg_volume_e1[2].ACLR
nreset => ff_reg_volume_e1[3].ACLR
nreset => ff_reg_frequency_count_d1[0].ACLR
nreset => ff_reg_frequency_count_d1[1].ACLR
nreset => ff_reg_frequency_count_d1[2].ACLR
nreset => ff_reg_frequency_count_d1[3].ACLR
nreset => ff_reg_frequency_count_d1[4].ACLR
nreset => ff_reg_frequency_count_d1[5].ACLR
nreset => ff_reg_frequency_count_d1[6].ACLR
nreset => ff_reg_frequency_count_d1[7].ACLR
nreset => ff_reg_frequency_count_d1[8].ACLR
nreset => ff_reg_frequency_count_d1[9].ACLR
nreset => ff_reg_frequency_count_d1[10].ACLR
nreset => ff_reg_frequency_count_d1[11].ACLR
nreset => ff_reg_wave_length_d1[0].ACLR
nreset => ff_reg_wave_length_d1[1].ACLR
nreset => ff_reg_sl_d1[0].ACLR
nreset => ff_reg_sl_d1[1].ACLR
nreset => ff_reg_sl_d1[2].ACLR
nreset => ff_reg_sl_d1[3].ACLR
nreset => ff_reg_sl_d1[4].ACLR
nreset => ff_reg_sl_d1[5].ACLR
nreset => ff_reg_rr_d1[0].ACLR
nreset => ff_reg_rr_d1[1].ACLR
nreset => ff_reg_rr_d1[2].ACLR
nreset => ff_reg_rr_d1[3].ACLR
nreset => ff_reg_rr_d1[4].ACLR
nreset => ff_reg_rr_d1[5].ACLR
nreset => ff_reg_rr_d1[6].ACLR
nreset => ff_reg_rr_d1[7].ACLR
nreset => ff_reg_sr_d1[0].ACLR
nreset => ff_reg_sr_d1[1].ACLR
nreset => ff_reg_sr_d1[2].ACLR
nreset => ff_reg_sr_d1[3].ACLR
nreset => ff_reg_sr_d1[4].ACLR
nreset => ff_reg_sr_d1[5].ACLR
nreset => ff_reg_sr_d1[6].ACLR
nreset => ff_reg_sr_d1[7].ACLR
nreset => ff_reg_dr_d1[0].ACLR
nreset => ff_reg_dr_d1[1].ACLR
nreset => ff_reg_dr_d1[2].ACLR
nreset => ff_reg_dr_d1[3].ACLR
nreset => ff_reg_dr_d1[4].ACLR
nreset => ff_reg_dr_d1[5].ACLR
nreset => ff_reg_dr_d1[6].ACLR
nreset => ff_reg_dr_d1[7].ACLR
nreset => ff_reg_ar_d1[0].ACLR
nreset => ff_reg_ar_d1[1].ACLR
nreset => ff_reg_ar_d1[2].ACLR
nreset => ff_reg_ar_d1[3].ACLR
nreset => ff_reg_ar_d1[4].ACLR
nreset => ff_reg_ar_d1[5].ACLR
nreset => ff_reg_ar_d1[6].ACLR
nreset => ff_reg_ar_d1[7].ACLR
nreset => ff_reg_clone_key_d1.PRESET
nreset => ff_reg_clone_wave_d1.PRESET
nreset => ff_reg_clone_noise_d1.PRESET
nreset => ff_reg_clone_adsr_d1.PRESET
nreset => ff_reg_clone_frequency_d1.PRESET
nreset => ff_reg_noise_sel_d1[0].ACLR
nreset => ff_reg_noise_sel_d1[1].ACLR
nreset => ff_reg_noise_enable_d1.ACLR
nreset => ff_reg_enable_d1[0].ACLR
nreset => ff_reg_enable_d1[1].ACLR
nreset => ff_reg_volume_d1[0].ACLR
nreset => ff_reg_volume_d1[1].ACLR
nreset => ff_reg_volume_d1[2].ACLR
nreset => ff_reg_volume_d1[3].ACLR
nreset => ff_reg_frequency_count_c1[0].ACLR
nreset => ff_reg_frequency_count_c1[1].ACLR
nreset => ff_reg_frequency_count_c1[2].ACLR
nreset => ff_reg_frequency_count_c1[3].ACLR
nreset => ff_reg_frequency_count_c1[4].ACLR
nreset => ff_reg_frequency_count_c1[5].ACLR
nreset => ff_reg_frequency_count_c1[6].ACLR
nreset => ff_reg_frequency_count_c1[7].ACLR
nreset => ff_reg_frequency_count_c1[8].ACLR
nreset => ff_reg_frequency_count_c1[9].ACLR
nreset => ff_reg_frequency_count_c1[10].ACLR
nreset => ff_reg_frequency_count_c1[11].ACLR
nreset => ff_reg_wave_length_c1[0].ACLR
nreset => ff_reg_wave_length_c1[1].ACLR
nreset => ff_reg_sl_c1[0].ACLR
nreset => ff_reg_sl_c1[1].ACLR
nreset => ff_reg_sl_c1[2].ACLR
nreset => ff_reg_sl_c1[3].ACLR
nreset => ff_reg_sl_c1[4].ACLR
nreset => ff_reg_sl_c1[5].ACLR
nreset => ff_reg_rr_c1[0].ACLR
nreset => ff_reg_rr_c1[1].ACLR
nreset => ff_reg_rr_c1[2].ACLR
nreset => ff_reg_rr_c1[3].ACLR
nreset => ff_reg_rr_c1[4].ACLR
nreset => ff_reg_rr_c1[5].ACLR
nreset => ff_reg_rr_c1[6].ACLR
nreset => ff_reg_rr_c1[7].ACLR
nreset => ff_reg_sr_c1[0].ACLR
nreset => ff_reg_sr_c1[1].ACLR
nreset => ff_reg_sr_c1[2].ACLR
nreset => ff_reg_sr_c1[3].ACLR
nreset => ff_reg_sr_c1[4].ACLR
nreset => ff_reg_sr_c1[5].ACLR
nreset => ff_reg_sr_c1[6].ACLR
nreset => ff_reg_sr_c1[7].ACLR
nreset => ff_reg_dr_c1[0].ACLR
nreset => ff_reg_dr_c1[1].ACLR
nreset => ff_reg_dr_c1[2].ACLR
nreset => ff_reg_dr_c1[3].ACLR
nreset => ff_reg_dr_c1[4].ACLR
nreset => ff_reg_dr_c1[5].ACLR
nreset => ff_reg_dr_c1[6].ACLR
nreset => ff_reg_dr_c1[7].ACLR
nreset => ff_reg_ar_c1[0].ACLR
nreset => ff_reg_ar_c1[1].ACLR
nreset => ff_reg_ar_c1[2].ACLR
nreset => ff_reg_ar_c1[3].ACLR
nreset => ff_reg_ar_c1[4].ACLR
nreset => ff_reg_ar_c1[5].ACLR
nreset => ff_reg_ar_c1[6].ACLR
nreset => ff_reg_ar_c1[7].ACLR
nreset => ff_reg_clone_key_c1.PRESET
nreset => ff_reg_clone_wave_c1.PRESET
nreset => ff_reg_clone_noise_c1.PRESET
nreset => ff_reg_clone_adsr_c1.PRESET
nreset => ff_reg_clone_frequency_c1.PRESET
nreset => ff_reg_noise_sel_c1[0].ACLR
nreset => ff_reg_noise_sel_c1[1].ACLR
nreset => ff_reg_noise_enable_c1.ACLR
nreset => ff_reg_enable_c1[0].ACLR
nreset => ff_reg_enable_c1[1].ACLR
nreset => ff_reg_volume_c1[0].ACLR
nreset => ff_reg_volume_c1[1].ACLR
nreset => ff_reg_volume_c1[2].ACLR
nreset => ff_reg_volume_c1[3].ACLR
nreset => ff_reg_frequency_count_b1[0].ACLR
nreset => ff_reg_frequency_count_b1[1].ACLR
nreset => ff_reg_frequency_count_b1[2].ACLR
nreset => ff_reg_frequency_count_b1[3].ACLR
nreset => ff_reg_frequency_count_b1[4].ACLR
nreset => ff_reg_frequency_count_b1[5].ACLR
nreset => ff_reg_frequency_count_b1[6].ACLR
nreset => ff_reg_frequency_count_b1[7].ACLR
nreset => ff_reg_frequency_count_b1[8].ACLR
nreset => ff_reg_frequency_count_b1[9].ACLR
nreset => ff_reg_frequency_count_b1[10].ACLR
nreset => ff_reg_frequency_count_b1[11].ACLR
nreset => ff_reg_wave_length_b1[0].ACLR
nreset => ff_reg_wave_length_b1[1].ACLR
nreset => ff_reg_sl_b1[0].ACLR
nreset => ff_reg_sl_b1[1].ACLR
nreset => ff_reg_sl_b1[2].ACLR
nreset => ff_reg_sl_b1[3].ACLR
nreset => ff_reg_sl_b1[4].ACLR
nreset => ff_reg_sl_b1[5].ACLR
nreset => ff_reg_rr_b1[0].ACLR
nreset => ff_reg_rr_b1[1].ACLR
nreset => ff_reg_rr_b1[2].ACLR
nreset => ff_reg_rr_b1[3].ACLR
nreset => ff_reg_rr_b1[4].ACLR
nreset => ff_reg_rr_b1[5].ACLR
nreset => ff_reg_rr_b1[6].ACLR
nreset => ff_reg_rr_b1[7].ACLR
nreset => ff_reg_sr_b1[0].ACLR
nreset => ff_reg_sr_b1[1].ACLR
nreset => ff_reg_sr_b1[2].ACLR
nreset => ff_reg_sr_b1[3].ACLR
nreset => ff_reg_sr_b1[4].ACLR
nreset => ff_reg_sr_b1[5].ACLR
nreset => ff_reg_sr_b1[6].ACLR
nreset => ff_reg_sr_b1[7].ACLR
nreset => ff_reg_dr_b1[0].ACLR
nreset => ff_reg_dr_b1[1].ACLR
nreset => ff_reg_dr_b1[2].ACLR
nreset => ff_reg_dr_b1[3].ACLR
nreset => ff_reg_dr_b1[4].ACLR
nreset => ff_reg_dr_b1[5].ACLR
nreset => ff_reg_dr_b1[6].ACLR
nreset => ff_reg_dr_b1[7].ACLR
nreset => ff_reg_ar_b1[0].ACLR
nreset => ff_reg_ar_b1[1].ACLR
nreset => ff_reg_ar_b1[2].ACLR
nreset => ff_reg_ar_b1[3].ACLR
nreset => ff_reg_ar_b1[4].ACLR
nreset => ff_reg_ar_b1[5].ACLR
nreset => ff_reg_ar_b1[6].ACLR
nreset => ff_reg_ar_b1[7].ACLR
nreset => ff_reg_clone_key_b1.PRESET
nreset => ff_reg_clone_wave_b1.PRESET
nreset => ff_reg_clone_noise_b1.PRESET
nreset => ff_reg_clone_adsr_b1.PRESET
nreset => ff_reg_clone_frequency_b1.PRESET
nreset => ff_reg_noise_sel_b1[0].ACLR
nreset => ff_reg_noise_sel_b1[1].ACLR
nreset => ff_reg_noise_enable_b1.ACLR
nreset => ff_reg_enable_b1[0].ACLR
nreset => ff_reg_enable_b1[1].ACLR
nreset => ff_reg_volume_b1[0].ACLR
nreset => ff_reg_volume_b1[1].ACLR
nreset => ff_reg_volume_b1[2].ACLR
nreset => ff_reg_volume_b1[3].ACLR
nreset => ff_reg_frequency_count_a1[0].ACLR
nreset => ff_reg_frequency_count_a1[1].ACLR
nreset => ff_reg_frequency_count_a1[2].ACLR
nreset => ff_reg_frequency_count_a1[3].ACLR
nreset => ff_reg_frequency_count_a1[4].ACLR
nreset => ff_reg_frequency_count_a1[5].ACLR
nreset => ff_reg_frequency_count_a1[6].ACLR
nreset => ff_reg_frequency_count_a1[7].ACLR
nreset => ff_reg_frequency_count_a1[8].ACLR
nreset => ff_reg_frequency_count_a1[9].ACLR
nreset => ff_reg_frequency_count_a1[10].ACLR
nreset => ff_reg_frequency_count_a1[11].ACLR
nreset => ff_reg_wave_length_a1[0].ACLR
nreset => ff_reg_wave_length_a1[1].ACLR
nreset => ff_reg_sl_a1[0].ACLR
nreset => ff_reg_sl_a1[1].ACLR
nreset => ff_reg_sl_a1[2].ACLR
nreset => ff_reg_sl_a1[3].ACLR
nreset => ff_reg_sl_a1[4].ACLR
nreset => ff_reg_sl_a1[5].ACLR
nreset => ff_reg_rr_a1[0].ACLR
nreset => ff_reg_rr_a1[1].ACLR
nreset => ff_reg_rr_a1[2].ACLR
nreset => ff_reg_rr_a1[3].ACLR
nreset => ff_reg_rr_a1[4].ACLR
nreset => ff_reg_rr_a1[5].ACLR
nreset => ff_reg_rr_a1[6].ACLR
nreset => ff_reg_rr_a1[7].ACLR
nreset => ff_reg_sr_a1[0].ACLR
nreset => ff_reg_sr_a1[1].ACLR
nreset => ff_reg_sr_a1[2].ACLR
nreset => ff_reg_sr_a1[3].ACLR
nreset => ff_reg_sr_a1[4].ACLR
nreset => ff_reg_sr_a1[5].ACLR
nreset => ff_reg_sr_a1[6].ACLR
nreset => ff_reg_sr_a1[7].ACLR
nreset => ff_reg_dr_a1[0].ACLR
nreset => ff_reg_dr_a1[1].ACLR
nreset => ff_reg_dr_a1[2].ACLR
nreset => ff_reg_dr_a1[3].ACLR
nreset => ff_reg_dr_a1[4].ACLR
nreset => ff_reg_dr_a1[5].ACLR
nreset => ff_reg_dr_a1[6].ACLR
nreset => ff_reg_dr_a1[7].ACLR
nreset => ff_reg_ar_a1[0].ACLR
nreset => ff_reg_ar_a1[1].ACLR
nreset => ff_reg_ar_a1[2].ACLR
nreset => ff_reg_ar_a1[3].ACLR
nreset => ff_reg_ar_a1[4].ACLR
nreset => ff_reg_ar_a1[5].ACLR
nreset => ff_reg_ar_a1[6].ACLR
nreset => ff_reg_ar_a1[7].ACLR
nreset => ff_reg_clone_key_a1.PRESET
nreset => ff_reg_clone_wave_a1.PRESET
nreset => ff_reg_clone_noise_a1.PRESET
nreset => ff_reg_clone_adsr_a1.PRESET
nreset => ff_reg_clone_frequency_a1.PRESET
nreset => ff_reg_noise_sel_a1[0].ACLR
nreset => ff_reg_noise_sel_a1[1].ACLR
nreset => ff_reg_noise_enable_a1.ACLR
nreset => ff_reg_enable_a1[0].ACLR
nreset => ff_reg_enable_a1[1].ACLR
nreset => ff_reg_volume_a1[0].ACLR
nreset => ff_reg_volume_a1[1].ACLR
nreset => ff_reg_volume_a1[2].ACLR
nreset => ff_reg_volume_a1[3].ACLR
nreset => reg_frequency_count_e0[0]~reg0.ACLR
nreset => reg_frequency_count_e0[1]~reg0.ACLR
nreset => reg_frequency_count_e0[2]~reg0.ACLR
nreset => reg_frequency_count_e0[3]~reg0.ACLR
nreset => reg_frequency_count_e0[4]~reg0.ACLR
nreset => reg_frequency_count_e0[5]~reg0.ACLR
nreset => reg_frequency_count_e0[6]~reg0.ACLR
nreset => reg_frequency_count_e0[7]~reg0.ACLR
nreset => reg_frequency_count_e0[8]~reg0.ACLR
nreset => reg_frequency_count_e0[9]~reg0.ACLR
nreset => reg_frequency_count_e0[10]~reg0.ACLR
nreset => reg_frequency_count_e0[11]~reg0.ACLR
nreset => reg_wave_length_e0[0]~reg0.ACLR
nreset => reg_wave_length_e0[1]~reg0.ACLR
nreset => reg_sl_e0[0]~reg0.ACLR
nreset => reg_sl_e0[1]~reg0.ACLR
nreset => reg_sl_e0[2]~reg0.ACLR
nreset => reg_sl_e0[3]~reg0.ACLR
nreset => reg_sl_e0[4]~reg0.ACLR
nreset => reg_sl_e0[5]~reg0.ACLR
nreset => reg_rr_e0[0]~reg0.ACLR
nreset => reg_rr_e0[1]~reg0.ACLR
nreset => reg_rr_e0[2]~reg0.ACLR
nreset => reg_rr_e0[3]~reg0.ACLR
nreset => reg_rr_e0[4]~reg0.ACLR
nreset => reg_rr_e0[5]~reg0.ACLR
nreset => reg_rr_e0[6]~reg0.ACLR
nreset => reg_rr_e0[7]~reg0.ACLR
nreset => reg_sr_e0[0]~reg0.ACLR
nreset => reg_sr_e0[1]~reg0.ACLR
nreset => reg_sr_e0[2]~reg0.ACLR
nreset => reg_sr_e0[3]~reg0.ACLR
nreset => reg_sr_e0[4]~reg0.ACLR
nreset => reg_sr_e0[5]~reg0.ACLR
nreset => reg_sr_e0[6]~reg0.ACLR
nreset => reg_sr_e0[7]~reg0.ACLR
nreset => reg_dr_e0[0]~reg0.ACLR
nreset => reg_dr_e0[1]~reg0.ACLR
nreset => reg_dr_e0[2]~reg0.ACLR
nreset => reg_dr_e0[3]~reg0.ACLR
nreset => reg_dr_e0[4]~reg0.ACLR
nreset => reg_dr_e0[5]~reg0.ACLR
nreset => reg_dr_e0[6]~reg0.ACLR
nreset => reg_dr_e0[7]~reg0.ACLR
nreset => reg_ar_e0[0]~reg0.ACLR
nreset => reg_ar_e0[1]~reg0.ACLR
nreset => reg_ar_e0[2]~reg0.ACLR
nreset => reg_ar_e0[3]~reg0.ACLR
nreset => reg_ar_e0[4]~reg0.ACLR
nreset => reg_ar_e0[5]~reg0.ACLR
nreset => reg_ar_e0[6]~reg0.ACLR
nreset => reg_ar_e0[7]~reg0.ACLR
nreset => reg_noise_sel_e0[0]~reg0.ACLR
nreset => reg_noise_sel_e0[1]~reg0.ACLR
nreset => reg_noise_enable_e0~reg0.ACLR
nreset => reg_enable_e0[0]~reg0.ACLR
nreset => reg_enable_e0[1]~reg0.ACLR
nreset => reg_volume_e0[0]~reg0.ACLR
nreset => reg_volume_e0[1]~reg0.ACLR
nreset => reg_volume_e0[2]~reg0.ACLR
nreset => reg_volume_e0[3]~reg0.ACLR
nreset => reg_frequency_count_d0[0]~reg0.ACLR
nreset => reg_frequency_count_d0[1]~reg0.ACLR
nreset => reg_frequency_count_d0[2]~reg0.ACLR
nreset => reg_frequency_count_d0[3]~reg0.ACLR
nreset => reg_frequency_count_d0[4]~reg0.ACLR
nreset => reg_frequency_count_d0[5]~reg0.ACLR
nreset => reg_frequency_count_d0[6]~reg0.ACLR
nreset => reg_frequency_count_d0[7]~reg0.ACLR
nreset => reg_frequency_count_d0[8]~reg0.ACLR
nreset => reg_frequency_count_d0[9]~reg0.ACLR
nreset => reg_frequency_count_d0[10]~reg0.ACLR
nreset => reg_frequency_count_d0[11]~reg0.ACLR
nreset => reg_wave_length_d0[0]~reg0.ACLR
nreset => reg_wave_length_d0[1]~reg0.ACLR
nreset => reg_sl_d0[0]~reg0.ACLR
nreset => reg_sl_d0[1]~reg0.ACLR
nreset => reg_sl_d0[2]~reg0.ACLR
nreset => reg_sl_d0[3]~reg0.ACLR
nreset => reg_sl_d0[4]~reg0.ACLR
nreset => reg_sl_d0[5]~reg0.ACLR
nreset => reg_rr_d0[0]~reg0.ACLR
nreset => reg_rr_d0[1]~reg0.ACLR
nreset => reg_rr_d0[2]~reg0.ACLR
nreset => reg_rr_d0[3]~reg0.ACLR
nreset => reg_rr_d0[4]~reg0.ACLR
nreset => reg_rr_d0[5]~reg0.ACLR
nreset => reg_rr_d0[6]~reg0.ACLR
nreset => reg_rr_d0[7]~reg0.ACLR
nreset => reg_sr_d0[0]~reg0.ACLR
nreset => reg_sr_d0[1]~reg0.ACLR
nreset => reg_sr_d0[2]~reg0.ACLR
nreset => reg_sr_d0[3]~reg0.ACLR
nreset => reg_sr_d0[4]~reg0.ACLR
nreset => reg_sr_d0[5]~reg0.ACLR
nreset => reg_sr_d0[6]~reg0.ACLR
nreset => reg_sr_d0[7]~reg0.ACLR
nreset => reg_dr_d0[0]~reg0.ACLR
nreset => reg_dr_d0[1]~reg0.ACLR
nreset => reg_dr_d0[2]~reg0.ACLR
nreset => reg_dr_d0[3]~reg0.ACLR
nreset => reg_dr_d0[4]~reg0.ACLR
nreset => reg_dr_d0[5]~reg0.ACLR
nreset => reg_dr_d0[6]~reg0.ACLR
nreset => reg_dr_d0[7]~reg0.ACLR
nreset => reg_noise_sel_d0[0]~reg0.ACLR
nreset => reg_noise_sel_d0[1]~reg0.ACLR
nreset => reg_noise_enable_d0~reg0.ACLR
nreset => reg_enable_d0[0]~reg0.ACLR
nreset => reg_enable_d0[1]~reg0.ACLR
nreset => reg_volume_d0[0]~reg0.ACLR
nreset => reg_volume_d0[1]~reg0.ACLR
nreset => reg_volume_d0[2]~reg0.ACLR
nreset => reg_volume_d0[3]~reg0.ACLR
nreset => reg_frequency_count_c0[0]~reg0.ACLR
nreset => reg_frequency_count_c0[1]~reg0.ACLR
nreset => reg_frequency_count_c0[2]~reg0.ACLR
nreset => reg_frequency_count_c0[3]~reg0.ACLR
nreset => reg_frequency_count_c0[4]~reg0.ACLR
nreset => reg_frequency_count_c0[5]~reg0.ACLR
nreset => reg_frequency_count_c0[6]~reg0.ACLR
nreset => reg_frequency_count_c0[7]~reg0.ACLR
nreset => reg_frequency_count_c0[8]~reg0.ACLR
nreset => reg_frequency_count_c0[9]~reg0.ACLR
nreset => reg_frequency_count_c0[10]~reg0.ACLR
nreset => reg_frequency_count_c0[11]~reg0.ACLR
nreset => reg_wave_length_c0[0]~reg0.ACLR
nreset => reg_wave_length_c0[1]~reg0.ACLR
nreset => reg_sl_c0[0]~reg0.ACLR
nreset => reg_sl_c0[1]~reg0.ACLR
nreset => reg_sl_c0[2]~reg0.ACLR
nreset => reg_sl_c0[3]~reg0.ACLR
nreset => reg_sl_c0[4]~reg0.ACLR
nreset => reg_sl_c0[5]~reg0.ACLR
nreset => reg_rr_c0[0]~reg0.ACLR
nreset => reg_rr_c0[1]~reg0.ACLR
nreset => reg_rr_c0[2]~reg0.ACLR
nreset => reg_rr_c0[3]~reg0.ACLR
nreset => reg_rr_c0[4]~reg0.ACLR
nreset => reg_rr_c0[5]~reg0.ACLR
nreset => reg_rr_c0[6]~reg0.ACLR
nreset => reg_rr_c0[7]~reg0.ACLR
nreset => reg_sr_c0[0]~reg0.ACLR
nreset => reg_sr_c0[1]~reg0.ACLR
nreset => reg_sr_c0[2]~reg0.ACLR
nreset => reg_sr_c0[3]~reg0.ACLR
nreset => reg_sr_c0[4]~reg0.ACLR
nreset => reg_sr_c0[5]~reg0.ACLR
nreset => reg_sr_c0[6]~reg0.ACLR
nreset => reg_sr_c0[7]~reg0.ACLR
nreset => reg_dr_c0[0]~reg0.ACLR
nreset => reg_dr_c0[1]~reg0.ACLR
nreset => reg_dr_c0[2]~reg0.ACLR
nreset => reg_dr_c0[3]~reg0.ACLR
nreset => reg_dr_c0[4]~reg0.ACLR
nreset => reg_dr_c0[5]~reg0.ACLR
nreset => reg_dr_c0[6]~reg0.ACLR
nreset => reg_dr_c0[7]~reg0.ACLR
nreset => reg_ar_c0[0]~reg0.ACLR
nreset => reg_ar_c0[1]~reg0.ACLR
nreset => reg_ar_c0[2]~reg0.ACLR
nreset => reg_ar_c0[3]~reg0.ACLR
nreset => reg_ar_c0[4]~reg0.ACLR
nreset => reg_ar_c0[5]~reg0.ACLR
nreset => reg_ar_c0[6]~reg0.ACLR
nreset => reg_ar_c0[7]~reg0.ACLR
nreset => reg_noise_sel_c0[0]~reg0.ACLR
nreset => reg_noise_sel_c0[1]~reg0.ACLR
nreset => reg_noise_enable_c0~reg0.ACLR
nreset => reg_enable_c0[0]~reg0.ACLR
nreset => reg_enable_c0[1]~reg0.ACLR
nreset => reg_volume_c0[0]~reg0.ACLR
nreset => reg_volume_c0[1]~reg0.ACLR
nreset => reg_volume_c0[2]~reg0.ACLR
nreset => reg_volume_c0[3]~reg0.ACLR
nreset => reg_frequency_count_b0[0]~reg0.ACLR
nreset => reg_frequency_count_b0[1]~reg0.ACLR
nreset => reg_frequency_count_b0[2]~reg0.ACLR
nreset => reg_frequency_count_b0[3]~reg0.ACLR
nreset => reg_frequency_count_b0[4]~reg0.ACLR
nreset => reg_frequency_count_b0[5]~reg0.ACLR
nreset => reg_frequency_count_b0[6]~reg0.ACLR
nreset => reg_frequency_count_b0[7]~reg0.ACLR
nreset => reg_frequency_count_b0[8]~reg0.ACLR
nreset => reg_frequency_count_b0[9]~reg0.ACLR
nreset => reg_frequency_count_b0[10]~reg0.ACLR
nreset => reg_frequency_count_b0[11]~reg0.ACLR
nreset => reg_wave_length_b0[0]~reg0.ACLR
nreset => reg_wave_length_b0[1]~reg0.ACLR
nreset => reg_sl_b0[0]~reg0.ACLR
nreset => reg_sl_b0[1]~reg0.ACLR
nreset => reg_sl_b0[2]~reg0.ACLR
nreset => reg_sl_b0[3]~reg0.ACLR
nreset => reg_sl_b0[4]~reg0.ACLR
nreset => reg_sl_b0[5]~reg0.ACLR
nreset => reg_rr_b0[0]~reg0.ACLR
nreset => reg_rr_b0[1]~reg0.ACLR
nreset => reg_rr_b0[2]~reg0.ACLR
nreset => reg_rr_b0[3]~reg0.ACLR
nreset => reg_rr_b0[4]~reg0.ACLR
nreset => reg_rr_b0[5]~reg0.ACLR
nreset => reg_rr_b0[6]~reg0.ACLR
nreset => reg_rr_b0[7]~reg0.ACLR
nreset => reg_sr_b0[0]~reg0.ACLR
nreset => reg_sr_b0[1]~reg0.ACLR
nreset => reg_sr_b0[2]~reg0.ACLR
nreset => reg_sr_b0[3]~reg0.ACLR
nreset => reg_sr_b0[4]~reg0.ACLR
nreset => reg_sr_b0[5]~reg0.ACLR
nreset => reg_sr_b0[6]~reg0.ACLR
nreset => reg_sr_b0[7]~reg0.ACLR
nreset => reg_dr_b0[0]~reg0.ACLR
nreset => reg_dr_b0[1]~reg0.ACLR
nreset => reg_dr_b0[2]~reg0.ACLR
nreset => reg_dr_b0[3]~reg0.ACLR
nreset => reg_dr_b0[4]~reg0.ACLR
nreset => reg_dr_b0[5]~reg0.ACLR
nreset => reg_dr_b0[6]~reg0.ACLR
nreset => reg_dr_b0[7]~reg0.ACLR
nreset => reg_ar_b0[0]~reg0.ACLR
nreset => reg_ar_b0[1]~reg0.ACLR
nreset => reg_ar_b0[2]~reg0.ACLR
nreset => reg_ar_b0[3]~reg0.ACLR
nreset => reg_ar_b0[4]~reg0.ACLR
nreset => reg_ar_b0[5]~reg0.ACLR
nreset => reg_ar_b0[6]~reg0.ACLR
nreset => reg_ar_b0[7]~reg0.ACLR
nreset => reg_noise_sel_b0[0]~reg0.ACLR
nreset => reg_noise_sel_b0[1]~reg0.ACLR
nreset => reg_noise_enable_b0~reg0.ACLR
nreset => reg_enable_b0[0]~reg0.ACLR
nreset => reg_enable_b0[1]~reg0.ACLR
nreset => reg_volume_b0[0]~reg0.ACLR
nreset => reg_volume_b0[1]~reg0.ACLR
nreset => reg_volume_b0[2]~reg0.ACLR
nreset => reg_volume_b0[3]~reg0.ACLR
nreset => reg_frequency_count_a0[0]~reg0.ACLR
nreset => reg_frequency_count_a0[1]~reg0.ACLR
nreset => reg_frequency_count_a0[2]~reg0.ACLR
nreset => reg_frequency_count_a0[3]~reg0.ACLR
nreset => reg_frequency_count_a0[4]~reg0.ACLR
nreset => reg_frequency_count_a0[5]~reg0.ACLR
nreset => reg_frequency_count_a0[6]~reg0.ACLR
nreset => reg_frequency_count_a0[7]~reg0.ACLR
nreset => reg_frequency_count_a0[8]~reg0.ACLR
nreset => reg_frequency_count_a0[9]~reg0.ACLR
nreset => reg_frequency_count_a0[10]~reg0.ACLR
nreset => reg_frequency_count_a0[11]~reg0.ACLR
nreset => reg_wave_length_a0[0]~reg0.ACLR
nreset => reg_wave_length_a0[1]~reg0.ACLR
nreset => reg_sl_a0[0]~reg0.ACLR
nreset => reg_sl_a0[1]~reg0.ACLR
nreset => reg_sl_a0[2]~reg0.ACLR
nreset => reg_sl_a0[3]~reg0.ACLR
nreset => reg_sl_a0[4]~reg0.ACLR
nreset => reg_sl_a0[5]~reg0.ACLR
nreset => reg_rr_a0[0]~reg0.ACLR
nreset => reg_rr_a0[1]~reg0.ACLR
nreset => reg_rr_a0[2]~reg0.ACLR
nreset => reg_rr_a0[3]~reg0.ACLR
nreset => reg_rr_a0[4]~reg0.ACLR
nreset => reg_rr_a0[5]~reg0.ACLR
nreset => reg_rr_a0[6]~reg0.ACLR
nreset => reg_rr_a0[7]~reg0.ACLR
nreset => reg_sr_a0[0]~reg0.ACLR
nreset => reg_sr_a0[1]~reg0.ACLR
nreset => reg_sr_a0[2]~reg0.ACLR
nreset => reg_sr_a0[3]~reg0.ACLR
nreset => reg_sr_a0[4]~reg0.ACLR
nreset => reg_sr_a0[5]~reg0.ACLR
nreset => reg_sr_a0[6]~reg0.ACLR
nreset => reg_sr_a0[7]~reg0.ACLR
nreset => reg_dr_a0[0]~reg0.ACLR
nreset => reg_dr_a0[1]~reg0.ACLR
nreset => reg_dr_a0[2]~reg0.ACLR
nreset => reg_dr_a0[3]~reg0.ACLR
nreset => reg_dr_a0[4]~reg0.ACLR
nreset => reg_dr_a0[5]~reg0.ACLR
nreset => reg_dr_a0[6]~reg0.ACLR
nreset => reg_dr_a0[7]~reg0.ACLR
nreset => reg_ar_a0[0]~reg0.ACLR
nreset => reg_ar_a0[1]~reg0.ACLR
nreset => reg_ar_a0[2]~reg0.ACLR
nreset => reg_ar_a0[3]~reg0.ACLR
nreset => reg_ar_a0[4]~reg0.ACLR
nreset => reg_ar_a0[5]~reg0.ACLR
nreset => reg_ar_a0[6]~reg0.ACLR
nreset => reg_ar_a0[7]~reg0.ACLR
nreset => reg_noise_sel_a0[0]~reg0.ACLR
nreset => reg_noise_sel_a0[1]~reg0.ACLR
nreset => reg_noise_enable_a0~reg0.ACLR
nreset => reg_enable_a0[0]~reg0.ACLR
nreset => reg_enable_a0[1]~reg0.ACLR
nreset => reg_volume_a0[0]~reg0.ACLR
nreset => reg_volume_a0[1]~reg0.ACLR
nreset => reg_volume_a0[2]~reg0.ACLR
nreset => reg_volume_a0[3]~reg0.ACLR
nreset => ff_ch_e1_key_off.ACLR
nreset => ff_ch_e1_key_release.ACLR
nreset => ff_ch_e1_key_on.ACLR
nreset => ff_ch_d1_key_off.ACLR
nreset => ff_ch_d1_key_release.ACLR
nreset => ff_ch_d1_key_on.ACLR
nreset => ff_ch_c1_key_off.ACLR
nreset => ff_ch_c1_key_release.ACLR
nreset => ff_ch_c1_key_on.ACLR
nreset => ff_ch_b1_key_off.ACLR
nreset => ff_ch_b1_key_release.ACLR
nreset => ff_ch_b1_key_on.ACLR
nreset => ff_ch_a1_key_off.ACLR
nreset => ff_ch_a1_key_release.ACLR
nreset => ff_ch_a1_key_on.ACLR
nreset => ch_e0_key_off~reg0.ACLR
nreset => ch_e0_key_release~reg0.ACLR
nreset => ch_e0_key_on~reg0.ACLR
nreset => ch_d0_key_off~reg0.ACLR
nreset => ch_d0_key_release~reg0.ACLR
nreset => ch_d0_key_on~reg0.ACLR
nreset => ch_c0_key_off~reg0.ACLR
nreset => ch_c0_key_release~reg0.ACLR
nreset => ch_c0_key_on~reg0.ACLR
nreset => ch_b0_key_off~reg0.ACLR
nreset => ch_b0_key_release~reg0.ACLR
nreset => ch_b0_key_on~reg0.ACLR
nreset => ch_a0_key_off~reg0.ACLR
nreset => ch_a0_key_release~reg0.ACLR
nreset => ch_a0_key_on~reg0.ACLR
nreset => sram_we~reg0.ACLR
nreset => sram_oe~reg0.ACLR
nreset => sram_d[0]~reg0.ACLR
nreset => sram_d[1]~reg0.ACLR
nreset => sram_d[2]~reg0.ACLR
nreset => sram_d[3]~reg0.ACLR
nreset => sram_d[4]~reg0.ACLR
nreset => sram_d[5]~reg0.ACLR
nreset => sram_d[6]~reg0.ACLR
nreset => sram_d[7]~reg0.ACLR
nreset => sram_a[0]~reg0.ACLR
nreset => sram_a[1]~reg0.ACLR
nreset => sram_a[2]~reg0.ACLR
nreset => sram_a[3]~reg0.ACLR
nreset => sram_a[4]~reg0.ACLR
nreset => sram_a[5]~reg0.ACLR
nreset => sram_a[6]~reg0.ACLR
nreset => sram_id[0]~reg0.ACLR
nreset => sram_id[1]~reg0.ACLR
nreset => sram_id[2]~reg0.ACLR
nreset => sram_id[3]~reg0.ACLR
nreset => ext_memory_nactive~reg0.PRESET
nreset => reg_ram_mode3.ACLR
nreset => reg_ram_mode2.ACLR
nreset => reg_ram_mode1.ACLR
nreset => reg_ram_mode0.ACLR
nreset => reg_scci_enable.ACLR
nreset => reg_wts_enable.ACLR
nreset => reg_bank3[0].PRESET
nreset => reg_bank3[1].PRESET
nreset => reg_bank3[2].ACLR
nreset => reg_bank3[3].ACLR
nreset => reg_bank3[4].ACLR
nreset => reg_bank3[5].ACLR
nreset => reg_bank3[6].ACLR
nreset => reg_bank3[7].ACLR
nreset => reg_bank2[0].ACLR
nreset => reg_bank2[1].PRESET
nreset => reg_bank2[2].ACLR
nreset => reg_bank2[3].ACLR
nreset => reg_bank2[4].ACLR
nreset => reg_bank2[5].ACLR
nreset => reg_bank2[6].ACLR
nreset => reg_bank2[7].ACLR
nreset => reg_bank1[0].PRESET
nreset => reg_bank1[1].ACLR
nreset => reg_bank1[2].ACLR
nreset => reg_bank1[3].ACLR
nreset => reg_bank1[4].ACLR
nreset => reg_bank1[5].ACLR
nreset => reg_bank1[6].ACLR
nreset => reg_bank1[7].ACLR
nreset => reg_bank0[0].ACLR
nreset => reg_bank0[1].ACLR
nreset => reg_bank0[2].ACLR
nreset => reg_bank0[3].ACLR
nreset => reg_bank0[4].ACLR
nreset => reg_bank0[5].ACLR
nreset => reg_bank0[6].ACLR
nreset => reg_bank0[7].ACLR
clk => ff_rddata[0].CLK
clk => ff_rddata[1].CLK
clk => ff_rddata[2].CLK
clk => ff_rddata[3].CLK
clk => ff_rddata[4].CLK
clk => ff_rddata[5].CLK
clk => ff_rddata[6].CLK
clk => ff_rddata[7].CLK
clk => reg_timer2_clear~reg0.CLK
clk => reg_timer2_enable~reg0.CLK
clk => reg_timer2_oneshot.CLK
clk => reg_timer2_channel[0]~reg0.CLK
clk => reg_timer2_channel[1]~reg0.CLK
clk => reg_timer2_channel[2]~reg0.CLK
clk => reg_timer2_channel[3]~reg0.CLK
clk => reg_timer1_clear~reg0.CLK
clk => reg_timer1_enable~reg0.CLK
clk => reg_timer1_oneshot.CLK
clk => reg_timer1_channel[0]~reg0.CLK
clk => reg_timer1_channel[1]~reg0.CLK
clk => reg_timer1_channel[2]~reg0.CLK
clk => reg_timer1_channel[3]~reg0.CLK
clk => reg_noise_frequency3[0]~reg0.CLK
clk => reg_noise_frequency3[1]~reg0.CLK
clk => reg_noise_frequency3[2]~reg0.CLK
clk => reg_noise_frequency3[3]~reg0.CLK
clk => reg_noise_frequency3[4]~reg0.CLK
clk => reg_noise_frequency2[0]~reg0.CLK
clk => reg_noise_frequency2[1]~reg0.CLK
clk => reg_noise_frequency2[2]~reg0.CLK
clk => reg_noise_frequency2[3]~reg0.CLK
clk => reg_noise_frequency2[4]~reg0.CLK
clk => reg_noise_frequency1[0]~reg0.CLK
clk => reg_noise_frequency1[1]~reg0.CLK
clk => reg_noise_frequency1[2]~reg0.CLK
clk => reg_noise_frequency1[3]~reg0.CLK
clk => reg_noise_frequency1[4]~reg0.CLK
clk => reg_noise_frequency0[0]~reg0.CLK
clk => reg_noise_frequency0[1]~reg0.CLK
clk => reg_noise_frequency0[2]~reg0.CLK
clk => reg_noise_frequency0[3]~reg0.CLK
clk => reg_noise_frequency0[4]~reg0.CLK
clk => ff_reg_frequency_count_e1[0].CLK
clk => ff_reg_frequency_count_e1[1].CLK
clk => ff_reg_frequency_count_e1[2].CLK
clk => ff_reg_frequency_count_e1[3].CLK
clk => ff_reg_frequency_count_e1[4].CLK
clk => ff_reg_frequency_count_e1[5].CLK
clk => ff_reg_frequency_count_e1[6].CLK
clk => ff_reg_frequency_count_e1[7].CLK
clk => ff_reg_frequency_count_e1[8].CLK
clk => ff_reg_frequency_count_e1[9].CLK
clk => ff_reg_frequency_count_e1[10].CLK
clk => ff_reg_frequency_count_e1[11].CLK
clk => ff_reg_wave_length_e1[0].CLK
clk => ff_reg_wave_length_e1[1].CLK
clk => ff_reg_sl_e1[0].CLK
clk => ff_reg_sl_e1[1].CLK
clk => ff_reg_sl_e1[2].CLK
clk => ff_reg_sl_e1[3].CLK
clk => ff_reg_sl_e1[4].CLK
clk => ff_reg_sl_e1[5].CLK
clk => ff_reg_rr_e1[0].CLK
clk => ff_reg_rr_e1[1].CLK
clk => ff_reg_rr_e1[2].CLK
clk => ff_reg_rr_e1[3].CLK
clk => ff_reg_rr_e1[4].CLK
clk => ff_reg_rr_e1[5].CLK
clk => ff_reg_rr_e1[6].CLK
clk => ff_reg_rr_e1[7].CLK
clk => ff_reg_sr_e1[0].CLK
clk => ff_reg_sr_e1[1].CLK
clk => ff_reg_sr_e1[2].CLK
clk => ff_reg_sr_e1[3].CLK
clk => ff_reg_sr_e1[4].CLK
clk => ff_reg_sr_e1[5].CLK
clk => ff_reg_sr_e1[6].CLK
clk => ff_reg_sr_e1[7].CLK
clk => ff_reg_dr_e1[0].CLK
clk => ff_reg_dr_e1[1].CLK
clk => ff_reg_dr_e1[2].CLK
clk => ff_reg_dr_e1[3].CLK
clk => ff_reg_dr_e1[4].CLK
clk => ff_reg_dr_e1[5].CLK
clk => ff_reg_dr_e1[6].CLK
clk => ff_reg_dr_e1[7].CLK
clk => ff_reg_ar_e1[0].CLK
clk => ff_reg_ar_e1[1].CLK
clk => ff_reg_ar_e1[2].CLK
clk => ff_reg_ar_e1[3].CLK
clk => ff_reg_ar_e1[4].CLK
clk => ff_reg_ar_e1[5].CLK
clk => ff_reg_ar_e1[6].CLK
clk => ff_reg_ar_e1[7].CLK
clk => ff_reg_clone_key_e1.CLK
clk => ff_reg_clone_wave_e1.CLK
clk => ff_reg_clone_noise_e1.CLK
clk => ff_reg_clone_adsr_e1.CLK
clk => ff_reg_clone_frequency_e1.CLK
clk => ff_reg_noise_sel_e1[0].CLK
clk => ff_reg_noise_sel_e1[1].CLK
clk => ff_reg_noise_enable_e1.CLK
clk => ff_reg_enable_e1[0].CLK
clk => ff_reg_enable_e1[1].CLK
clk => ff_reg_volume_e1[0].CLK
clk => ff_reg_volume_e1[1].CLK
clk => ff_reg_volume_e1[2].CLK
clk => ff_reg_volume_e1[3].CLK
clk => ff_reg_frequency_count_d1[0].CLK
clk => ff_reg_frequency_count_d1[1].CLK
clk => ff_reg_frequency_count_d1[2].CLK
clk => ff_reg_frequency_count_d1[3].CLK
clk => ff_reg_frequency_count_d1[4].CLK
clk => ff_reg_frequency_count_d1[5].CLK
clk => ff_reg_frequency_count_d1[6].CLK
clk => ff_reg_frequency_count_d1[7].CLK
clk => ff_reg_frequency_count_d1[8].CLK
clk => ff_reg_frequency_count_d1[9].CLK
clk => ff_reg_frequency_count_d1[10].CLK
clk => ff_reg_frequency_count_d1[11].CLK
clk => ff_reg_wave_length_d1[0].CLK
clk => ff_reg_wave_length_d1[1].CLK
clk => ff_reg_sl_d1[0].CLK
clk => ff_reg_sl_d1[1].CLK
clk => ff_reg_sl_d1[2].CLK
clk => ff_reg_sl_d1[3].CLK
clk => ff_reg_sl_d1[4].CLK
clk => ff_reg_sl_d1[5].CLK
clk => ff_reg_rr_d1[0].CLK
clk => ff_reg_rr_d1[1].CLK
clk => ff_reg_rr_d1[2].CLK
clk => ff_reg_rr_d1[3].CLK
clk => ff_reg_rr_d1[4].CLK
clk => ff_reg_rr_d1[5].CLK
clk => ff_reg_rr_d1[6].CLK
clk => ff_reg_rr_d1[7].CLK
clk => ff_reg_sr_d1[0].CLK
clk => ff_reg_sr_d1[1].CLK
clk => ff_reg_sr_d1[2].CLK
clk => ff_reg_sr_d1[3].CLK
clk => ff_reg_sr_d1[4].CLK
clk => ff_reg_sr_d1[5].CLK
clk => ff_reg_sr_d1[6].CLK
clk => ff_reg_sr_d1[7].CLK
clk => ff_reg_dr_d1[0].CLK
clk => ff_reg_dr_d1[1].CLK
clk => ff_reg_dr_d1[2].CLK
clk => ff_reg_dr_d1[3].CLK
clk => ff_reg_dr_d1[4].CLK
clk => ff_reg_dr_d1[5].CLK
clk => ff_reg_dr_d1[6].CLK
clk => ff_reg_dr_d1[7].CLK
clk => ff_reg_ar_d1[0].CLK
clk => ff_reg_ar_d1[1].CLK
clk => ff_reg_ar_d1[2].CLK
clk => ff_reg_ar_d1[3].CLK
clk => ff_reg_ar_d1[4].CLK
clk => ff_reg_ar_d1[5].CLK
clk => ff_reg_ar_d1[6].CLK
clk => ff_reg_ar_d1[7].CLK
clk => ff_reg_clone_key_d1.CLK
clk => ff_reg_clone_wave_d1.CLK
clk => ff_reg_clone_noise_d1.CLK
clk => ff_reg_clone_adsr_d1.CLK
clk => ff_reg_clone_frequency_d1.CLK
clk => ff_reg_noise_sel_d1[0].CLK
clk => ff_reg_noise_sel_d1[1].CLK
clk => ff_reg_noise_enable_d1.CLK
clk => ff_reg_enable_d1[0].CLK
clk => ff_reg_enable_d1[1].CLK
clk => ff_reg_volume_d1[0].CLK
clk => ff_reg_volume_d1[1].CLK
clk => ff_reg_volume_d1[2].CLK
clk => ff_reg_volume_d1[3].CLK
clk => ff_reg_frequency_count_c1[0].CLK
clk => ff_reg_frequency_count_c1[1].CLK
clk => ff_reg_frequency_count_c1[2].CLK
clk => ff_reg_frequency_count_c1[3].CLK
clk => ff_reg_frequency_count_c1[4].CLK
clk => ff_reg_frequency_count_c1[5].CLK
clk => ff_reg_frequency_count_c1[6].CLK
clk => ff_reg_frequency_count_c1[7].CLK
clk => ff_reg_frequency_count_c1[8].CLK
clk => ff_reg_frequency_count_c1[9].CLK
clk => ff_reg_frequency_count_c1[10].CLK
clk => ff_reg_frequency_count_c1[11].CLK
clk => ff_reg_wave_length_c1[0].CLK
clk => ff_reg_wave_length_c1[1].CLK
clk => ff_reg_sl_c1[0].CLK
clk => ff_reg_sl_c1[1].CLK
clk => ff_reg_sl_c1[2].CLK
clk => ff_reg_sl_c1[3].CLK
clk => ff_reg_sl_c1[4].CLK
clk => ff_reg_sl_c1[5].CLK
clk => ff_reg_rr_c1[0].CLK
clk => ff_reg_rr_c1[1].CLK
clk => ff_reg_rr_c1[2].CLK
clk => ff_reg_rr_c1[3].CLK
clk => ff_reg_rr_c1[4].CLK
clk => ff_reg_rr_c1[5].CLK
clk => ff_reg_rr_c1[6].CLK
clk => ff_reg_rr_c1[7].CLK
clk => ff_reg_sr_c1[0].CLK
clk => ff_reg_sr_c1[1].CLK
clk => ff_reg_sr_c1[2].CLK
clk => ff_reg_sr_c1[3].CLK
clk => ff_reg_sr_c1[4].CLK
clk => ff_reg_sr_c1[5].CLK
clk => ff_reg_sr_c1[6].CLK
clk => ff_reg_sr_c1[7].CLK
clk => ff_reg_dr_c1[0].CLK
clk => ff_reg_dr_c1[1].CLK
clk => ff_reg_dr_c1[2].CLK
clk => ff_reg_dr_c1[3].CLK
clk => ff_reg_dr_c1[4].CLK
clk => ff_reg_dr_c1[5].CLK
clk => ff_reg_dr_c1[6].CLK
clk => ff_reg_dr_c1[7].CLK
clk => ff_reg_ar_c1[0].CLK
clk => ff_reg_ar_c1[1].CLK
clk => ff_reg_ar_c1[2].CLK
clk => ff_reg_ar_c1[3].CLK
clk => ff_reg_ar_c1[4].CLK
clk => ff_reg_ar_c1[5].CLK
clk => ff_reg_ar_c1[6].CLK
clk => ff_reg_ar_c1[7].CLK
clk => ff_reg_clone_key_c1.CLK
clk => ff_reg_clone_wave_c1.CLK
clk => ff_reg_clone_noise_c1.CLK
clk => ff_reg_clone_adsr_c1.CLK
clk => ff_reg_clone_frequency_c1.CLK
clk => ff_reg_noise_sel_c1[0].CLK
clk => ff_reg_noise_sel_c1[1].CLK
clk => ff_reg_noise_enable_c1.CLK
clk => ff_reg_enable_c1[0].CLK
clk => ff_reg_enable_c1[1].CLK
clk => ff_reg_volume_c1[0].CLK
clk => ff_reg_volume_c1[1].CLK
clk => ff_reg_volume_c1[2].CLK
clk => ff_reg_volume_c1[3].CLK
clk => ff_reg_frequency_count_b1[0].CLK
clk => ff_reg_frequency_count_b1[1].CLK
clk => ff_reg_frequency_count_b1[2].CLK
clk => ff_reg_frequency_count_b1[3].CLK
clk => ff_reg_frequency_count_b1[4].CLK
clk => ff_reg_frequency_count_b1[5].CLK
clk => ff_reg_frequency_count_b1[6].CLK
clk => ff_reg_frequency_count_b1[7].CLK
clk => ff_reg_frequency_count_b1[8].CLK
clk => ff_reg_frequency_count_b1[9].CLK
clk => ff_reg_frequency_count_b1[10].CLK
clk => ff_reg_frequency_count_b1[11].CLK
clk => ff_reg_wave_length_b1[0].CLK
clk => ff_reg_wave_length_b1[1].CLK
clk => ff_reg_sl_b1[0].CLK
clk => ff_reg_sl_b1[1].CLK
clk => ff_reg_sl_b1[2].CLK
clk => ff_reg_sl_b1[3].CLK
clk => ff_reg_sl_b1[4].CLK
clk => ff_reg_sl_b1[5].CLK
clk => ff_reg_rr_b1[0].CLK
clk => ff_reg_rr_b1[1].CLK
clk => ff_reg_rr_b1[2].CLK
clk => ff_reg_rr_b1[3].CLK
clk => ff_reg_rr_b1[4].CLK
clk => ff_reg_rr_b1[5].CLK
clk => ff_reg_rr_b1[6].CLK
clk => ff_reg_rr_b1[7].CLK
clk => ff_reg_sr_b1[0].CLK
clk => ff_reg_sr_b1[1].CLK
clk => ff_reg_sr_b1[2].CLK
clk => ff_reg_sr_b1[3].CLK
clk => ff_reg_sr_b1[4].CLK
clk => ff_reg_sr_b1[5].CLK
clk => ff_reg_sr_b1[6].CLK
clk => ff_reg_sr_b1[7].CLK
clk => ff_reg_dr_b1[0].CLK
clk => ff_reg_dr_b1[1].CLK
clk => ff_reg_dr_b1[2].CLK
clk => ff_reg_dr_b1[3].CLK
clk => ff_reg_dr_b1[4].CLK
clk => ff_reg_dr_b1[5].CLK
clk => ff_reg_dr_b1[6].CLK
clk => ff_reg_dr_b1[7].CLK
clk => ff_reg_ar_b1[0].CLK
clk => ff_reg_ar_b1[1].CLK
clk => ff_reg_ar_b1[2].CLK
clk => ff_reg_ar_b1[3].CLK
clk => ff_reg_ar_b1[4].CLK
clk => ff_reg_ar_b1[5].CLK
clk => ff_reg_ar_b1[6].CLK
clk => ff_reg_ar_b1[7].CLK
clk => ff_reg_clone_key_b1.CLK
clk => ff_reg_clone_wave_b1.CLK
clk => ff_reg_clone_noise_b1.CLK
clk => ff_reg_clone_adsr_b1.CLK
clk => ff_reg_clone_frequency_b1.CLK
clk => ff_reg_noise_sel_b1[0].CLK
clk => ff_reg_noise_sel_b1[1].CLK
clk => ff_reg_noise_enable_b1.CLK
clk => ff_reg_enable_b1[0].CLK
clk => ff_reg_enable_b1[1].CLK
clk => ff_reg_volume_b1[0].CLK
clk => ff_reg_volume_b1[1].CLK
clk => ff_reg_volume_b1[2].CLK
clk => ff_reg_volume_b1[3].CLK
clk => ff_reg_frequency_count_a1[0].CLK
clk => ff_reg_frequency_count_a1[1].CLK
clk => ff_reg_frequency_count_a1[2].CLK
clk => ff_reg_frequency_count_a1[3].CLK
clk => ff_reg_frequency_count_a1[4].CLK
clk => ff_reg_frequency_count_a1[5].CLK
clk => ff_reg_frequency_count_a1[6].CLK
clk => ff_reg_frequency_count_a1[7].CLK
clk => ff_reg_frequency_count_a1[8].CLK
clk => ff_reg_frequency_count_a1[9].CLK
clk => ff_reg_frequency_count_a1[10].CLK
clk => ff_reg_frequency_count_a1[11].CLK
clk => ff_reg_wave_length_a1[0].CLK
clk => ff_reg_wave_length_a1[1].CLK
clk => ff_reg_sl_a1[0].CLK
clk => ff_reg_sl_a1[1].CLK
clk => ff_reg_sl_a1[2].CLK
clk => ff_reg_sl_a1[3].CLK
clk => ff_reg_sl_a1[4].CLK
clk => ff_reg_sl_a1[5].CLK
clk => ff_reg_rr_a1[0].CLK
clk => ff_reg_rr_a1[1].CLK
clk => ff_reg_rr_a1[2].CLK
clk => ff_reg_rr_a1[3].CLK
clk => ff_reg_rr_a1[4].CLK
clk => ff_reg_rr_a1[5].CLK
clk => ff_reg_rr_a1[6].CLK
clk => ff_reg_rr_a1[7].CLK
clk => ff_reg_sr_a1[0].CLK
clk => ff_reg_sr_a1[1].CLK
clk => ff_reg_sr_a1[2].CLK
clk => ff_reg_sr_a1[3].CLK
clk => ff_reg_sr_a1[4].CLK
clk => ff_reg_sr_a1[5].CLK
clk => ff_reg_sr_a1[6].CLK
clk => ff_reg_sr_a1[7].CLK
clk => ff_reg_dr_a1[0].CLK
clk => ff_reg_dr_a1[1].CLK
clk => ff_reg_dr_a1[2].CLK
clk => ff_reg_dr_a1[3].CLK
clk => ff_reg_dr_a1[4].CLK
clk => ff_reg_dr_a1[5].CLK
clk => ff_reg_dr_a1[6].CLK
clk => ff_reg_dr_a1[7].CLK
clk => ff_reg_ar_a1[0].CLK
clk => ff_reg_ar_a1[1].CLK
clk => ff_reg_ar_a1[2].CLK
clk => ff_reg_ar_a1[3].CLK
clk => ff_reg_ar_a1[4].CLK
clk => ff_reg_ar_a1[5].CLK
clk => ff_reg_ar_a1[6].CLK
clk => ff_reg_ar_a1[7].CLK
clk => ff_reg_clone_key_a1.CLK
clk => ff_reg_clone_wave_a1.CLK
clk => ff_reg_clone_noise_a1.CLK
clk => ff_reg_clone_adsr_a1.CLK
clk => ff_reg_clone_frequency_a1.CLK
clk => ff_reg_noise_sel_a1[0].CLK
clk => ff_reg_noise_sel_a1[1].CLK
clk => ff_reg_noise_enable_a1.CLK
clk => ff_reg_enable_a1[0].CLK
clk => ff_reg_enable_a1[1].CLK
clk => ff_reg_volume_a1[0].CLK
clk => ff_reg_volume_a1[1].CLK
clk => ff_reg_volume_a1[2].CLK
clk => ff_reg_volume_a1[3].CLK
clk => reg_frequency_count_e0[0]~reg0.CLK
clk => reg_frequency_count_e0[1]~reg0.CLK
clk => reg_frequency_count_e0[2]~reg0.CLK
clk => reg_frequency_count_e0[3]~reg0.CLK
clk => reg_frequency_count_e0[4]~reg0.CLK
clk => reg_frequency_count_e0[5]~reg0.CLK
clk => reg_frequency_count_e0[6]~reg0.CLK
clk => reg_frequency_count_e0[7]~reg0.CLK
clk => reg_frequency_count_e0[8]~reg0.CLK
clk => reg_frequency_count_e0[9]~reg0.CLK
clk => reg_frequency_count_e0[10]~reg0.CLK
clk => reg_frequency_count_e0[11]~reg0.CLK
clk => reg_wave_length_e0[0]~reg0.CLK
clk => reg_wave_length_e0[1]~reg0.CLK
clk => reg_sl_e0[0]~reg0.CLK
clk => reg_sl_e0[1]~reg0.CLK
clk => reg_sl_e0[2]~reg0.CLK
clk => reg_sl_e0[3]~reg0.CLK
clk => reg_sl_e0[4]~reg0.CLK
clk => reg_sl_e0[5]~reg0.CLK
clk => reg_rr_e0[0]~reg0.CLK
clk => reg_rr_e0[1]~reg0.CLK
clk => reg_rr_e0[2]~reg0.CLK
clk => reg_rr_e0[3]~reg0.CLK
clk => reg_rr_e0[4]~reg0.CLK
clk => reg_rr_e0[5]~reg0.CLK
clk => reg_rr_e0[6]~reg0.CLK
clk => reg_rr_e0[7]~reg0.CLK
clk => reg_sr_e0[0]~reg0.CLK
clk => reg_sr_e0[1]~reg0.CLK
clk => reg_sr_e0[2]~reg0.CLK
clk => reg_sr_e0[3]~reg0.CLK
clk => reg_sr_e0[4]~reg0.CLK
clk => reg_sr_e0[5]~reg0.CLK
clk => reg_sr_e0[6]~reg0.CLK
clk => reg_sr_e0[7]~reg0.CLK
clk => reg_dr_e0[0]~reg0.CLK
clk => reg_dr_e0[1]~reg0.CLK
clk => reg_dr_e0[2]~reg0.CLK
clk => reg_dr_e0[3]~reg0.CLK
clk => reg_dr_e0[4]~reg0.CLK
clk => reg_dr_e0[5]~reg0.CLK
clk => reg_dr_e0[6]~reg0.CLK
clk => reg_dr_e0[7]~reg0.CLK
clk => reg_ar_e0[0]~reg0.CLK
clk => reg_ar_e0[1]~reg0.CLK
clk => reg_ar_e0[2]~reg0.CLK
clk => reg_ar_e0[3]~reg0.CLK
clk => reg_ar_e0[4]~reg0.CLK
clk => reg_ar_e0[5]~reg0.CLK
clk => reg_ar_e0[6]~reg0.CLK
clk => reg_ar_e0[7]~reg0.CLK
clk => reg_noise_sel_e0[0]~reg0.CLK
clk => reg_noise_sel_e0[1]~reg0.CLK
clk => reg_noise_enable_e0~reg0.CLK
clk => reg_enable_e0[0]~reg0.CLK
clk => reg_enable_e0[1]~reg0.CLK
clk => reg_volume_e0[0]~reg0.CLK
clk => reg_volume_e0[1]~reg0.CLK
clk => reg_volume_e0[2]~reg0.CLK
clk => reg_volume_e0[3]~reg0.CLK
clk => reg_frequency_count_d0[0]~reg0.CLK
clk => reg_frequency_count_d0[1]~reg0.CLK
clk => reg_frequency_count_d0[2]~reg0.CLK
clk => reg_frequency_count_d0[3]~reg0.CLK
clk => reg_frequency_count_d0[4]~reg0.CLK
clk => reg_frequency_count_d0[5]~reg0.CLK
clk => reg_frequency_count_d0[6]~reg0.CLK
clk => reg_frequency_count_d0[7]~reg0.CLK
clk => reg_frequency_count_d0[8]~reg0.CLK
clk => reg_frequency_count_d0[9]~reg0.CLK
clk => reg_frequency_count_d0[10]~reg0.CLK
clk => reg_frequency_count_d0[11]~reg0.CLK
clk => reg_wave_length_d0[0]~reg0.CLK
clk => reg_wave_length_d0[1]~reg0.CLK
clk => reg_sl_d0[0]~reg0.CLK
clk => reg_sl_d0[1]~reg0.CLK
clk => reg_sl_d0[2]~reg0.CLK
clk => reg_sl_d0[3]~reg0.CLK
clk => reg_sl_d0[4]~reg0.CLK
clk => reg_sl_d0[5]~reg0.CLK
clk => reg_rr_d0[0]~reg0.CLK
clk => reg_rr_d0[1]~reg0.CLK
clk => reg_rr_d0[2]~reg0.CLK
clk => reg_rr_d0[3]~reg0.CLK
clk => reg_rr_d0[4]~reg0.CLK
clk => reg_rr_d0[5]~reg0.CLK
clk => reg_rr_d0[6]~reg0.CLK
clk => reg_rr_d0[7]~reg0.CLK
clk => reg_sr_d0[0]~reg0.CLK
clk => reg_sr_d0[1]~reg0.CLK
clk => reg_sr_d0[2]~reg0.CLK
clk => reg_sr_d0[3]~reg0.CLK
clk => reg_sr_d0[4]~reg0.CLK
clk => reg_sr_d0[5]~reg0.CLK
clk => reg_sr_d0[6]~reg0.CLK
clk => reg_sr_d0[7]~reg0.CLK
clk => reg_dr_d0[0]~reg0.CLK
clk => reg_dr_d0[1]~reg0.CLK
clk => reg_dr_d0[2]~reg0.CLK
clk => reg_dr_d0[3]~reg0.CLK
clk => reg_dr_d0[4]~reg0.CLK
clk => reg_dr_d0[5]~reg0.CLK
clk => reg_dr_d0[6]~reg0.CLK
clk => reg_dr_d0[7]~reg0.CLK
clk => reg_noise_sel_d0[0]~reg0.CLK
clk => reg_noise_sel_d0[1]~reg0.CLK
clk => reg_noise_enable_d0~reg0.CLK
clk => reg_enable_d0[0]~reg0.CLK
clk => reg_enable_d0[1]~reg0.CLK
clk => reg_volume_d0[0]~reg0.CLK
clk => reg_volume_d0[1]~reg0.CLK
clk => reg_volume_d0[2]~reg0.CLK
clk => reg_volume_d0[3]~reg0.CLK
clk => reg_frequency_count_c0[0]~reg0.CLK
clk => reg_frequency_count_c0[1]~reg0.CLK
clk => reg_frequency_count_c0[2]~reg0.CLK
clk => reg_frequency_count_c0[3]~reg0.CLK
clk => reg_frequency_count_c0[4]~reg0.CLK
clk => reg_frequency_count_c0[5]~reg0.CLK
clk => reg_frequency_count_c0[6]~reg0.CLK
clk => reg_frequency_count_c0[7]~reg0.CLK
clk => reg_frequency_count_c0[8]~reg0.CLK
clk => reg_frequency_count_c0[9]~reg0.CLK
clk => reg_frequency_count_c0[10]~reg0.CLK
clk => reg_frequency_count_c0[11]~reg0.CLK
clk => reg_wave_length_c0[0]~reg0.CLK
clk => reg_wave_length_c0[1]~reg0.CLK
clk => reg_sl_c0[0]~reg0.CLK
clk => reg_sl_c0[1]~reg0.CLK
clk => reg_sl_c0[2]~reg0.CLK
clk => reg_sl_c0[3]~reg0.CLK
clk => reg_sl_c0[4]~reg0.CLK
clk => reg_sl_c0[5]~reg0.CLK
clk => reg_rr_c0[0]~reg0.CLK
clk => reg_rr_c0[1]~reg0.CLK
clk => reg_rr_c0[2]~reg0.CLK
clk => reg_rr_c0[3]~reg0.CLK
clk => reg_rr_c0[4]~reg0.CLK
clk => reg_rr_c0[5]~reg0.CLK
clk => reg_rr_c0[6]~reg0.CLK
clk => reg_rr_c0[7]~reg0.CLK
clk => reg_sr_c0[0]~reg0.CLK
clk => reg_sr_c0[1]~reg0.CLK
clk => reg_sr_c0[2]~reg0.CLK
clk => reg_sr_c0[3]~reg0.CLK
clk => reg_sr_c0[4]~reg0.CLK
clk => reg_sr_c0[5]~reg0.CLK
clk => reg_sr_c0[6]~reg0.CLK
clk => reg_sr_c0[7]~reg0.CLK
clk => reg_dr_c0[0]~reg0.CLK
clk => reg_dr_c0[1]~reg0.CLK
clk => reg_dr_c0[2]~reg0.CLK
clk => reg_dr_c0[3]~reg0.CLK
clk => reg_dr_c0[4]~reg0.CLK
clk => reg_dr_c0[5]~reg0.CLK
clk => reg_dr_c0[6]~reg0.CLK
clk => reg_dr_c0[7]~reg0.CLK
clk => reg_ar_c0[0]~reg0.CLK
clk => reg_ar_c0[1]~reg0.CLK
clk => reg_ar_c0[2]~reg0.CLK
clk => reg_ar_c0[3]~reg0.CLK
clk => reg_ar_c0[4]~reg0.CLK
clk => reg_ar_c0[5]~reg0.CLK
clk => reg_ar_c0[6]~reg0.CLK
clk => reg_ar_c0[7]~reg0.CLK
clk => reg_noise_sel_c0[0]~reg0.CLK
clk => reg_noise_sel_c0[1]~reg0.CLK
clk => reg_noise_enable_c0~reg0.CLK
clk => reg_enable_c0[0]~reg0.CLK
clk => reg_enable_c0[1]~reg0.CLK
clk => reg_volume_c0[0]~reg0.CLK
clk => reg_volume_c0[1]~reg0.CLK
clk => reg_volume_c0[2]~reg0.CLK
clk => reg_volume_c0[3]~reg0.CLK
clk => reg_frequency_count_b0[0]~reg0.CLK
clk => reg_frequency_count_b0[1]~reg0.CLK
clk => reg_frequency_count_b0[2]~reg0.CLK
clk => reg_frequency_count_b0[3]~reg0.CLK
clk => reg_frequency_count_b0[4]~reg0.CLK
clk => reg_frequency_count_b0[5]~reg0.CLK
clk => reg_frequency_count_b0[6]~reg0.CLK
clk => reg_frequency_count_b0[7]~reg0.CLK
clk => reg_frequency_count_b0[8]~reg0.CLK
clk => reg_frequency_count_b0[9]~reg0.CLK
clk => reg_frequency_count_b0[10]~reg0.CLK
clk => reg_frequency_count_b0[11]~reg0.CLK
clk => reg_wave_length_b0[0]~reg0.CLK
clk => reg_wave_length_b0[1]~reg0.CLK
clk => reg_sl_b0[0]~reg0.CLK
clk => reg_sl_b0[1]~reg0.CLK
clk => reg_sl_b0[2]~reg0.CLK
clk => reg_sl_b0[3]~reg0.CLK
clk => reg_sl_b0[4]~reg0.CLK
clk => reg_sl_b0[5]~reg0.CLK
clk => reg_rr_b0[0]~reg0.CLK
clk => reg_rr_b0[1]~reg0.CLK
clk => reg_rr_b0[2]~reg0.CLK
clk => reg_rr_b0[3]~reg0.CLK
clk => reg_rr_b0[4]~reg0.CLK
clk => reg_rr_b0[5]~reg0.CLK
clk => reg_rr_b0[6]~reg0.CLK
clk => reg_rr_b0[7]~reg0.CLK
clk => reg_sr_b0[0]~reg0.CLK
clk => reg_sr_b0[1]~reg0.CLK
clk => reg_sr_b0[2]~reg0.CLK
clk => reg_sr_b0[3]~reg0.CLK
clk => reg_sr_b0[4]~reg0.CLK
clk => reg_sr_b0[5]~reg0.CLK
clk => reg_sr_b0[6]~reg0.CLK
clk => reg_sr_b0[7]~reg0.CLK
clk => reg_dr_b0[0]~reg0.CLK
clk => reg_dr_b0[1]~reg0.CLK
clk => reg_dr_b0[2]~reg0.CLK
clk => reg_dr_b0[3]~reg0.CLK
clk => reg_dr_b0[4]~reg0.CLK
clk => reg_dr_b0[5]~reg0.CLK
clk => reg_dr_b0[6]~reg0.CLK
clk => reg_dr_b0[7]~reg0.CLK
clk => reg_ar_b0[0]~reg0.CLK
clk => reg_ar_b0[1]~reg0.CLK
clk => reg_ar_b0[2]~reg0.CLK
clk => reg_ar_b0[3]~reg0.CLK
clk => reg_ar_b0[4]~reg0.CLK
clk => reg_ar_b0[5]~reg0.CLK
clk => reg_ar_b0[6]~reg0.CLK
clk => reg_ar_b0[7]~reg0.CLK
clk => reg_noise_sel_b0[0]~reg0.CLK
clk => reg_noise_sel_b0[1]~reg0.CLK
clk => reg_noise_enable_b0~reg0.CLK
clk => reg_enable_b0[0]~reg0.CLK
clk => reg_enable_b0[1]~reg0.CLK
clk => reg_volume_b0[0]~reg0.CLK
clk => reg_volume_b0[1]~reg0.CLK
clk => reg_volume_b0[2]~reg0.CLK
clk => reg_volume_b0[3]~reg0.CLK
clk => reg_frequency_count_a0[0]~reg0.CLK
clk => reg_frequency_count_a0[1]~reg0.CLK
clk => reg_frequency_count_a0[2]~reg0.CLK
clk => reg_frequency_count_a0[3]~reg0.CLK
clk => reg_frequency_count_a0[4]~reg0.CLK
clk => reg_frequency_count_a0[5]~reg0.CLK
clk => reg_frequency_count_a0[6]~reg0.CLK
clk => reg_frequency_count_a0[7]~reg0.CLK
clk => reg_frequency_count_a0[8]~reg0.CLK
clk => reg_frequency_count_a0[9]~reg0.CLK
clk => reg_frequency_count_a0[10]~reg0.CLK
clk => reg_frequency_count_a0[11]~reg0.CLK
clk => reg_wave_length_a0[0]~reg0.CLK
clk => reg_wave_length_a0[1]~reg0.CLK
clk => reg_sl_a0[0]~reg0.CLK
clk => reg_sl_a0[1]~reg0.CLK
clk => reg_sl_a0[2]~reg0.CLK
clk => reg_sl_a0[3]~reg0.CLK
clk => reg_sl_a0[4]~reg0.CLK
clk => reg_sl_a0[5]~reg0.CLK
clk => reg_rr_a0[0]~reg0.CLK
clk => reg_rr_a0[1]~reg0.CLK
clk => reg_rr_a0[2]~reg0.CLK
clk => reg_rr_a0[3]~reg0.CLK
clk => reg_rr_a0[4]~reg0.CLK
clk => reg_rr_a0[5]~reg0.CLK
clk => reg_rr_a0[6]~reg0.CLK
clk => reg_rr_a0[7]~reg0.CLK
clk => reg_sr_a0[0]~reg0.CLK
clk => reg_sr_a0[1]~reg0.CLK
clk => reg_sr_a0[2]~reg0.CLK
clk => reg_sr_a0[3]~reg0.CLK
clk => reg_sr_a0[4]~reg0.CLK
clk => reg_sr_a0[5]~reg0.CLK
clk => reg_sr_a0[6]~reg0.CLK
clk => reg_sr_a0[7]~reg0.CLK
clk => reg_dr_a0[0]~reg0.CLK
clk => reg_dr_a0[1]~reg0.CLK
clk => reg_dr_a0[2]~reg0.CLK
clk => reg_dr_a0[3]~reg0.CLK
clk => reg_dr_a0[4]~reg0.CLK
clk => reg_dr_a0[5]~reg0.CLK
clk => reg_dr_a0[6]~reg0.CLK
clk => reg_dr_a0[7]~reg0.CLK
clk => reg_ar_a0[0]~reg0.CLK
clk => reg_ar_a0[1]~reg0.CLK
clk => reg_ar_a0[2]~reg0.CLK
clk => reg_ar_a0[3]~reg0.CLK
clk => reg_ar_a0[4]~reg0.CLK
clk => reg_ar_a0[5]~reg0.CLK
clk => reg_ar_a0[6]~reg0.CLK
clk => reg_ar_a0[7]~reg0.CLK
clk => reg_noise_sel_a0[0]~reg0.CLK
clk => reg_noise_sel_a0[1]~reg0.CLK
clk => reg_noise_enable_a0~reg0.CLK
clk => reg_enable_a0[0]~reg0.CLK
clk => reg_enable_a0[1]~reg0.CLK
clk => reg_volume_a0[0]~reg0.CLK
clk => reg_volume_a0[1]~reg0.CLK
clk => reg_volume_a0[2]~reg0.CLK
clk => reg_volume_a0[3]~reg0.CLK
clk => ff_ch_e1_key_off.CLK
clk => ff_ch_e1_key_release.CLK
clk => ff_ch_e1_key_on.CLK
clk => ff_ch_d1_key_off.CLK
clk => ff_ch_d1_key_release.CLK
clk => ff_ch_d1_key_on.CLK
clk => ff_ch_c1_key_off.CLK
clk => ff_ch_c1_key_release.CLK
clk => ff_ch_c1_key_on.CLK
clk => ff_ch_b1_key_off.CLK
clk => ff_ch_b1_key_release.CLK
clk => ff_ch_b1_key_on.CLK
clk => ff_ch_a1_key_off.CLK
clk => ff_ch_a1_key_release.CLK
clk => ff_ch_a1_key_on.CLK
clk => ch_e0_key_off~reg0.CLK
clk => ch_e0_key_release~reg0.CLK
clk => ch_e0_key_on~reg0.CLK
clk => ch_d0_key_off~reg0.CLK
clk => ch_d0_key_release~reg0.CLK
clk => ch_d0_key_on~reg0.CLK
clk => ch_c0_key_off~reg0.CLK
clk => ch_c0_key_release~reg0.CLK
clk => ch_c0_key_on~reg0.CLK
clk => ch_b0_key_off~reg0.CLK
clk => ch_b0_key_release~reg0.CLK
clk => ch_b0_key_on~reg0.CLK
clk => ch_a0_key_off~reg0.CLK
clk => ch_a0_key_release~reg0.CLK
clk => ch_a0_key_on~reg0.CLK
clk => sram_we~reg0.CLK
clk => sram_oe~reg0.CLK
clk => sram_d[0]~reg0.CLK
clk => sram_d[1]~reg0.CLK
clk => sram_d[2]~reg0.CLK
clk => sram_d[3]~reg0.CLK
clk => sram_d[4]~reg0.CLK
clk => sram_d[5]~reg0.CLK
clk => sram_d[6]~reg0.CLK
clk => sram_d[7]~reg0.CLK
clk => sram_a[0]~reg0.CLK
clk => sram_a[1]~reg0.CLK
clk => sram_a[2]~reg0.CLK
clk => sram_a[3]~reg0.CLK
clk => sram_a[4]~reg0.CLK
clk => sram_a[5]~reg0.CLK
clk => sram_a[6]~reg0.CLK
clk => sram_id[0]~reg0.CLK
clk => sram_id[1]~reg0.CLK
clk => sram_id[2]~reg0.CLK
clk => sram_id[3]~reg0.CLK
clk => reg_bank3[0].CLK
clk => reg_bank3[1].CLK
clk => reg_bank3[2].CLK
clk => reg_bank3[3].CLK
clk => reg_bank3[4].CLK
clk => reg_bank3[5].CLK
clk => reg_bank3[6].CLK
clk => reg_bank3[7].CLK
clk => reg_bank2[0].CLK
clk => reg_bank2[1].CLK
clk => reg_bank2[2].CLK
clk => reg_bank2[3].CLK
clk => reg_bank2[4].CLK
clk => reg_bank2[5].CLK
clk => reg_bank2[6].CLK
clk => reg_bank2[7].CLK
clk => reg_bank1[0].CLK
clk => reg_bank1[1].CLK
clk => reg_bank1[2].CLK
clk => reg_bank1[3].CLK
clk => reg_bank1[4].CLK
clk => reg_bank1[5].CLK
clk => reg_bank1[6].CLK
clk => reg_bank1[7].CLK
clk => reg_bank0[0].CLK
clk => reg_bank0[1].CLK
clk => reg_bank0[2].CLK
clk => reg_bank0[3].CLK
clk => reg_bank0[4].CLK
clk => reg_bank0[5].CLK
clk => reg_bank0[6].CLK
clk => reg_bank0[7].CLK
clk => reg_ram_mode3.CLK
clk => reg_ram_mode2.CLK
clk => reg_ram_mode1.CLK
clk => reg_ram_mode0.CLK
clk => reg_scci_enable.CLK
clk => reg_wts_enable.CLK
clk => ext_memory_nactive~reg0.CLK
wrreq => always1.IN1
wrreq => always2.IN0
wrreq => sram_we.DATAA
wrreq => sram_we.DATAB
wrreq => sram_we.DATAB
wrreq => reg_timer2_enable.OUTPUTSELECT
wrreq => reg_timer1_enable.OUTPUTSELECT
wrreq => ff_ch_e1_key_on.OUTPUTSELECT
wrreq => ff_ch_e1_key_release.OUTPUTSELECT
wrreq => ff_ch_e1_key_off.OUTPUTSELECT
wrreq => ff_ch_d1_key_on.OUTPUTSELECT
wrreq => ff_ch_d1_key_release.OUTPUTSELECT
wrreq => ff_ch_d1_key_off.OUTPUTSELECT
wrreq => ff_ch_c1_key_on.OUTPUTSELECT
wrreq => ff_ch_c1_key_release.OUTPUTSELECT
wrreq => ff_ch_c1_key_off.OUTPUTSELECT
wrreq => ff_ch_b1_key_on.OUTPUTSELECT
wrreq => ff_ch_b1_key_release.OUTPUTSELECT
wrreq => ff_ch_b1_key_off.OUTPUTSELECT
wrreq => ff_ch_a1_key_on.OUTPUTSELECT
wrreq => ff_ch_a1_key_release.OUTPUTSELECT
wrreq => ff_ch_a1_key_off.OUTPUTSELECT
wrreq => ch_e0_key_on.OUTPUTSELECT
wrreq => ch_e0_key_release.OUTPUTSELECT
wrreq => ch_e0_key_off.OUTPUTSELECT
wrreq => ch_d0_key_on.OUTPUTSELECT
wrreq => ch_d0_key_release.OUTPUTSELECT
wrreq => ch_d0_key_off.OUTPUTSELECT
wrreq => ch_c0_key_on.OUTPUTSELECT
wrreq => ch_c0_key_release.OUTPUTSELECT
wrreq => ch_c0_key_off.OUTPUTSELECT
wrreq => ch_b0_key_on.OUTPUTSELECT
wrreq => ch_b0_key_release.OUTPUTSELECT
wrreq => ch_b0_key_off.OUTPUTSELECT
wrreq => ch_a0_key_on.OUTPUTSELECT
wrreq => ch_a0_key_release.OUTPUTSELECT
wrreq => ch_a0_key_off.OUTPUTSELECT
wrreq => reg_volume_a0[3]~reg0.ENA
wrreq => reg_volume_a0[2]~reg0.ENA
wrreq => reg_volume_a0[1]~reg0.ENA
wrreq => reg_volume_a0[0]~reg0.ENA
wrreq => reg_enable_a0[1]~reg0.ENA
wrreq => reg_enable_a0[0]~reg0.ENA
wrreq => reg_noise_enable_a0~reg0.ENA
wrreq => reg_noise_sel_a0[1]~reg0.ENA
wrreq => reg_noise_sel_a0[0]~reg0.ENA
wrreq => reg_ar_a0[7]~reg0.ENA
wrreq => reg_ar_a0[6]~reg0.ENA
wrreq => reg_ar_a0[5]~reg0.ENA
wrreq => reg_ar_a0[4]~reg0.ENA
wrreq => reg_ar_a0[3]~reg0.ENA
wrreq => reg_ar_a0[2]~reg0.ENA
wrreq => reg_ar_a0[1]~reg0.ENA
wrreq => reg_ar_a0[0]~reg0.ENA
wrreq => reg_dr_a0[7]~reg0.ENA
wrreq => reg_dr_a0[6]~reg0.ENA
wrreq => reg_dr_a0[5]~reg0.ENA
wrreq => reg_dr_a0[4]~reg0.ENA
wrreq => reg_dr_a0[3]~reg0.ENA
wrreq => reg_dr_a0[2]~reg0.ENA
wrreq => reg_dr_a0[1]~reg0.ENA
wrreq => reg_dr_a0[0]~reg0.ENA
wrreq => reg_sr_a0[7]~reg0.ENA
wrreq => reg_sr_a0[6]~reg0.ENA
wrreq => reg_sr_a0[5]~reg0.ENA
wrreq => reg_sr_a0[4]~reg0.ENA
wrreq => reg_sr_a0[3]~reg0.ENA
wrreq => reg_sr_a0[2]~reg0.ENA
wrreq => reg_sr_a0[1]~reg0.ENA
wrreq => reg_sr_a0[0]~reg0.ENA
wrreq => reg_rr_a0[7]~reg0.ENA
wrreq => reg_rr_a0[6]~reg0.ENA
wrreq => reg_rr_a0[5]~reg0.ENA
wrreq => reg_rr_a0[4]~reg0.ENA
wrreq => reg_rr_a0[3]~reg0.ENA
wrreq => reg_rr_a0[2]~reg0.ENA
wrreq => reg_rr_a0[1]~reg0.ENA
wrreq => reg_rr_a0[0]~reg0.ENA
wrreq => reg_sl_a0[5]~reg0.ENA
wrreq => reg_sl_a0[4]~reg0.ENA
wrreq => reg_sl_a0[3]~reg0.ENA
wrreq => reg_sl_a0[2]~reg0.ENA
wrreq => reg_sl_a0[1]~reg0.ENA
wrreq => reg_sl_a0[0]~reg0.ENA
wrreq => reg_wave_length_a0[1]~reg0.ENA
wrreq => reg_wave_length_a0[0]~reg0.ENA
wrreq => reg_frequency_count_a0[11]~reg0.ENA
wrreq => reg_frequency_count_a0[10]~reg0.ENA
wrreq => reg_frequency_count_a0[9]~reg0.ENA
wrreq => reg_frequency_count_a0[8]~reg0.ENA
wrreq => reg_frequency_count_a0[7]~reg0.ENA
wrreq => reg_frequency_count_a0[6]~reg0.ENA
wrreq => reg_frequency_count_a0[5]~reg0.ENA
wrreq => reg_frequency_count_a0[4]~reg0.ENA
wrreq => reg_frequency_count_a0[3]~reg0.ENA
wrreq => reg_frequency_count_a0[2]~reg0.ENA
wrreq => reg_frequency_count_a0[1]~reg0.ENA
wrreq => reg_frequency_count_a0[0]~reg0.ENA
wrreq => reg_volume_b0[3]~reg0.ENA
wrreq => reg_volume_b0[2]~reg0.ENA
wrreq => reg_volume_b0[1]~reg0.ENA
wrreq => reg_volume_b0[0]~reg0.ENA
wrreq => reg_enable_b0[1]~reg0.ENA
wrreq => reg_enable_b0[0]~reg0.ENA
wrreq => reg_noise_enable_b0~reg0.ENA
wrreq => reg_noise_sel_b0[1]~reg0.ENA
wrreq => reg_noise_sel_b0[0]~reg0.ENA
wrreq => reg_ar_b0[7]~reg0.ENA
wrreq => reg_ar_b0[6]~reg0.ENA
wrreq => reg_ar_b0[5]~reg0.ENA
wrreq => reg_ar_b0[4]~reg0.ENA
wrreq => reg_ar_b0[3]~reg0.ENA
wrreq => reg_ar_b0[2]~reg0.ENA
wrreq => reg_ar_b0[1]~reg0.ENA
wrreq => reg_ar_b0[0]~reg0.ENA
wrreq => reg_dr_b0[7]~reg0.ENA
wrreq => reg_dr_b0[6]~reg0.ENA
wrreq => reg_dr_b0[5]~reg0.ENA
wrreq => reg_dr_b0[4]~reg0.ENA
wrreq => reg_dr_b0[3]~reg0.ENA
wrreq => reg_dr_b0[2]~reg0.ENA
wrreq => reg_dr_b0[1]~reg0.ENA
wrreq => reg_dr_b0[0]~reg0.ENA
wrreq => reg_sr_b0[7]~reg0.ENA
wrreq => reg_sr_b0[6]~reg0.ENA
wrreq => reg_sr_b0[5]~reg0.ENA
wrreq => reg_sr_b0[4]~reg0.ENA
wrreq => reg_sr_b0[3]~reg0.ENA
wrreq => reg_sr_b0[2]~reg0.ENA
wrreq => reg_sr_b0[1]~reg0.ENA
wrreq => reg_sr_b0[0]~reg0.ENA
wrreq => reg_rr_b0[7]~reg0.ENA
wrreq => reg_rr_b0[6]~reg0.ENA
wrreq => reg_rr_b0[5]~reg0.ENA
wrreq => reg_rr_b0[4]~reg0.ENA
wrreq => reg_rr_b0[3]~reg0.ENA
wrreq => reg_rr_b0[2]~reg0.ENA
wrreq => reg_rr_b0[1]~reg0.ENA
wrreq => reg_rr_b0[0]~reg0.ENA
wrreq => reg_sl_b0[5]~reg0.ENA
wrreq => reg_sl_b0[4]~reg0.ENA
wrreq => reg_sl_b0[3]~reg0.ENA
wrreq => reg_sl_b0[2]~reg0.ENA
wrreq => reg_sl_b0[1]~reg0.ENA
wrreq => reg_sl_b0[0]~reg0.ENA
wrreq => reg_wave_length_b0[1]~reg0.ENA
wrreq => reg_wave_length_b0[0]~reg0.ENA
wrreq => reg_frequency_count_b0[11]~reg0.ENA
wrreq => reg_frequency_count_b0[10]~reg0.ENA
wrreq => reg_frequency_count_b0[9]~reg0.ENA
wrreq => reg_frequency_count_b0[8]~reg0.ENA
wrreq => reg_frequency_count_b0[7]~reg0.ENA
wrreq => reg_frequency_count_b0[6]~reg0.ENA
wrreq => reg_frequency_count_b0[5]~reg0.ENA
wrreq => reg_frequency_count_b0[4]~reg0.ENA
wrreq => reg_frequency_count_b0[3]~reg0.ENA
wrreq => reg_frequency_count_b0[2]~reg0.ENA
wrreq => reg_frequency_count_b0[1]~reg0.ENA
wrreq => reg_frequency_count_b0[0]~reg0.ENA
wrreq => reg_volume_c0[3]~reg0.ENA
wrreq => reg_volume_c0[2]~reg0.ENA
wrreq => reg_volume_c0[1]~reg0.ENA
wrreq => reg_volume_c0[0]~reg0.ENA
wrreq => reg_enable_c0[1]~reg0.ENA
wrreq => reg_enable_c0[0]~reg0.ENA
wrreq => reg_noise_enable_c0~reg0.ENA
wrreq => reg_noise_sel_c0[1]~reg0.ENA
wrreq => reg_noise_sel_c0[0]~reg0.ENA
wrreq => reg_ar_c0[7]~reg0.ENA
wrreq => reg_ar_c0[6]~reg0.ENA
wrreq => reg_ar_c0[5]~reg0.ENA
wrreq => reg_ar_c0[4]~reg0.ENA
wrreq => reg_ar_c0[3]~reg0.ENA
wrreq => reg_ar_c0[2]~reg0.ENA
wrreq => reg_ar_c0[1]~reg0.ENA
wrreq => reg_ar_c0[0]~reg0.ENA
wrreq => reg_dr_c0[7]~reg0.ENA
wrreq => reg_dr_c0[6]~reg0.ENA
wrreq => reg_dr_c0[5]~reg0.ENA
wrreq => reg_dr_c0[4]~reg0.ENA
wrreq => reg_dr_c0[3]~reg0.ENA
wrreq => reg_dr_c0[2]~reg0.ENA
wrreq => reg_dr_c0[1]~reg0.ENA
wrreq => reg_dr_c0[0]~reg0.ENA
wrreq => reg_sr_c0[7]~reg0.ENA
wrreq => reg_sr_c0[6]~reg0.ENA
wrreq => reg_sr_c0[5]~reg0.ENA
wrreq => reg_sr_c0[4]~reg0.ENA
wrreq => reg_sr_c0[3]~reg0.ENA
wrreq => reg_sr_c0[2]~reg0.ENA
wrreq => reg_sr_c0[1]~reg0.ENA
wrreq => reg_sr_c0[0]~reg0.ENA
wrreq => reg_rr_c0[7]~reg0.ENA
wrreq => reg_rr_c0[6]~reg0.ENA
wrreq => reg_rr_c0[5]~reg0.ENA
wrreq => reg_rr_c0[4]~reg0.ENA
wrreq => reg_rr_c0[3]~reg0.ENA
wrreq => reg_rr_c0[2]~reg0.ENA
wrreq => reg_rr_c0[1]~reg0.ENA
wrreq => reg_rr_c0[0]~reg0.ENA
wrreq => reg_sl_c0[5]~reg0.ENA
wrreq => reg_sl_c0[4]~reg0.ENA
wrreq => reg_sl_c0[3]~reg0.ENA
wrreq => reg_sl_c0[2]~reg0.ENA
wrreq => reg_sl_c0[1]~reg0.ENA
wrreq => reg_sl_c0[0]~reg0.ENA
wrreq => reg_wave_length_c0[1]~reg0.ENA
wrreq => reg_wave_length_c0[0]~reg0.ENA
wrreq => reg_frequency_count_c0[11]~reg0.ENA
wrreq => reg_frequency_count_c0[10]~reg0.ENA
wrreq => reg_frequency_count_c0[9]~reg0.ENA
wrreq => reg_frequency_count_c0[8]~reg0.ENA
wrreq => reg_frequency_count_c0[7]~reg0.ENA
wrreq => reg_frequency_count_c0[6]~reg0.ENA
wrreq => reg_frequency_count_c0[5]~reg0.ENA
wrreq => reg_frequency_count_c0[4]~reg0.ENA
wrreq => reg_frequency_count_c0[3]~reg0.ENA
wrreq => reg_frequency_count_c0[2]~reg0.ENA
wrreq => reg_frequency_count_c0[1]~reg0.ENA
wrreq => reg_frequency_count_c0[0]~reg0.ENA
wrreq => reg_volume_d0[3]~reg0.ENA
wrreq => reg_volume_d0[2]~reg0.ENA
wrreq => reg_volume_d0[1]~reg0.ENA
wrreq => reg_volume_d0[0]~reg0.ENA
wrreq => reg_enable_d0[1]~reg0.ENA
wrreq => reg_enable_d0[0]~reg0.ENA
wrreq => reg_noise_enable_d0~reg0.ENA
wrreq => reg_noise_sel_d0[1]~reg0.ENA
wrreq => reg_dr_d0[7]~reg0.ENA
wrreq => reg_dr_d0[6]~reg0.ENA
wrreq => reg_dr_d0[5]~reg0.ENA
wrreq => reg_dr_d0[4]~reg0.ENA
wrreq => reg_dr_d0[3]~reg0.ENA
wrreq => reg_dr_d0[2]~reg0.ENA
wrreq => reg_dr_d0[1]~reg0.ENA
wrreq => reg_dr_d0[0]~reg0.ENA
wrreq => reg_sr_d0[7]~reg0.ENA
wrreq => reg_sr_d0[6]~reg0.ENA
wrreq => reg_sr_d0[5]~reg0.ENA
wrreq => reg_sr_d0[4]~reg0.ENA
wrreq => reg_sr_d0[3]~reg0.ENA
wrreq => reg_sr_d0[2]~reg0.ENA
wrreq => reg_sr_d0[1]~reg0.ENA
wrreq => reg_sr_d0[0]~reg0.ENA
wrreq => reg_rr_d0[7]~reg0.ENA
wrreq => reg_rr_d0[6]~reg0.ENA
wrreq => reg_rr_d0[5]~reg0.ENA
wrreq => reg_rr_d0[4]~reg0.ENA
wrreq => reg_rr_d0[3]~reg0.ENA
wrreq => reg_rr_d0[2]~reg0.ENA
wrreq => reg_rr_d0[1]~reg0.ENA
wrreq => reg_rr_d0[0]~reg0.ENA
wrreq => reg_sl_d0[5]~reg0.ENA
wrreq => reg_sl_d0[4]~reg0.ENA
wrreq => reg_sl_d0[3]~reg0.ENA
wrreq => reg_sl_d0[2]~reg0.ENA
wrreq => reg_sl_d0[1]~reg0.ENA
wrreq => reg_sl_d0[0]~reg0.ENA
wrreq => reg_wave_length_d0[1]~reg0.ENA
wrreq => reg_wave_length_d0[0]~reg0.ENA
wrreq => reg_frequency_count_d0[11]~reg0.ENA
wrreq => reg_frequency_count_d0[10]~reg0.ENA
wrreq => reg_frequency_count_d0[9]~reg0.ENA
wrreq => reg_frequency_count_d0[8]~reg0.ENA
wrreq => reg_frequency_count_d0[7]~reg0.ENA
wrreq => reg_frequency_count_d0[6]~reg0.ENA
wrreq => reg_frequency_count_d0[5]~reg0.ENA
wrreq => reg_frequency_count_d0[4]~reg0.ENA
wrreq => reg_frequency_count_d0[3]~reg0.ENA
wrreq => reg_frequency_count_d0[2]~reg0.ENA
wrreq => reg_frequency_count_d0[1]~reg0.ENA
wrreq => reg_frequency_count_d0[0]~reg0.ENA
wrreq => reg_volume_e0[3]~reg0.ENA
wrreq => reg_volume_e0[2]~reg0.ENA
wrreq => reg_volume_e0[1]~reg0.ENA
wrreq => reg_volume_e0[0]~reg0.ENA
wrreq => reg_enable_e0[1]~reg0.ENA
wrreq => reg_enable_e0[0]~reg0.ENA
wrreq => reg_noise_enable_e0~reg0.ENA
wrreq => reg_noise_sel_e0[1]~reg0.ENA
wrreq => reg_noise_sel_e0[0]~reg0.ENA
wrreq => reg_ar_e0[7]~reg0.ENA
wrreq => reg_ar_e0[6]~reg0.ENA
wrreq => reg_ar_e0[5]~reg0.ENA
wrreq => reg_ar_e0[4]~reg0.ENA
wrreq => reg_ar_e0[3]~reg0.ENA
wrreq => reg_ar_e0[2]~reg0.ENA
wrreq => reg_ar_e0[1]~reg0.ENA
wrreq => reg_ar_e0[0]~reg0.ENA
wrreq => reg_dr_e0[7]~reg0.ENA
wrreq => reg_dr_e0[6]~reg0.ENA
wrreq => reg_dr_e0[5]~reg0.ENA
wrreq => reg_dr_e0[4]~reg0.ENA
wrreq => reg_dr_e0[3]~reg0.ENA
wrreq => reg_dr_e0[2]~reg0.ENA
wrreq => reg_dr_e0[1]~reg0.ENA
wrreq => reg_dr_e0[0]~reg0.ENA
wrreq => reg_sr_e0[7]~reg0.ENA
wrreq => reg_sr_e0[6]~reg0.ENA
wrreq => reg_sr_e0[5]~reg0.ENA
wrreq => reg_sr_e0[4]~reg0.ENA
wrreq => reg_sr_e0[3]~reg0.ENA
wrreq => reg_sr_e0[2]~reg0.ENA
wrreq => reg_sr_e0[1]~reg0.ENA
wrreq => reg_sr_e0[0]~reg0.ENA
wrreq => reg_rr_e0[7]~reg0.ENA
wrreq => reg_rr_e0[6]~reg0.ENA
wrreq => reg_rr_e0[5]~reg0.ENA
wrreq => reg_rr_e0[4]~reg0.ENA
wrreq => reg_rr_e0[3]~reg0.ENA
wrreq => reg_rr_e0[2]~reg0.ENA
wrreq => reg_rr_e0[1]~reg0.ENA
wrreq => reg_rr_e0[0]~reg0.ENA
wrreq => reg_sl_e0[5]~reg0.ENA
wrreq => reg_sl_e0[4]~reg0.ENA
wrreq => reg_sl_e0[3]~reg0.ENA
wrreq => reg_sl_e0[2]~reg0.ENA
wrreq => reg_sl_e0[1]~reg0.ENA
wrreq => reg_sl_e0[0]~reg0.ENA
wrreq => reg_wave_length_e0[1]~reg0.ENA
wrreq => reg_wave_length_e0[0]~reg0.ENA
wrreq => reg_frequency_count_e0[11]~reg0.ENA
wrreq => reg_frequency_count_e0[10]~reg0.ENA
wrreq => reg_frequency_count_e0[9]~reg0.ENA
wrreq => reg_frequency_count_e0[8]~reg0.ENA
wrreq => reg_frequency_count_e0[7]~reg0.ENA
wrreq => reg_frequency_count_e0[6]~reg0.ENA
wrreq => reg_frequency_count_e0[5]~reg0.ENA
wrreq => reg_frequency_count_e0[4]~reg0.ENA
wrreq => reg_frequency_count_e0[3]~reg0.ENA
wrreq => reg_frequency_count_e0[2]~reg0.ENA
wrreq => reg_frequency_count_e0[1]~reg0.ENA
wrreq => reg_frequency_count_e0[0]~reg0.ENA
wrreq => ff_reg_volume_a1[3].ENA
wrreq => ff_reg_volume_a1[2].ENA
wrreq => ff_reg_volume_a1[1].ENA
wrreq => ff_reg_volume_a1[0].ENA
wrreq => ff_reg_enable_a1[1].ENA
wrreq => ff_reg_enable_a1[0].ENA
wrreq => ff_reg_noise_enable_a1.ENA
wrreq => ff_reg_noise_sel_a1[1].ENA
wrreq => ff_reg_noise_sel_a1[0].ENA
wrreq => ff_reg_clone_frequency_a1.ENA
wrreq => ff_reg_clone_adsr_a1.ENA
wrreq => ff_reg_clone_noise_a1.ENA
wrreq => ff_reg_clone_wave_a1.ENA
wrreq => ff_reg_clone_key_a1.ENA
wrreq => ff_reg_ar_a1[7].ENA
wrreq => ff_reg_ar_a1[6].ENA
wrreq => ff_reg_ar_a1[5].ENA
wrreq => ff_reg_ar_a1[4].ENA
wrreq => ff_reg_ar_a1[3].ENA
wrreq => ff_reg_ar_a1[2].ENA
wrreq => ff_reg_ar_a1[1].ENA
wrreq => ff_reg_ar_a1[0].ENA
wrreq => ff_reg_dr_a1[7].ENA
wrreq => ff_reg_dr_a1[6].ENA
wrreq => ff_reg_dr_a1[5].ENA
wrreq => ff_reg_dr_a1[4].ENA
wrreq => ff_reg_dr_a1[3].ENA
wrreq => ff_reg_dr_a1[2].ENA
wrreq => ff_reg_dr_a1[1].ENA
wrreq => ff_reg_dr_a1[0].ENA
wrreq => ff_reg_sr_a1[7].ENA
wrreq => ff_reg_sr_a1[6].ENA
wrreq => ff_reg_sr_a1[5].ENA
wrreq => ff_reg_sr_a1[4].ENA
wrreq => ff_reg_sr_a1[3].ENA
wrreq => ff_reg_sr_a1[2].ENA
wrreq => ff_reg_sr_a1[1].ENA
wrreq => ff_reg_sr_a1[0].ENA
wrreq => ff_reg_rr_a1[7].ENA
wrreq => ff_reg_rr_a1[6].ENA
wrreq => ff_reg_rr_a1[5].ENA
wrreq => ff_reg_rr_a1[4].ENA
wrreq => ff_reg_rr_a1[3].ENA
wrreq => ff_reg_rr_a1[2].ENA
wrreq => ff_reg_rr_a1[1].ENA
wrreq => ff_reg_rr_a1[0].ENA
wrreq => ff_reg_sl_a1[5].ENA
wrreq => ff_reg_sl_a1[4].ENA
wrreq => ff_reg_sl_a1[3].ENA
wrreq => ff_reg_sl_a1[2].ENA
wrreq => ff_reg_sl_a1[1].ENA
wrreq => ff_reg_sl_a1[0].ENA
wrreq => ff_reg_wave_length_a1[1].ENA
wrreq => ff_reg_wave_length_a1[0].ENA
wrreq => ff_reg_frequency_count_a1[11].ENA
wrreq => ff_reg_frequency_count_a1[10].ENA
wrreq => ff_reg_frequency_count_a1[9].ENA
wrreq => ff_reg_frequency_count_a1[8].ENA
wrreq => ff_reg_frequency_count_a1[7].ENA
wrreq => ff_reg_frequency_count_a1[6].ENA
wrreq => ff_reg_frequency_count_a1[5].ENA
wrreq => ff_reg_frequency_count_a1[4].ENA
wrreq => ff_reg_frequency_count_a1[3].ENA
wrreq => ff_reg_frequency_count_a1[2].ENA
wrreq => ff_reg_frequency_count_a1[1].ENA
wrreq => ff_reg_frequency_count_a1[0].ENA
wrreq => ff_reg_volume_b1[3].ENA
wrreq => ff_reg_volume_b1[2].ENA
wrreq => ff_reg_volume_b1[1].ENA
wrreq => ff_reg_volume_b1[0].ENA
wrreq => ff_reg_enable_b1[1].ENA
wrreq => ff_reg_enable_b1[0].ENA
wrreq => ff_reg_noise_enable_b1.ENA
wrreq => ff_reg_noise_sel_b1[1].ENA
wrreq => ff_reg_noise_sel_b1[0].ENA
wrreq => ff_reg_clone_frequency_b1.ENA
wrreq => ff_reg_clone_adsr_b1.ENA
wrreq => ff_reg_clone_noise_b1.ENA
wrreq => ff_reg_clone_wave_b1.ENA
wrreq => ff_reg_clone_key_b1.ENA
wrreq => ff_reg_ar_b1[7].ENA
wrreq => ff_reg_ar_b1[6].ENA
wrreq => ff_reg_ar_b1[5].ENA
wrreq => ff_reg_ar_b1[4].ENA
wrreq => ff_reg_ar_b1[3].ENA
wrreq => ff_reg_ar_b1[2].ENA
wrreq => ff_reg_ar_b1[1].ENA
wrreq => ff_reg_ar_b1[0].ENA
wrreq => ff_reg_dr_b1[7].ENA
wrreq => ff_reg_dr_b1[6].ENA
wrreq => ff_reg_dr_b1[5].ENA
wrreq => ff_reg_dr_b1[4].ENA
wrreq => ff_reg_dr_b1[3].ENA
wrreq => ff_reg_dr_b1[2].ENA
wrreq => ff_reg_dr_b1[1].ENA
wrreq => ff_reg_dr_b1[0].ENA
wrreq => ff_reg_sr_b1[7].ENA
wrreq => ff_reg_sr_b1[6].ENA
wrreq => ff_reg_sr_b1[5].ENA
wrreq => ff_reg_sr_b1[4].ENA
wrreq => ff_reg_sr_b1[3].ENA
wrreq => ff_reg_sr_b1[2].ENA
wrreq => ff_reg_sr_b1[1].ENA
wrreq => ff_reg_sr_b1[0].ENA
wrreq => ff_reg_rr_b1[7].ENA
wrreq => ff_reg_rr_b1[6].ENA
wrreq => ff_reg_rr_b1[5].ENA
wrreq => ff_reg_rr_b1[4].ENA
wrreq => ff_reg_rr_b1[3].ENA
wrreq => ff_reg_rr_b1[2].ENA
wrreq => ff_reg_rr_b1[1].ENA
wrreq => ff_reg_rr_b1[0].ENA
wrreq => ff_reg_sl_b1[5].ENA
wrreq => ff_reg_sl_b1[4].ENA
wrreq => ff_reg_sl_b1[3].ENA
wrreq => ff_reg_sl_b1[2].ENA
wrreq => ff_reg_sl_b1[1].ENA
wrreq => ff_reg_sl_b1[0].ENA
wrreq => ff_reg_wave_length_b1[1].ENA
wrreq => ff_reg_wave_length_b1[0].ENA
wrreq => ff_reg_frequency_count_b1[11].ENA
wrreq => ff_reg_frequency_count_b1[10].ENA
wrreq => ff_reg_frequency_count_b1[9].ENA
wrreq => ff_reg_frequency_count_b1[8].ENA
wrreq => ff_reg_frequency_count_b1[7].ENA
wrreq => ff_reg_frequency_count_b1[6].ENA
wrreq => ff_reg_frequency_count_b1[5].ENA
wrreq => ff_reg_frequency_count_b1[4].ENA
wrreq => ff_reg_frequency_count_b1[3].ENA
wrreq => ff_reg_frequency_count_b1[2].ENA
wrreq => ff_reg_frequency_count_b1[1].ENA
wrreq => ff_reg_frequency_count_b1[0].ENA
wrreq => ff_reg_volume_c1[3].ENA
wrreq => ff_reg_volume_c1[2].ENA
wrreq => ff_reg_volume_c1[1].ENA
wrreq => ff_reg_volume_c1[0].ENA
wrreq => ff_reg_enable_c1[1].ENA
wrreq => ff_reg_enable_c1[0].ENA
wrreq => ff_reg_noise_enable_c1.ENA
wrreq => ff_reg_noise_sel_c1[1].ENA
wrreq => ff_reg_noise_sel_c1[0].ENA
wrreq => ff_reg_clone_frequency_c1.ENA
wrreq => ff_reg_clone_adsr_c1.ENA
wrreq => ff_reg_clone_noise_c1.ENA
wrreq => ff_reg_clone_wave_c1.ENA
wrreq => ff_reg_clone_key_c1.ENA
wrreq => ff_reg_ar_c1[7].ENA
wrreq => ff_reg_ar_c1[6].ENA
wrreq => ff_reg_ar_c1[5].ENA
wrreq => ff_reg_ar_c1[4].ENA
wrreq => ff_reg_ar_c1[3].ENA
wrreq => ff_reg_ar_c1[2].ENA
wrreq => ff_reg_ar_c1[1].ENA
wrreq => ff_reg_ar_c1[0].ENA
wrreq => ff_reg_dr_c1[7].ENA
wrreq => ff_reg_dr_c1[6].ENA
wrreq => ff_reg_dr_c1[5].ENA
wrreq => ff_reg_dr_c1[4].ENA
wrreq => ff_reg_dr_c1[3].ENA
wrreq => ff_reg_dr_c1[2].ENA
wrreq => ff_reg_dr_c1[1].ENA
wrreq => ff_reg_dr_c1[0].ENA
wrreq => ff_reg_sr_c1[7].ENA
wrreq => ff_reg_sr_c1[6].ENA
wrreq => ff_reg_sr_c1[5].ENA
wrreq => ff_reg_sr_c1[4].ENA
wrreq => ff_reg_sr_c1[3].ENA
wrreq => ff_reg_sr_c1[2].ENA
wrreq => ff_reg_sr_c1[1].ENA
wrreq => ff_reg_sr_c1[0].ENA
wrreq => ff_reg_rr_c1[7].ENA
wrreq => ff_reg_rr_c1[6].ENA
wrreq => ff_reg_rr_c1[5].ENA
wrreq => ff_reg_rr_c1[4].ENA
wrreq => ff_reg_rr_c1[3].ENA
wrreq => ff_reg_rr_c1[2].ENA
wrreq => ff_reg_rr_c1[1].ENA
wrreq => ff_reg_rr_c1[0].ENA
wrreq => ff_reg_sl_c1[5].ENA
wrreq => ff_reg_sl_c1[4].ENA
wrreq => ff_reg_sl_c1[3].ENA
wrreq => ff_reg_sl_c1[2].ENA
wrreq => ff_reg_sl_c1[1].ENA
wrreq => ff_reg_sl_c1[0].ENA
wrreq => ff_reg_wave_length_c1[1].ENA
wrreq => ff_reg_wave_length_c1[0].ENA
wrreq => ff_reg_frequency_count_c1[11].ENA
wrreq => ff_reg_frequency_count_c1[10].ENA
wrreq => ff_reg_frequency_count_c1[9].ENA
wrreq => ff_reg_frequency_count_c1[8].ENA
wrreq => ff_reg_frequency_count_c1[7].ENA
wrreq => ff_reg_frequency_count_c1[6].ENA
wrreq => ff_reg_frequency_count_c1[5].ENA
wrreq => ff_reg_frequency_count_c1[4].ENA
wrreq => ff_reg_frequency_count_c1[3].ENA
wrreq => ff_reg_frequency_count_c1[2].ENA
wrreq => ff_reg_frequency_count_c1[1].ENA
wrreq => ff_reg_frequency_count_c1[0].ENA
wrreq => ff_reg_volume_d1[3].ENA
wrreq => ff_reg_volume_d1[2].ENA
wrreq => ff_reg_volume_d1[1].ENA
wrreq => ff_reg_volume_d1[0].ENA
wrreq => ff_reg_enable_d1[1].ENA
wrreq => ff_reg_enable_d1[0].ENA
wrreq => ff_reg_noise_enable_d1.ENA
wrreq => ff_reg_noise_sel_d1[1].ENA
wrreq => ff_reg_noise_sel_d1[0].ENA
wrreq => ff_reg_clone_frequency_d1.ENA
wrreq => ff_reg_clone_adsr_d1.ENA
wrreq => ff_reg_clone_noise_d1.ENA
wrreq => ff_reg_clone_wave_d1.ENA
wrreq => ff_reg_clone_key_d1.ENA
wrreq => ff_reg_ar_d1[7].ENA
wrreq => ff_reg_ar_d1[6].ENA
wrreq => ff_reg_ar_d1[5].ENA
wrreq => ff_reg_ar_d1[4].ENA
wrreq => ff_reg_ar_d1[3].ENA
wrreq => ff_reg_ar_d1[2].ENA
wrreq => ff_reg_ar_d1[1].ENA
wrreq => ff_reg_ar_d1[0].ENA
wrreq => ff_reg_dr_d1[7].ENA
wrreq => ff_reg_dr_d1[6].ENA
wrreq => ff_reg_dr_d1[5].ENA
wrreq => ff_reg_dr_d1[4].ENA
wrreq => ff_reg_dr_d1[3].ENA
wrreq => ff_reg_dr_d1[2].ENA
wrreq => ff_reg_dr_d1[1].ENA
wrreq => ff_reg_dr_d1[0].ENA
wrreq => ff_reg_sr_d1[7].ENA
wrreq => ff_reg_sr_d1[6].ENA
wrreq => ff_reg_sr_d1[5].ENA
wrreq => ff_reg_sr_d1[4].ENA
wrreq => ff_reg_sr_d1[3].ENA
wrreq => ff_reg_sr_d1[2].ENA
wrreq => ff_reg_sr_d1[1].ENA
wrreq => ff_reg_sr_d1[0].ENA
wrreq => ff_reg_rr_d1[7].ENA
wrreq => ff_reg_rr_d1[6].ENA
wrreq => ff_reg_rr_d1[5].ENA
wrreq => ff_reg_rr_d1[4].ENA
wrreq => ff_reg_rr_d1[3].ENA
wrreq => ff_reg_rr_d1[2].ENA
wrreq => ff_reg_rr_d1[1].ENA
wrreq => ff_reg_rr_d1[0].ENA
wrreq => ff_reg_sl_d1[5].ENA
wrreq => ff_reg_sl_d1[4].ENA
wrreq => ff_reg_sl_d1[3].ENA
wrreq => ff_reg_sl_d1[2].ENA
wrreq => ff_reg_sl_d1[1].ENA
wrreq => ff_reg_sl_d1[0].ENA
wrreq => ff_reg_wave_length_d1[1].ENA
wrreq => ff_reg_wave_length_d1[0].ENA
wrreq => ff_reg_frequency_count_d1[11].ENA
wrreq => ff_reg_frequency_count_d1[10].ENA
wrreq => ff_reg_frequency_count_d1[9].ENA
wrreq => ff_reg_frequency_count_d1[8].ENA
wrreq => ff_reg_frequency_count_d1[7].ENA
wrreq => ff_reg_frequency_count_d1[6].ENA
wrreq => ff_reg_frequency_count_d1[5].ENA
wrreq => ff_reg_frequency_count_d1[4].ENA
wrreq => ff_reg_frequency_count_d1[3].ENA
wrreq => ff_reg_frequency_count_d1[2].ENA
wrreq => ff_reg_frequency_count_d1[1].ENA
wrreq => ff_reg_frequency_count_d1[0].ENA
wrreq => ff_reg_volume_e1[3].ENA
wrreq => ff_reg_volume_e1[2].ENA
wrreq => ff_reg_volume_e1[1].ENA
wrreq => ff_reg_volume_e1[0].ENA
wrreq => ff_reg_enable_e1[1].ENA
wrreq => ff_reg_enable_e1[0].ENA
wrreq => ff_reg_noise_enable_e1.ENA
wrreq => ff_reg_noise_sel_e1[1].ENA
wrreq => ff_reg_noise_sel_e1[0].ENA
wrreq => ff_reg_clone_frequency_e1.ENA
wrreq => ff_reg_clone_adsr_e1.ENA
wrreq => ff_reg_clone_noise_e1.ENA
wrreq => ff_reg_clone_wave_e1.ENA
wrreq => ff_reg_clone_key_e1.ENA
wrreq => ff_reg_ar_e1[7].ENA
wrreq => ff_reg_ar_e1[6].ENA
wrreq => ff_reg_ar_e1[5].ENA
wrreq => ff_reg_ar_e1[4].ENA
wrreq => ff_reg_ar_e1[3].ENA
wrreq => ff_reg_ar_e1[2].ENA
wrreq => ff_reg_ar_e1[1].ENA
wrreq => ff_reg_ar_e1[0].ENA
wrreq => ff_reg_dr_e1[7].ENA
wrreq => ff_reg_dr_e1[6].ENA
wrreq => ff_reg_dr_e1[5].ENA
wrreq => ff_reg_dr_e1[4].ENA
wrreq => ff_reg_dr_e1[3].ENA
wrreq => ff_reg_dr_e1[2].ENA
wrreq => ff_reg_dr_e1[1].ENA
wrreq => ff_reg_dr_e1[0].ENA
wrreq => ff_reg_sr_e1[7].ENA
wrreq => ff_reg_sr_e1[6].ENA
wrreq => ff_reg_sr_e1[5].ENA
wrreq => ff_reg_sr_e1[4].ENA
wrreq => ff_reg_sr_e1[3].ENA
wrreq => ff_reg_sr_e1[2].ENA
wrreq => ff_reg_sr_e1[1].ENA
wrreq => ff_reg_sr_e1[0].ENA
wrreq => ff_reg_rr_e1[7].ENA
wrreq => ff_reg_rr_e1[6].ENA
wrreq => ff_reg_rr_e1[5].ENA
wrreq => ff_reg_rr_e1[4].ENA
wrreq => ff_reg_rr_e1[3].ENA
wrreq => ff_reg_rr_e1[2].ENA
wrreq => ff_reg_rr_e1[1].ENA
wrreq => ff_reg_rr_e1[0].ENA
wrreq => ff_reg_sl_e1[5].ENA
wrreq => ff_reg_sl_e1[4].ENA
wrreq => ff_reg_sl_e1[3].ENA
wrreq => ff_reg_sl_e1[2].ENA
wrreq => ff_reg_sl_e1[1].ENA
wrreq => ff_reg_sl_e1[0].ENA
wrreq => ff_reg_wave_length_e1[1].ENA
wrreq => ff_reg_wave_length_e1[0].ENA
wrreq => ff_reg_frequency_count_e1[11].ENA
wrreq => ff_reg_frequency_count_e1[10].ENA
wrreq => ff_reg_frequency_count_e1[9].ENA
wrreq => ff_reg_frequency_count_e1[8].ENA
wrreq => ff_reg_frequency_count_e1[7].ENA
wrreq => ff_reg_frequency_count_e1[6].ENA
wrreq => ff_reg_frequency_count_e1[5].ENA
wrreq => ff_reg_frequency_count_e1[4].ENA
wrreq => ff_reg_frequency_count_e1[3].ENA
wrreq => ff_reg_frequency_count_e1[2].ENA
wrreq => ff_reg_frequency_count_e1[1].ENA
wrreq => ff_reg_frequency_count_e1[0].ENA
wrreq => reg_noise_frequency0[4]~reg0.ENA
wrreq => reg_noise_frequency0[3]~reg0.ENA
wrreq => reg_noise_frequency0[2]~reg0.ENA
wrreq => reg_noise_frequency0[1]~reg0.ENA
wrreq => reg_noise_frequency0[0]~reg0.ENA
wrreq => reg_noise_frequency1[4]~reg0.ENA
wrreq => reg_noise_frequency1[3]~reg0.ENA
wrreq => reg_noise_frequency1[2]~reg0.ENA
wrreq => reg_noise_frequency1[1]~reg0.ENA
wrreq => reg_noise_frequency1[0]~reg0.ENA
wrreq => reg_noise_frequency2[4]~reg0.ENA
wrreq => reg_noise_frequency2[3]~reg0.ENA
wrreq => reg_noise_frequency2[2]~reg0.ENA
wrreq => reg_noise_frequency2[1]~reg0.ENA
wrreq => reg_noise_frequency2[0]~reg0.ENA
wrreq => reg_noise_frequency3[4]~reg0.ENA
wrreq => reg_noise_frequency3[3]~reg0.ENA
wrreq => reg_noise_frequency3[2]~reg0.ENA
wrreq => reg_noise_frequency3[1]~reg0.ENA
wrreq => reg_noise_frequency3[0]~reg0.ENA
wrreq => reg_timer1_channel[3]~reg0.ENA
wrreq => reg_timer1_channel[2]~reg0.ENA
wrreq => reg_timer1_channel[1]~reg0.ENA
wrreq => reg_timer1_channel[0]~reg0.ENA
wrreq => reg_timer1_oneshot.ENA
wrreq => reg_timer1_clear~reg0.ENA
wrreq => reg_timer2_channel[3]~reg0.ENA
wrreq => reg_timer2_channel[2]~reg0.ENA
wrreq => reg_timer2_channel[1]~reg0.ENA
wrreq => reg_timer2_channel[0]~reg0.ENA
wrreq => reg_timer2_oneshot.ENA
wrreq => reg_timer2_clear~reg0.ENA
wrreq => reg_noise_sel_d0[0]~reg0.ENA
rdreq => sram_oe.DATAA
rdreq => sram_oe.DATAB
rdreq => sram_oe.DATAB
rdreq => sram_oe.DATAB
rdreq => reg_timer1_clear.OUTPUTSELECT
rdreq => reg_timer1_enable.OUTPUTSELECT
rdreq => reg_timer2_clear.OUTPUTSELECT
rdreq => reg_timer2_enable.OUTPUTSELECT
rdreq => ch_a0_key_on.OUTPUTSELECT
rdreq => ch_a0_key_release.OUTPUTSELECT
rdreq => ch_a0_key_off.OUTPUTSELECT
rdreq => ch_b0_key_on.OUTPUTSELECT
rdreq => ch_b0_key_release.OUTPUTSELECT
rdreq => ch_b0_key_off.OUTPUTSELECT
rdreq => ch_c0_key_on.OUTPUTSELECT
rdreq => ch_c0_key_release.OUTPUTSELECT
rdreq => ch_c0_key_off.OUTPUTSELECT
rdreq => ch_d0_key_on.OUTPUTSELECT
rdreq => ch_d0_key_release.OUTPUTSELECT
rdreq => ch_d0_key_off.OUTPUTSELECT
rdreq => ch_e0_key_on.OUTPUTSELECT
rdreq => ch_e0_key_release.OUTPUTSELECT
rdreq => ch_e0_key_off.OUTPUTSELECT
rdreq => ff_ch_a1_key_on.OUTPUTSELECT
rdreq => ff_ch_a1_key_release.OUTPUTSELECT
rdreq => ff_ch_a1_key_off.OUTPUTSELECT
rdreq => ff_ch_b1_key_on.OUTPUTSELECT
rdreq => ff_ch_b1_key_release.OUTPUTSELECT
rdreq => ff_ch_b1_key_off.OUTPUTSELECT
rdreq => ff_ch_c1_key_on.OUTPUTSELECT
rdreq => ff_ch_c1_key_release.OUTPUTSELECT
rdreq => ff_ch_c1_key_off.OUTPUTSELECT
rdreq => ff_ch_d1_key_on.OUTPUTSELECT
rdreq => ff_ch_d1_key_release.OUTPUTSELECT
rdreq => ff_ch_d1_key_off.OUTPUTSELECT
rdreq => ff_ch_e1_key_on.OUTPUTSELECT
rdreq => ff_ch_e1_key_release.OUTPUTSELECT
rdreq => ff_ch_e1_key_off.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ff_rddata.OUTPUTSELECT
rdreq => ext_memory_nactive.DATAA
wr_active => always0.IN0
rd_active => ext_memory_nactive.OUTPUTSELECT
rd_active => always0.IN1
rd_active => ext_memory_nactive.DATAB
rd_active => always0.IN1
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => Decoder1.IN7
address[0] => Equal12.IN5
address[0] => Equal13.IN6
address[0] => Equal14.IN9
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => Decoder1.IN6
address[1] => Equal4.IN11
address[1] => Equal12.IN7
address[1] => Equal13.IN5
address[1] => Equal14.IN11
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => Decoder1.IN5
address[2] => Equal4.IN10
address[2] => Equal12.IN6
address[2] => Equal13.IN7
address[2] => Equal14.IN10
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => Decoder1.IN4
address[3] => Equal4.IN9
address[3] => Equal12.IN4
address[3] => Equal13.IN4
address[3] => Equal14.IN8
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => Decoder1.IN3
address[4] => Equal4.IN8
address[4] => Equal12.IN3
address[4] => Equal13.IN3
address[4] => Equal14.IN7
address[5] => sram_a.DATAB
address[5] => sram_id.DATAB
address[5] => sram_id.DATAB
address[5] => Decoder1.IN2
address[5] => Equal4.IN7
address[5] => Equal5.IN2
address[5] => Equal9.IN3
address[5] => Equal12.IN2
address[5] => Equal13.IN2
address[5] => Equal14.IN6
address[6] => sram_a.DATAB
address[6] => sram_id.DATAB
address[6] => sram_id.DATAB
address[6] => Decoder1.IN1
address[6] => Equal4.IN6
address[6] => Equal5.IN1
address[6] => Equal9.IN7
address[6] => Equal12.IN1
address[6] => Equal13.IN1
address[6] => Equal14.IN5
address[7] => sram_id.DATAB
address[7] => Decoder1.IN0
address[7] => ext_memory_nactive.OUTPUTSELECT
address[7] => ext_memory_nactive.OUTPUTSELECT
address[7] => Equal4.IN5
address[7] => Equal5.IN0
address[7] => Equal8.IN5
address[7] => Equal9.IN2
address[7] => always3.IN1
address[7] => Equal12.IN0
address[7] => Equal13.IN0
address[7] => Equal14.IN4
address[8] => Mux0.IN13
address[8] => Mux1.IN13
address[8] => Mux2.IN13
address[8] => Mux3.IN13
address[8] => Decoder0.IN3
address[8] => Equal4.IN4
address[8] => Equal7.IN4
address[8] => Equal8.IN4
address[8] => Equal9.IN6
address[8] => Equal10.IN2
address[8] => Equal11.IN3
address[8] => Equal14.IN3
address[9] => Mux0.IN12
address[9] => Mux1.IN12
address[9] => Mux2.IN12
address[9] => Mux3.IN12
address[9] => Decoder0.IN2
address[9] => Equal4.IN3
address[9] => Equal7.IN3
address[9] => Equal8.IN3
address[9] => Equal9.IN5
address[9] => Equal10.IN1
address[9] => Equal11.IN2
address[9] => Equal14.IN2
address[10] => Mux0.IN11
address[10] => Mux1.IN11
address[10] => Mux2.IN11
address[10] => Mux3.IN11
address[10] => Decoder0.IN1
address[10] => Equal4.IN2
address[10] => Equal7.IN2
address[10] => Equal8.IN2
address[10] => Equal9.IN4
address[10] => Equal10.IN0
address[10] => Equal11.IN1
address[10] => Equal14.IN1
address[11] => w_scci_en.IN1
address[11] => Mux0.IN10
address[11] => Mux1.IN10
address[11] => Mux2.IN10
address[11] => Mux3.IN10
address[11] => Decoder0.IN0
address[11] => Equal4.IN1
address[11] => Equal7.IN1
address[11] => always2.IN1
address[11] => Equal8.IN1
address[11] => Equal9.IN1
address[11] => Equal11.IN0
address[11] => Equal14.IN0
address[12] => w_scci_en.IN1
address[12] => always2.IN1
address[12] => Equal4.IN0
address[12] => Equal7.IN0
address[12] => w_wts_en.IN1
address[12] => Equal8.IN0
address[12] => Equal9.IN0
address[13] => Equal0.IN1
address[13] => Equal1.IN1
address[13] => Equal2.IN1
address[13] => Equal3.IN0
address[14] => Equal0.IN0
address[14] => Equal1.IN0
address[14] => Equal2.IN0
address[14] => Equal3.IN1
wrdata[0] => reg_ram_mode0.IN0
wrdata[0] => reg_bank3.DATAB
wrdata[0] => reg_bank2.DATAB
wrdata[0] => reg_bank1.DATAB
wrdata[0] => reg_bank0.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_timer2_channel.DATAB
wrdata[0] => reg_timer1_channel.DATAB
wrdata[0] => reg_noise_frequency3.DATAB
wrdata[0] => reg_noise_frequency2.DATAB
wrdata[0] => reg_noise_frequency1.DATAB
wrdata[0] => reg_noise_frequency0.DATAB
wrdata[0] => ff_ch_e1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_e1.DATAB
wrdata[0] => ff_reg_noise_sel_e1.DATAB
wrdata[0] => ff_reg_sl_e1.DATAB
wrdata[0] => ff_reg_rr_e1.DATAB
wrdata[0] => ff_reg_sr_e1.DATAB
wrdata[0] => ff_reg_dr_e1.DATAB
wrdata[0] => ff_reg_ar_e1.DATAB
wrdata[0] => ff_reg_enable_e1.DATAB
wrdata[0] => ff_reg_volume_e1.DATAB
wrdata[0] => ff_reg_frequency_count_e1.DATAB
wrdata[0] => ff_reg_frequency_count_e1.DATAB
wrdata[0] => ff_ch_d1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_d1.DATAB
wrdata[0] => ff_reg_noise_sel_d1.DATAB
wrdata[0] => ff_reg_sl_d1.DATAB
wrdata[0] => ff_reg_rr_d1.DATAB
wrdata[0] => ff_reg_sr_d1.DATAB
wrdata[0] => ff_reg_dr_d1.DATAB
wrdata[0] => ff_reg_ar_d1.DATAB
wrdata[0] => ff_reg_enable_d1.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_ch_c1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_c1.DATAB
wrdata[0] => ff_reg_noise_sel_c1.DATAB
wrdata[0] => ff_reg_sl_c1.DATAB
wrdata[0] => ff_reg_rr_c1.DATAB
wrdata[0] => ff_reg_sr_c1.DATAB
wrdata[0] => ff_reg_dr_c1.DATAB
wrdata[0] => ff_reg_ar_c1.DATAB
wrdata[0] => ff_reg_enable_c1.DATAB
wrdata[0] => ff_reg_volume_c1.DATAB
wrdata[0] => ff_reg_frequency_count_c1.DATAB
wrdata[0] => ff_reg_frequency_count_c1.DATAB
wrdata[0] => ff_ch_b1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_b1.DATAB
wrdata[0] => ff_reg_noise_sel_b1.DATAB
wrdata[0] => ff_reg_sl_b1.DATAB
wrdata[0] => ff_reg_rr_b1.DATAB
wrdata[0] => ff_reg_sr_b1.DATAB
wrdata[0] => ff_reg_dr_b1.DATAB
wrdata[0] => ff_reg_ar_b1.DATAB
wrdata[0] => ff_reg_enable_b1.DATAB
wrdata[0] => ff_reg_volume_b1.DATAB
wrdata[0] => ff_reg_frequency_count_b1.DATAB
wrdata[0] => ff_reg_frequency_count_b1.DATAB
wrdata[0] => ff_ch_a1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_a1.DATAB
wrdata[0] => ff_reg_noise_sel_a1.DATAB
wrdata[0] => ff_reg_sl_a1.DATAB
wrdata[0] => ff_reg_rr_a1.DATAB
wrdata[0] => ff_reg_sr_a1.DATAB
wrdata[0] => ff_reg_dr_a1.DATAB
wrdata[0] => ff_reg_ar_a1.DATAB
wrdata[0] => ff_reg_enable_a1.DATAB
wrdata[0] => ff_reg_volume_a1.DATAB
wrdata[0] => ff_reg_frequency_count_a1.DATAB
wrdata[0] => ff_reg_frequency_count_a1.DATAB
wrdata[0] => ch_e0_key_on.DATAB
wrdata[0] => reg_wave_length_e0.DATAB
wrdata[0] => reg_noise_sel_e0.DATAB
wrdata[0] => reg_sl_e0.DATAB
wrdata[0] => reg_rr_e0.DATAB
wrdata[0] => reg_sr_e0.DATAB
wrdata[0] => reg_dr_e0.DATAB
wrdata[0] => reg_ar_e0.DATAB
wrdata[0] => reg_enable_e0.DATAB
wrdata[0] => reg_volume_e0.DATAB
wrdata[0] => reg_frequency_count_e0.DATAB
wrdata[0] => reg_frequency_count_e0.DATAB
wrdata[0] => ch_d0_key_on.DATAB
wrdata[0] => reg_wave_length_d0.DATAB
wrdata[0] => reg_noise_sel_d0.DATAB
wrdata[0] => reg_sl_d0.DATAB
wrdata[0] => reg_rr_d0.DATAB
wrdata[0] => reg_sr_d0.DATAB
wrdata[0] => reg_dr_d0.DATAB
wrdata[0] => reg_enable_d0.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => ch_c0_key_on.DATAB
wrdata[0] => reg_wave_length_c0.DATAB
wrdata[0] => reg_noise_sel_c0.DATAB
wrdata[0] => reg_sl_c0.DATAB
wrdata[0] => reg_rr_c0.DATAB
wrdata[0] => reg_sr_c0.DATAB
wrdata[0] => reg_dr_c0.DATAB
wrdata[0] => reg_ar_c0.DATAB
wrdata[0] => reg_enable_c0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => ch_b0_key_on.DATAB
wrdata[0] => reg_wave_length_b0.DATAB
wrdata[0] => reg_noise_sel_b0.DATAB
wrdata[0] => reg_sl_b0.DATAB
wrdata[0] => reg_rr_b0.DATAB
wrdata[0] => reg_sr_b0.DATAB
wrdata[0] => reg_dr_b0.DATAB
wrdata[0] => reg_ar_b0.DATAB
wrdata[0] => reg_enable_b0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => ch_a0_key_on.DATAB
wrdata[0] => reg_wave_length_a0.DATAB
wrdata[0] => reg_noise_sel_a0.DATAB
wrdata[0] => reg_sl_a0.DATAB
wrdata[0] => reg_rr_a0.DATAB
wrdata[0] => reg_sr_a0.DATAB
wrdata[0] => reg_dr_a0.DATAB
wrdata[0] => reg_ar_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_ram_mode1.IN0
wrdata[1] => reg_bank3.DATAB
wrdata[1] => reg_bank2.DATAB
wrdata[1] => reg_bank1.DATAB
wrdata[1] => reg_bank0.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_timer2_channel.DATAB
wrdata[1] => reg_timer1_channel.DATAB
wrdata[1] => reg_noise_frequency3.DATAB
wrdata[1] => reg_noise_frequency2.DATAB
wrdata[1] => reg_noise_frequency1.DATAB
wrdata[1] => reg_noise_frequency0.DATAB
wrdata[1] => ff_ch_e1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_e1.DATAB
wrdata[1] => ff_reg_noise_sel_e1.DATAB
wrdata[1] => ff_reg_sl_e1.DATAB
wrdata[1] => ff_reg_rr_e1.DATAB
wrdata[1] => ff_reg_sr_e1.DATAB
wrdata[1] => ff_reg_dr_e1.DATAB
wrdata[1] => ff_reg_ar_e1.DATAB
wrdata[1] => ff_reg_enable_e1.DATAB
wrdata[1] => ff_reg_volume_e1.DATAB
wrdata[1] => ff_reg_frequency_count_e1.DATAB
wrdata[1] => ff_reg_frequency_count_e1.DATAB
wrdata[1] => ff_ch_d1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_d1.DATAB
wrdata[1] => ff_reg_noise_sel_d1.DATAB
wrdata[1] => ff_reg_sl_d1.DATAB
wrdata[1] => ff_reg_rr_d1.DATAB
wrdata[1] => ff_reg_sr_d1.DATAB
wrdata[1] => ff_reg_dr_d1.DATAB
wrdata[1] => ff_reg_ar_d1.DATAB
wrdata[1] => ff_reg_enable_d1.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_ch_c1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_c1.DATAB
wrdata[1] => ff_reg_noise_sel_c1.DATAB
wrdata[1] => ff_reg_sl_c1.DATAB
wrdata[1] => ff_reg_rr_c1.DATAB
wrdata[1] => ff_reg_sr_c1.DATAB
wrdata[1] => ff_reg_dr_c1.DATAB
wrdata[1] => ff_reg_ar_c1.DATAB
wrdata[1] => ff_reg_enable_c1.DATAB
wrdata[1] => ff_reg_volume_c1.DATAB
wrdata[1] => ff_reg_frequency_count_c1.DATAB
wrdata[1] => ff_reg_frequency_count_c1.DATAB
wrdata[1] => ff_ch_b1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_b1.DATAB
wrdata[1] => ff_reg_noise_sel_b1.DATAB
wrdata[1] => ff_reg_sl_b1.DATAB
wrdata[1] => ff_reg_rr_b1.DATAB
wrdata[1] => ff_reg_sr_b1.DATAB
wrdata[1] => ff_reg_dr_b1.DATAB
wrdata[1] => ff_reg_ar_b1.DATAB
wrdata[1] => ff_reg_enable_b1.DATAB
wrdata[1] => ff_reg_volume_b1.DATAB
wrdata[1] => ff_reg_frequency_count_b1.DATAB
wrdata[1] => ff_reg_frequency_count_b1.DATAB
wrdata[1] => ff_ch_a1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_a1.DATAB
wrdata[1] => ff_reg_noise_sel_a1.DATAB
wrdata[1] => ff_reg_sl_a1.DATAB
wrdata[1] => ff_reg_rr_a1.DATAB
wrdata[1] => ff_reg_sr_a1.DATAB
wrdata[1] => ff_reg_dr_a1.DATAB
wrdata[1] => ff_reg_ar_a1.DATAB
wrdata[1] => ff_reg_enable_a1.DATAB
wrdata[1] => ff_reg_volume_a1.DATAB
wrdata[1] => ff_reg_frequency_count_a1.DATAB
wrdata[1] => ff_reg_frequency_count_a1.DATAB
wrdata[1] => ch_e0_key_release.DATAB
wrdata[1] => reg_wave_length_e0.DATAB
wrdata[1] => reg_noise_sel_e0.DATAB
wrdata[1] => reg_sl_e0.DATAB
wrdata[1] => reg_rr_e0.DATAB
wrdata[1] => reg_sr_e0.DATAB
wrdata[1] => reg_dr_e0.DATAB
wrdata[1] => reg_ar_e0.DATAB
wrdata[1] => reg_enable_e0.DATAB
wrdata[1] => reg_volume_e0.DATAB
wrdata[1] => reg_frequency_count_e0.DATAB
wrdata[1] => reg_frequency_count_e0.DATAB
wrdata[1] => ch_d0_key_release.DATAB
wrdata[1] => reg_wave_length_d0.DATAB
wrdata[1] => reg_noise_sel_d0.DATAB
wrdata[1] => reg_sl_d0.DATAB
wrdata[1] => reg_rr_d0.DATAB
wrdata[1] => reg_sr_d0.DATAB
wrdata[1] => reg_dr_d0.DATAB
wrdata[1] => reg_enable_d0.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => ch_c0_key_release.DATAB
wrdata[1] => reg_wave_length_c0.DATAB
wrdata[1] => reg_noise_sel_c0.DATAB
wrdata[1] => reg_sl_c0.DATAB
wrdata[1] => reg_rr_c0.DATAB
wrdata[1] => reg_sr_c0.DATAB
wrdata[1] => reg_dr_c0.DATAB
wrdata[1] => reg_ar_c0.DATAB
wrdata[1] => reg_enable_c0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => ch_b0_key_release.DATAB
wrdata[1] => reg_wave_length_b0.DATAB
wrdata[1] => reg_noise_sel_b0.DATAB
wrdata[1] => reg_sl_b0.DATAB
wrdata[1] => reg_rr_b0.DATAB
wrdata[1] => reg_sr_b0.DATAB
wrdata[1] => reg_dr_b0.DATAB
wrdata[1] => reg_ar_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => ch_a0_key_release.DATAB
wrdata[1] => reg_wave_length_a0.DATAB
wrdata[1] => reg_noise_sel_a0.DATAB
wrdata[1] => reg_sl_a0.DATAB
wrdata[1] => reg_rr_a0.DATAB
wrdata[1] => reg_sr_a0.DATAB
wrdata[1] => reg_dr_a0.DATAB
wrdata[1] => reg_ar_a0.DATAB
wrdata[1] => reg_enable_a0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_ram_mode2.IN0
wrdata[2] => reg_bank3.DATAB
wrdata[2] => reg_bank2.DATAB
wrdata[2] => reg_bank1.DATAB
wrdata[2] => reg_bank0.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_timer2_channel.DATAB
wrdata[2] => reg_timer1_channel.DATAB
wrdata[2] => reg_noise_frequency3.DATAB
wrdata[2] => reg_noise_frequency2.DATAB
wrdata[2] => reg_noise_frequency1.DATAB
wrdata[2] => reg_noise_frequency0.DATAB
wrdata[2] => ff_ch_e1_key_off.DATAB
wrdata[2] => ff_reg_sl_e1.DATAB
wrdata[2] => ff_reg_rr_e1.DATAB
wrdata[2] => ff_reg_sr_e1.DATAB
wrdata[2] => ff_reg_dr_e1.DATAB
wrdata[2] => ff_reg_ar_e1.DATAB
wrdata[2] => ff_reg_volume_e1.DATAB
wrdata[2] => ff_reg_frequency_count_e1.DATAB
wrdata[2] => ff_reg_frequency_count_e1.DATAB
wrdata[2] => ff_ch_d1_key_off.DATAB
wrdata[2] => ff_reg_sl_d1.DATAB
wrdata[2] => ff_reg_rr_d1.DATAB
wrdata[2] => ff_reg_sr_d1.DATAB
wrdata[2] => ff_reg_dr_d1.DATAB
wrdata[2] => ff_reg_ar_d1.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_ch_c1_key_off.DATAB
wrdata[2] => ff_reg_sl_c1.DATAB
wrdata[2] => ff_reg_rr_c1.DATAB
wrdata[2] => ff_reg_sr_c1.DATAB
wrdata[2] => ff_reg_dr_c1.DATAB
wrdata[2] => ff_reg_ar_c1.DATAB
wrdata[2] => ff_reg_volume_c1.DATAB
wrdata[2] => ff_reg_frequency_count_c1.DATAB
wrdata[2] => ff_reg_frequency_count_c1.DATAB
wrdata[2] => ff_ch_b1_key_off.DATAB
wrdata[2] => ff_reg_sl_b1.DATAB
wrdata[2] => ff_reg_rr_b1.DATAB
wrdata[2] => ff_reg_sr_b1.DATAB
wrdata[2] => ff_reg_dr_b1.DATAB
wrdata[2] => ff_reg_ar_b1.DATAB
wrdata[2] => ff_reg_volume_b1.DATAB
wrdata[2] => ff_reg_frequency_count_b1.DATAB
wrdata[2] => ff_reg_frequency_count_b1.DATAB
wrdata[2] => ff_ch_a1_key_off.DATAB
wrdata[2] => ff_reg_sl_a1.DATAB
wrdata[2] => ff_reg_rr_a1.DATAB
wrdata[2] => ff_reg_sr_a1.DATAB
wrdata[2] => ff_reg_dr_a1.DATAB
wrdata[2] => ff_reg_ar_a1.DATAB
wrdata[2] => ff_reg_volume_a1.DATAB
wrdata[2] => ff_reg_frequency_count_a1.DATAB
wrdata[2] => ff_reg_frequency_count_a1.DATAB
wrdata[2] => ch_e0_key_off.DATAB
wrdata[2] => reg_sl_e0.DATAB
wrdata[2] => reg_rr_e0.DATAB
wrdata[2] => reg_sr_e0.DATAB
wrdata[2] => reg_dr_e0.DATAB
wrdata[2] => reg_ar_e0.DATAB
wrdata[2] => reg_volume_e0.DATAB
wrdata[2] => reg_frequency_count_e0.DATAB
wrdata[2] => reg_frequency_count_e0.DATAB
wrdata[2] => ch_d0_key_off.DATAB
wrdata[2] => reg_sl_d0.DATAB
wrdata[2] => reg_rr_d0.DATAB
wrdata[2] => reg_sr_d0.DATAB
wrdata[2] => reg_dr_d0.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => ch_c0_key_off.DATAB
wrdata[2] => reg_sl_c0.DATAB
wrdata[2] => reg_rr_c0.DATAB
wrdata[2] => reg_sr_c0.DATAB
wrdata[2] => reg_dr_c0.DATAB
wrdata[2] => reg_ar_c0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => ch_b0_key_off.DATAB
wrdata[2] => reg_sl_b0.DATAB
wrdata[2] => reg_rr_b0.DATAB
wrdata[2] => reg_sr_b0.DATAB
wrdata[2] => reg_dr_b0.DATAB
wrdata[2] => reg_ar_b0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => ch_a0_key_off.DATAB
wrdata[2] => reg_sl_a0.DATAB
wrdata[2] => reg_rr_a0.DATAB
wrdata[2] => reg_sr_a0.DATAB
wrdata[2] => reg_dr_a0.DATAB
wrdata[2] => reg_ar_a0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_bank3.DATAB
wrdata[3] => reg_bank2.DATAB
wrdata[3] => reg_bank1.DATAB
wrdata[3] => reg_bank0.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_timer2_channel.DATAB
wrdata[3] => reg_timer1_channel.DATAB
wrdata[3] => reg_noise_frequency3.DATAB
wrdata[3] => reg_noise_frequency2.DATAB
wrdata[3] => reg_noise_frequency1.DATAB
wrdata[3] => reg_noise_frequency0.DATAB
wrdata[3] => ff_reg_sl_e1.DATAB
wrdata[3] => ff_reg_rr_e1.DATAB
wrdata[3] => ff_reg_sr_e1.DATAB
wrdata[3] => ff_reg_dr_e1.DATAB
wrdata[3] => ff_reg_ar_e1.DATAB
wrdata[3] => ff_reg_clone_frequency_e1.DATAB
wrdata[3] => ff_reg_volume_e1.DATAB
wrdata[3] => ff_reg_frequency_count_e1.DATAB
wrdata[3] => ff_reg_frequency_count_e1.DATAB
wrdata[3] => ff_reg_sl_d1.DATAB
wrdata[3] => ff_reg_rr_d1.DATAB
wrdata[3] => ff_reg_sr_d1.DATAB
wrdata[3] => ff_reg_dr_d1.DATAB
wrdata[3] => ff_reg_ar_d1.DATAB
wrdata[3] => ff_reg_clone_frequency_d1.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_sl_c1.DATAB
wrdata[3] => ff_reg_rr_c1.DATAB
wrdata[3] => ff_reg_sr_c1.DATAB
wrdata[3] => ff_reg_dr_c1.DATAB
wrdata[3] => ff_reg_ar_c1.DATAB
wrdata[3] => ff_reg_clone_frequency_c1.DATAB
wrdata[3] => ff_reg_volume_c1.DATAB
wrdata[3] => ff_reg_frequency_count_c1.DATAB
wrdata[3] => ff_reg_frequency_count_c1.DATAB
wrdata[3] => ff_reg_sl_b1.DATAB
wrdata[3] => ff_reg_rr_b1.DATAB
wrdata[3] => ff_reg_sr_b1.DATAB
wrdata[3] => ff_reg_dr_b1.DATAB
wrdata[3] => ff_reg_ar_b1.DATAB
wrdata[3] => ff_reg_clone_frequency_b1.DATAB
wrdata[3] => ff_reg_volume_b1.DATAB
wrdata[3] => ff_reg_frequency_count_b1.DATAB
wrdata[3] => ff_reg_frequency_count_b1.DATAB
wrdata[3] => ff_reg_sl_a1.DATAB
wrdata[3] => ff_reg_rr_a1.DATAB
wrdata[3] => ff_reg_sr_a1.DATAB
wrdata[3] => ff_reg_dr_a1.DATAB
wrdata[3] => ff_reg_ar_a1.DATAB
wrdata[3] => ff_reg_clone_frequency_a1.DATAB
wrdata[3] => ff_reg_volume_a1.DATAB
wrdata[3] => ff_reg_frequency_count_a1.DATAB
wrdata[3] => ff_reg_frequency_count_a1.DATAB
wrdata[3] => reg_sl_e0.DATAB
wrdata[3] => reg_rr_e0.DATAB
wrdata[3] => reg_sr_e0.DATAB
wrdata[3] => reg_dr_e0.DATAB
wrdata[3] => reg_ar_e0.DATAB
wrdata[3] => reg_volume_e0.DATAB
wrdata[3] => reg_frequency_count_e0.DATAB
wrdata[3] => reg_frequency_count_e0.DATAB
wrdata[3] => reg_sl_d0.DATAB
wrdata[3] => reg_rr_d0.DATAB
wrdata[3] => reg_sr_d0.DATAB
wrdata[3] => reg_dr_d0.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_sl_c0.DATAB
wrdata[3] => reg_rr_c0.DATAB
wrdata[3] => reg_sr_c0.DATAB
wrdata[3] => reg_dr_c0.DATAB
wrdata[3] => reg_ar_c0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_sl_b0.DATAB
wrdata[3] => reg_rr_b0.DATAB
wrdata[3] => reg_sr_b0.DATAB
wrdata[3] => reg_dr_b0.DATAB
wrdata[3] => reg_ar_b0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_sl_a0.DATAB
wrdata[3] => reg_rr_a0.DATAB
wrdata[3] => reg_sr_a0.DATAB
wrdata[3] => reg_dr_a0.DATAB
wrdata[3] => reg_ar_a0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[4] => reg_ram_mode0.IN1
wrdata[4] => reg_ram_mode1.IN1
wrdata[4] => reg_ram_mode2.IN1
wrdata[4] => reg_bank3.DATAB
wrdata[4] => reg_bank2.DATAB
wrdata[4] => reg_bank1.DATAB
wrdata[4] => reg_bank0.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => reg_noise_frequency3.DATAB
wrdata[4] => reg_noise_frequency2.DATAB
wrdata[4] => reg_noise_frequency1.DATAB
wrdata[4] => reg_noise_frequency0.DATAB
wrdata[4] => ff_reg_sl_e1.DATAB
wrdata[4] => ff_reg_rr_e1.DATAB
wrdata[4] => ff_reg_sr_e1.DATAB
wrdata[4] => ff_reg_dr_e1.DATAB
wrdata[4] => ff_reg_ar_e1.DATAB
wrdata[4] => ff_reg_clone_adsr_e1.DATAB
wrdata[4] => ff_reg_frequency_count_e1.DATAB
wrdata[4] => ff_reg_sl_d1.DATAB
wrdata[4] => ff_reg_rr_d1.DATAB
wrdata[4] => ff_reg_sr_d1.DATAB
wrdata[4] => ff_reg_dr_d1.DATAB
wrdata[4] => ff_reg_ar_d1.DATAB
wrdata[4] => ff_reg_clone_adsr_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => ff_reg_sl_c1.DATAB
wrdata[4] => ff_reg_rr_c1.DATAB
wrdata[4] => ff_reg_sr_c1.DATAB
wrdata[4] => ff_reg_dr_c1.DATAB
wrdata[4] => ff_reg_ar_c1.DATAB
wrdata[4] => ff_reg_clone_adsr_c1.DATAB
wrdata[4] => ff_reg_frequency_count_c1.DATAB
wrdata[4] => ff_reg_sl_b1.DATAB
wrdata[4] => ff_reg_rr_b1.DATAB
wrdata[4] => ff_reg_sr_b1.DATAB
wrdata[4] => ff_reg_dr_b1.DATAB
wrdata[4] => ff_reg_ar_b1.DATAB
wrdata[4] => ff_reg_clone_adsr_b1.DATAB
wrdata[4] => ff_reg_frequency_count_b1.DATAB
wrdata[4] => ff_reg_sl_a1.DATAB
wrdata[4] => ff_reg_rr_a1.DATAB
wrdata[4] => ff_reg_sr_a1.DATAB
wrdata[4] => ff_reg_dr_a1.DATAB
wrdata[4] => ff_reg_ar_a1.DATAB
wrdata[4] => ff_reg_clone_adsr_a1.DATAB
wrdata[4] => ff_reg_frequency_count_a1.DATAB
wrdata[4] => reg_sl_e0.DATAB
wrdata[4] => reg_rr_e0.DATAB
wrdata[4] => reg_sr_e0.DATAB
wrdata[4] => reg_dr_e0.DATAB
wrdata[4] => reg_ar_e0.DATAB
wrdata[4] => reg_frequency_count_e0.DATAB
wrdata[4] => reg_sl_d0.DATAB
wrdata[4] => reg_rr_d0.DATAB
wrdata[4] => reg_sr_d0.DATAB
wrdata[4] => reg_dr_d0.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_sl_c0.DATAB
wrdata[4] => reg_rr_c0.DATAB
wrdata[4] => reg_sr_c0.DATAB
wrdata[4] => reg_dr_c0.DATAB
wrdata[4] => reg_ar_c0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_sl_b0.DATAB
wrdata[4] => reg_rr_b0.DATAB
wrdata[4] => reg_sr_b0.DATAB
wrdata[4] => reg_dr_b0.DATAB
wrdata[4] => reg_ar_b0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_sl_a0.DATAB
wrdata[4] => reg_rr_a0.DATAB
wrdata[4] => reg_sr_a0.DATAB
wrdata[4] => reg_dr_a0.DATAB
wrdata[4] => reg_ar_a0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => reg_ram_mode3.DATAIN
wrdata[5] => reg_bank3.DATAB
wrdata[5] => reg_bank2.DATAB
wrdata[5] => reg_bank1.DATAB
wrdata[5] => reg_bank0.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => ff_reg_sl_e1.DATAB
wrdata[5] => ff_reg_rr_e1.DATAB
wrdata[5] => ff_reg_sr_e1.DATAB
wrdata[5] => ff_reg_dr_e1.DATAB
wrdata[5] => ff_reg_ar_e1.DATAB
wrdata[5] => ff_reg_clone_noise_e1.DATAB
wrdata[5] => ff_reg_frequency_count_e1.DATAB
wrdata[5] => ff_reg_sl_d1.DATAB
wrdata[5] => ff_reg_rr_d1.DATAB
wrdata[5] => ff_reg_sr_d1.DATAB
wrdata[5] => ff_reg_dr_d1.DATAB
wrdata[5] => ff_reg_ar_d1.DATAB
wrdata[5] => ff_reg_clone_noise_d1.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => ff_reg_sl_c1.DATAB
wrdata[5] => ff_reg_rr_c1.DATAB
wrdata[5] => ff_reg_sr_c1.DATAB
wrdata[5] => ff_reg_dr_c1.DATAB
wrdata[5] => ff_reg_ar_c1.DATAB
wrdata[5] => ff_reg_clone_noise_c1.DATAB
wrdata[5] => ff_reg_frequency_count_c1.DATAB
wrdata[5] => ff_reg_sl_b1.DATAB
wrdata[5] => ff_reg_rr_b1.DATAB
wrdata[5] => ff_reg_sr_b1.DATAB
wrdata[5] => ff_reg_dr_b1.DATAB
wrdata[5] => ff_reg_ar_b1.DATAB
wrdata[5] => ff_reg_clone_noise_b1.DATAB
wrdata[5] => ff_reg_frequency_count_b1.DATAB
wrdata[5] => ff_reg_sl_a1.DATAB
wrdata[5] => ff_reg_rr_a1.DATAB
wrdata[5] => ff_reg_sr_a1.DATAB
wrdata[5] => ff_reg_dr_a1.DATAB
wrdata[5] => ff_reg_ar_a1.DATAB
wrdata[5] => ff_reg_clone_noise_a1.DATAB
wrdata[5] => ff_reg_frequency_count_a1.DATAB
wrdata[5] => reg_sl_e0.DATAB
wrdata[5] => reg_rr_e0.DATAB
wrdata[5] => reg_sr_e0.DATAB
wrdata[5] => reg_dr_e0.DATAB
wrdata[5] => reg_ar_e0.DATAB
wrdata[5] => reg_frequency_count_e0.DATAB
wrdata[5] => reg_sl_d0.DATAB
wrdata[5] => reg_rr_d0.DATAB
wrdata[5] => reg_sr_d0.DATAB
wrdata[5] => reg_dr_d0.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_sl_c0.DATAB
wrdata[5] => reg_rr_c0.DATAB
wrdata[5] => reg_sr_c0.DATAB
wrdata[5] => reg_dr_c0.DATAB
wrdata[5] => reg_ar_c0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_sl_b0.DATAB
wrdata[5] => reg_rr_b0.DATAB
wrdata[5] => reg_sr_b0.DATAB
wrdata[5] => reg_dr_b0.DATAB
wrdata[5] => reg_ar_b0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_sl_a0.DATAB
wrdata[5] => reg_rr_a0.DATAB
wrdata[5] => reg_sr_a0.DATAB
wrdata[5] => reg_dr_a0.DATAB
wrdata[5] => reg_ar_a0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => reg_scci_enable.DATAIN
wrdata[6] => reg_bank3.DATAB
wrdata[6] => reg_bank2.DATAB
wrdata[6] => reg_bank1.DATAB
wrdata[6] => reg_bank0.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => reg_timer2_oneshot.DATAB
wrdata[6] => reg_timer1_oneshot.DATAB
wrdata[6] => ff_reg_rr_e1.DATAB
wrdata[6] => ff_reg_sr_e1.DATAB
wrdata[6] => ff_reg_dr_e1.DATAB
wrdata[6] => ff_reg_ar_e1.DATAB
wrdata[6] => ff_reg_clone_wave_e1.DATAB
wrdata[6] => ff_reg_frequency_count_e1.DATAB
wrdata[6] => ff_reg_rr_d1.DATAB
wrdata[6] => ff_reg_sr_d1.DATAB
wrdata[6] => ff_reg_dr_d1.DATAB
wrdata[6] => ff_reg_ar_d1.DATAB
wrdata[6] => ff_reg_clone_wave_d1.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => ff_reg_rr_c1.DATAB
wrdata[6] => ff_reg_sr_c1.DATAB
wrdata[6] => ff_reg_dr_c1.DATAB
wrdata[6] => ff_reg_ar_c1.DATAB
wrdata[6] => ff_reg_clone_wave_c1.DATAB
wrdata[6] => ff_reg_frequency_count_c1.DATAB
wrdata[6] => ff_reg_rr_b1.DATAB
wrdata[6] => ff_reg_sr_b1.DATAB
wrdata[6] => ff_reg_dr_b1.DATAB
wrdata[6] => ff_reg_ar_b1.DATAB
wrdata[6] => ff_reg_clone_wave_b1.DATAB
wrdata[6] => ff_reg_frequency_count_b1.DATAB
wrdata[6] => ff_reg_rr_a1.DATAB
wrdata[6] => ff_reg_sr_a1.DATAB
wrdata[6] => ff_reg_dr_a1.DATAB
wrdata[6] => ff_reg_ar_a1.DATAB
wrdata[6] => ff_reg_clone_wave_a1.DATAB
wrdata[6] => ff_reg_frequency_count_a1.DATAB
wrdata[6] => reg_rr_e0.DATAB
wrdata[6] => reg_sr_e0.DATAB
wrdata[6] => reg_dr_e0.DATAB
wrdata[6] => reg_ar_e0.DATAB
wrdata[6] => reg_frequency_count_e0.DATAB
wrdata[6] => reg_rr_d0.DATAB
wrdata[6] => reg_sr_d0.DATAB
wrdata[6] => reg_dr_d0.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_rr_c0.DATAB
wrdata[6] => reg_sr_c0.DATAB
wrdata[6] => reg_dr_c0.DATAB
wrdata[6] => reg_ar_c0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_rr_b0.DATAB
wrdata[6] => reg_sr_b0.DATAB
wrdata[6] => reg_dr_b0.DATAB
wrdata[6] => reg_ar_b0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_rr_a0.DATAB
wrdata[6] => reg_sr_a0.DATAB
wrdata[6] => reg_dr_a0.DATAB
wrdata[6] => reg_ar_a0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => reg_wts_enable.DATAIN
wrdata[7] => reg_bank3.DATAB
wrdata[7] => reg_bank2.DATAB
wrdata[7] => reg_bank1.DATAB
wrdata[7] => reg_bank0.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
wrdata[7] => reg_timer2_enable.DATAB
wrdata[7] => reg_timer1_enable.DATAB
wrdata[7] => ff_reg_noise_enable_e1.DATAB
wrdata[7] => ff_reg_rr_e1.DATAB
wrdata[7] => ff_reg_sr_e1.DATAB
wrdata[7] => ff_reg_dr_e1.DATAB
wrdata[7] => ff_reg_ar_e1.DATAB
wrdata[7] => ff_reg_clone_key_e1.DATAB
wrdata[7] => ff_reg_frequency_count_e1.DATAB
wrdata[7] => ff_reg_noise_enable_d1.DATAB
wrdata[7] => ff_reg_rr_d1.DATAB
wrdata[7] => ff_reg_sr_d1.DATAB
wrdata[7] => ff_reg_dr_d1.DATAB
wrdata[7] => ff_reg_ar_d1.DATAB
wrdata[7] => ff_reg_clone_key_d1.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => ff_reg_noise_enable_c1.DATAB
wrdata[7] => ff_reg_rr_c1.DATAB
wrdata[7] => ff_reg_sr_c1.DATAB
wrdata[7] => ff_reg_dr_c1.DATAB
wrdata[7] => ff_reg_ar_c1.DATAB
wrdata[7] => ff_reg_clone_key_c1.DATAB
wrdata[7] => ff_reg_frequency_count_c1.DATAB
wrdata[7] => ff_reg_noise_enable_b1.DATAB
wrdata[7] => ff_reg_rr_b1.DATAB
wrdata[7] => ff_reg_sr_b1.DATAB
wrdata[7] => ff_reg_dr_b1.DATAB
wrdata[7] => ff_reg_ar_b1.DATAB
wrdata[7] => ff_reg_clone_key_b1.DATAB
wrdata[7] => ff_reg_frequency_count_b1.DATAB
wrdata[7] => ff_reg_noise_enable_a1.DATAB
wrdata[7] => ff_reg_rr_a1.DATAB
wrdata[7] => ff_reg_sr_a1.DATAB
wrdata[7] => ff_reg_dr_a1.DATAB
wrdata[7] => ff_reg_ar_a1.DATAB
wrdata[7] => ff_reg_clone_key_a1.DATAB
wrdata[7] => ff_reg_frequency_count_a1.DATAB
wrdata[7] => reg_noise_enable_e0.DATAB
wrdata[7] => reg_rr_e0.DATAB
wrdata[7] => reg_sr_e0.DATAB
wrdata[7] => reg_dr_e0.DATAB
wrdata[7] => reg_ar_e0.DATAB
wrdata[7] => reg_frequency_count_e0.DATAB
wrdata[7] => reg_noise_enable_d0.DATAB
wrdata[7] => reg_rr_d0.DATAB
wrdata[7] => reg_sr_d0.DATAB
wrdata[7] => reg_dr_d0.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_noise_enable_c0.DATAB
wrdata[7] => reg_rr_c0.DATAB
wrdata[7] => reg_sr_c0.DATAB
wrdata[7] => reg_dr_c0.DATAB
wrdata[7] => reg_ar_c0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_noise_enable_b0.DATAB
wrdata[7] => reg_rr_b0.DATAB
wrdata[7] => reg_sr_b0.DATAB
wrdata[7] => reg_dr_b0.DATAB
wrdata[7] => reg_ar_b0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_noise_enable_a0.DATAB
wrdata[7] => reg_rr_a0.DATAB
wrdata[7] => reg_sr_a0.DATAB
wrdata[7] => reg_dr_a0.DATAB
wrdata[7] => reg_ar_a0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
rddata[0] <= ff_rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= ff_rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= ff_rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= ff_rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= ff_rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= ff_rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= ff_rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= ff_rddata[7].DB_MAX_OUTPUT_PORT_TYPE
ext_memory_nactive <= ext_memory_nactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[13] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[14] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[15] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[16] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[17] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[18] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[19] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[20] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
sram_id[0] <= sram_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[1] <= sram_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[2] <= sram_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[3] <= sram_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= sram_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[1] <= sram_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[2] <= sram_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[3] <= sram_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[4] <= sram_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[5] <= sram_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[6] <= sram_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[0] <= sram_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[1] <= sram_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[2] <= sram_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[3] <= sram_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[4] <= sram_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[5] <= sram_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[6] <= sram_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[7] <= sram_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_oe <= sram_oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_we <= sram_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[0] => ff_rddata.DATAB
sram_q[1] => ff_rddata.DATAB
sram_q[2] => ff_rddata.DATAB
sram_q[3] => ff_rddata.DATAB
sram_q[4] => ff_rddata.DATAB
sram_q[5] => ff_rddata.DATAB
sram_q[6] => ff_rddata.DATAB
sram_q[7] => ff_rddata.DATAB
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
sram_q_en => ff_rddata.OUTPUTSELECT
ch_a0_key_on <= ch_a0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a0_key_release <= ch_a0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a0_key_off <= ch_a0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_on <= ch_b0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_release <= ch_b0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_off <= ch_b0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_on <= ch_c0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_release <= ch_c0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_off <= ch_c0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_on <= ch_d0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_release <= ch_d0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_off <= ch_d0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_on <= ch_e0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_release <= ch_e0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_off <= ch_e0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_on <= ch_a1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_release <= ch_a1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_off <= ch_a1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_on <= ch_b1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_release <= ch_b1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_off <= ch_b1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_on <= ch_c1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_release <= ch_c1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_off <= ch_c1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_on <= ch_d1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_release <= ch_d1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_off <= ch_d1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_on <= ch_e1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_release <= ch_e1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_off <= ch_e1_key_off.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[0] <= reg_volume_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[1] <= reg_volume_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[2] <= reg_volume_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[3] <= reg_volume_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a0[0] <= reg_enable_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a0[1] <= reg_enable_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_a0 <= reg_noise_enable_a0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[0] <= reg_ar_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[1] <= reg_ar_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[2] <= reg_ar_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[3] <= reg_ar_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[4] <= reg_ar_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[5] <= reg_ar_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[6] <= reg_ar_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[7] <= reg_ar_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[0] <= reg_dr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[1] <= reg_dr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[2] <= reg_dr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[3] <= reg_dr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[4] <= reg_dr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[5] <= reg_dr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[6] <= reg_dr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[7] <= reg_dr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[0] <= reg_sr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[1] <= reg_sr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[2] <= reg_sr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[3] <= reg_sr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[4] <= reg_sr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[5] <= reg_sr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[6] <= reg_sr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[7] <= reg_sr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[0] <= reg_rr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[1] <= reg_rr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[2] <= reg_rr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[3] <= reg_rr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[4] <= reg_rr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[5] <= reg_rr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[6] <= reg_rr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[7] <= reg_rr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[0] <= reg_sl_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[1] <= reg_sl_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[2] <= reg_sl_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[3] <= reg_sl_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[4] <= reg_sl_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[5] <= reg_sl_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a0[0] <= reg_wave_length_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a0[1] <= reg_wave_length_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[0] <= reg_frequency_count_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[1] <= reg_frequency_count_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[2] <= reg_frequency_count_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[3] <= reg_frequency_count_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[4] <= reg_frequency_count_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[5] <= reg_frequency_count_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[6] <= reg_frequency_count_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[7] <= reg_frequency_count_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[8] <= reg_frequency_count_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[9] <= reg_frequency_count_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[10] <= reg_frequency_count_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[11] <= reg_frequency_count_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_a0[0] <= reg_noise_sel_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_a0[1] <= reg_noise_sel_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[0] <= reg_volume_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[1] <= reg_volume_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[2] <= reg_volume_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[3] <= reg_volume_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b0[0] <= reg_enable_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b0[1] <= reg_enable_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_b0 <= reg_noise_enable_b0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[0] <= reg_ar_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[1] <= reg_ar_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[2] <= reg_ar_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[3] <= reg_ar_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[4] <= reg_ar_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[5] <= reg_ar_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[6] <= reg_ar_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[7] <= reg_ar_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[0] <= reg_dr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[1] <= reg_dr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[2] <= reg_dr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[3] <= reg_dr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[4] <= reg_dr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[5] <= reg_dr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[6] <= reg_dr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[7] <= reg_dr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[0] <= reg_sr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[1] <= reg_sr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[2] <= reg_sr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[3] <= reg_sr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[4] <= reg_sr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[5] <= reg_sr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[6] <= reg_sr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[7] <= reg_sr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[0] <= reg_rr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[1] <= reg_rr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[2] <= reg_rr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[3] <= reg_rr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[4] <= reg_rr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[5] <= reg_rr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[6] <= reg_rr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[7] <= reg_rr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[0] <= reg_sl_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[1] <= reg_sl_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[2] <= reg_sl_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[3] <= reg_sl_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[4] <= reg_sl_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[5] <= reg_sl_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b0[0] <= reg_wave_length_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b0[1] <= reg_wave_length_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[0] <= reg_frequency_count_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[1] <= reg_frequency_count_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[2] <= reg_frequency_count_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[3] <= reg_frequency_count_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[4] <= reg_frequency_count_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[5] <= reg_frequency_count_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[6] <= reg_frequency_count_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[7] <= reg_frequency_count_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[8] <= reg_frequency_count_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[9] <= reg_frequency_count_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[10] <= reg_frequency_count_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[11] <= reg_frequency_count_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_b0[0] <= reg_noise_sel_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_b0[1] <= reg_noise_sel_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[0] <= reg_volume_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[1] <= reg_volume_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[2] <= reg_volume_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[3] <= reg_volume_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c0[0] <= reg_enable_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c0[1] <= reg_enable_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_c0 <= reg_noise_enable_c0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[0] <= reg_ar_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[1] <= reg_ar_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[2] <= reg_ar_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[3] <= reg_ar_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[4] <= reg_ar_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[5] <= reg_ar_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[6] <= reg_ar_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[7] <= reg_ar_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[0] <= reg_dr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[1] <= reg_dr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[2] <= reg_dr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[3] <= reg_dr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[4] <= reg_dr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[5] <= reg_dr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[6] <= reg_dr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[7] <= reg_dr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[0] <= reg_sr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[1] <= reg_sr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[2] <= reg_sr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[3] <= reg_sr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[4] <= reg_sr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[5] <= reg_sr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[6] <= reg_sr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[7] <= reg_sr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[0] <= reg_rr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[1] <= reg_rr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[2] <= reg_rr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[3] <= reg_rr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[4] <= reg_rr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[5] <= reg_rr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[6] <= reg_rr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[7] <= reg_rr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[0] <= reg_sl_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[1] <= reg_sl_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[2] <= reg_sl_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[3] <= reg_sl_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[4] <= reg_sl_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[5] <= reg_sl_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c0[0] <= reg_wave_length_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c0[1] <= reg_wave_length_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[0] <= reg_frequency_count_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[1] <= reg_frequency_count_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[2] <= reg_frequency_count_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[3] <= reg_frequency_count_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[4] <= reg_frequency_count_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[5] <= reg_frequency_count_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[6] <= reg_frequency_count_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[7] <= reg_frequency_count_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[8] <= reg_frequency_count_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[9] <= reg_frequency_count_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[10] <= reg_frequency_count_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[11] <= reg_frequency_count_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_c0[0] <= reg_noise_sel_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_c0[1] <= reg_noise_sel_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[0] <= reg_volume_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[1] <= reg_volume_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[2] <= reg_volume_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[3] <= reg_volume_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d0[0] <= reg_enable_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d0[1] <= reg_enable_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_d0 <= reg_noise_enable_d0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d0[0] <= <GND>
reg_ar_d0[1] <= <GND>
reg_ar_d0[2] <= <GND>
reg_ar_d0[3] <= <GND>
reg_ar_d0[4] <= <GND>
reg_ar_d0[5] <= <GND>
reg_ar_d0[6] <= <GND>
reg_ar_d0[7] <= <GND>
reg_dr_d0[0] <= reg_dr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[1] <= reg_dr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[2] <= reg_dr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[3] <= reg_dr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[4] <= reg_dr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[5] <= reg_dr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[6] <= reg_dr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[7] <= reg_dr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[0] <= reg_sr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[1] <= reg_sr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[2] <= reg_sr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[3] <= reg_sr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[4] <= reg_sr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[5] <= reg_sr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[6] <= reg_sr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[7] <= reg_sr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[0] <= reg_rr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[1] <= reg_rr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[2] <= reg_rr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[3] <= reg_rr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[4] <= reg_rr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[5] <= reg_rr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[6] <= reg_rr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[7] <= reg_rr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[0] <= reg_sl_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[1] <= reg_sl_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[2] <= reg_sl_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[3] <= reg_sl_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[4] <= reg_sl_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[5] <= reg_sl_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d0[0] <= reg_wave_length_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d0[1] <= reg_wave_length_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[0] <= reg_frequency_count_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[1] <= reg_frequency_count_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[2] <= reg_frequency_count_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[3] <= reg_frequency_count_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[4] <= reg_frequency_count_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[5] <= reg_frequency_count_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[6] <= reg_frequency_count_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[7] <= reg_frequency_count_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[8] <= reg_frequency_count_d0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[9] <= reg_frequency_count_d0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[10] <= reg_frequency_count_d0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[11] <= reg_frequency_count_d0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_d0[0] <= reg_noise_sel_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_d0[1] <= reg_noise_sel_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[0] <= reg_volume_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[1] <= reg_volume_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[2] <= reg_volume_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[3] <= reg_volume_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e0[0] <= reg_enable_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e0[1] <= reg_enable_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_e0 <= reg_noise_enable_e0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[0] <= reg_ar_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[1] <= reg_ar_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[2] <= reg_ar_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[3] <= reg_ar_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[4] <= reg_ar_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[5] <= reg_ar_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[6] <= reg_ar_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[7] <= reg_ar_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[0] <= reg_dr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[1] <= reg_dr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[2] <= reg_dr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[3] <= reg_dr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[4] <= reg_dr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[5] <= reg_dr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[6] <= reg_dr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[7] <= reg_dr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[0] <= reg_sr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[1] <= reg_sr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[2] <= reg_sr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[3] <= reg_sr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[4] <= reg_sr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[5] <= reg_sr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[6] <= reg_sr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[7] <= reg_sr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[0] <= reg_rr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[1] <= reg_rr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[2] <= reg_rr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[3] <= reg_rr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[4] <= reg_rr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[5] <= reg_rr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[6] <= reg_rr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[7] <= reg_rr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[0] <= reg_sl_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[1] <= reg_sl_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[2] <= reg_sl_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[3] <= reg_sl_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[4] <= reg_sl_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[5] <= reg_sl_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e0[0] <= reg_wave_length_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e0[1] <= reg_wave_length_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[0] <= reg_frequency_count_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[1] <= reg_frequency_count_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[2] <= reg_frequency_count_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[3] <= reg_frequency_count_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[4] <= reg_frequency_count_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[5] <= reg_frequency_count_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[6] <= reg_frequency_count_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[7] <= reg_frequency_count_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[8] <= reg_frequency_count_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[9] <= reg_frequency_count_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[10] <= reg_frequency_count_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[11] <= reg_frequency_count_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_e0[0] <= reg_noise_sel_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_e0[1] <= reg_noise_sel_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[0] <= ff_reg_volume_a1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[1] <= ff_reg_volume_a1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[2] <= ff_reg_volume_a1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[3] <= ff_reg_volume_a1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a1[0] <= ff_reg_enable_a1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a1[1] <= ff_reg_enable_a1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_a1 <= ff_reg_noise_enable_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[0] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[1] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[2] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[3] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[4] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[5] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[6] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[7] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[0] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[1] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[2] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[3] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[4] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[5] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[6] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[7] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[0] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[1] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[2] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[3] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[4] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[5] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[6] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[7] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[0] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[1] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[2] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[3] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[4] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[5] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[6] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[7] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[0] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[1] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[2] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[3] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[4] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[5] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a1[0] <= reg_wave_length_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a1[1] <= reg_wave_length_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[0] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[1] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[2] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[3] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[4] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[5] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[6] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[7] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[8] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[9] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[10] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[11] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_a1[0] <= reg_noise_sel_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_a1[1] <= reg_noise_sel_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[0] <= ff_reg_volume_b1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[1] <= ff_reg_volume_b1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[2] <= ff_reg_volume_b1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[3] <= ff_reg_volume_b1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b1[0] <= ff_reg_enable_b1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b1[1] <= ff_reg_enable_b1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_b1 <= ff_reg_noise_enable_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[0] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[1] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[2] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[3] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[4] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[5] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[6] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[7] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[0] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[1] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[2] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[3] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[4] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[5] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[6] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[7] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[0] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[1] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[2] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[3] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[4] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[5] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[6] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[7] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[0] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[1] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[2] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[3] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[4] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[5] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[6] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[7] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[0] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[1] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[2] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[3] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[4] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[5] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b1[0] <= reg_wave_length_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b1[1] <= reg_wave_length_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[0] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[1] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[2] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[3] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[4] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[5] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[6] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[7] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[8] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[9] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[10] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[11] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_b1[0] <= reg_noise_sel_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_b1[1] <= reg_noise_sel_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[0] <= ff_reg_volume_c1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[1] <= ff_reg_volume_c1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[2] <= ff_reg_volume_c1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[3] <= ff_reg_volume_c1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c1[0] <= ff_reg_enable_c1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c1[1] <= ff_reg_enable_c1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_c1 <= ff_reg_noise_enable_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[0] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[1] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[2] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[3] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[4] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[5] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[6] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[7] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[0] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[1] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[2] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[3] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[4] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[5] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[6] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[7] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[0] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[1] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[2] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[3] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[4] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[5] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[6] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[7] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[0] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[1] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[2] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[3] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[4] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[5] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[6] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[7] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[0] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[1] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[2] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[3] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[4] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[5] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c1[0] <= reg_wave_length_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c1[1] <= reg_wave_length_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[0] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[1] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[2] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[3] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[4] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[5] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[6] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[7] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[8] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[9] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[10] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[11] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_c1[0] <= reg_noise_sel_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_c1[1] <= reg_noise_sel_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[0] <= ff_reg_volume_d1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[1] <= ff_reg_volume_d1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[2] <= ff_reg_volume_d1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[3] <= ff_reg_volume_d1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d1[0] <= ff_reg_enable_d1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d1[1] <= ff_reg_enable_d1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_d1 <= ff_reg_noise_enable_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[0] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[1] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[2] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[3] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[4] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[5] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[6] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[7] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[0] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[1] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[2] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[3] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[4] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[5] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[6] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[7] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[0] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[1] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[2] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[3] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[4] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[5] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[6] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[7] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[0] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[1] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[2] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[3] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[4] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[5] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[6] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[7] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[0] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[1] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[2] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[3] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[4] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[5] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d1[0] <= reg_wave_length_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d1[1] <= reg_wave_length_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[0] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[1] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[2] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[3] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[4] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[5] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[6] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[7] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[8] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[9] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[10] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[11] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_d1[0] <= reg_noise_sel_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_d1[1] <= reg_noise_sel_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[0] <= ff_reg_volume_e1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[1] <= ff_reg_volume_e1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[2] <= ff_reg_volume_e1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[3] <= ff_reg_volume_e1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e1[0] <= ff_reg_enable_e1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e1[1] <= ff_reg_enable_e1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_e1 <= ff_reg_noise_enable_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[0] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[1] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[2] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[3] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[4] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[5] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[6] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[7] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[0] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[1] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[2] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[3] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[4] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[5] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[6] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[7] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[0] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[1] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[2] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[3] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[4] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[5] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[6] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[7] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[0] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[1] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[2] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[3] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[4] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[5] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[6] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[7] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[0] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[1] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[2] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[3] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[4] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[5] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e1[0] <= reg_wave_length_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e1[1] <= reg_wave_length_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[0] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[1] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[2] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[3] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[4] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[5] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[6] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[7] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[8] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[9] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[10] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[11] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_e1[0] <= reg_noise_sel_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_sel_e1[1] <= reg_noise_sel_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency0[0] <= reg_noise_frequency0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency0[1] <= reg_noise_frequency0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency0[2] <= reg_noise_frequency0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency0[3] <= reg_noise_frequency0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency0[4] <= reg_noise_frequency0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency1[0] <= reg_noise_frequency1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency1[1] <= reg_noise_frequency1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency1[2] <= reg_noise_frequency1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency1[3] <= reg_noise_frequency1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency1[4] <= reg_noise_frequency1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency2[0] <= reg_noise_frequency2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency2[1] <= reg_noise_frequency2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency2[2] <= reg_noise_frequency2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency2[3] <= reg_noise_frequency2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency2[4] <= reg_noise_frequency2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency3[0] <= reg_noise_frequency3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency3[1] <= reg_noise_frequency3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency3[2] <= reg_noise_frequency3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency3[3] <= reg_noise_frequency3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency3[4] <= reg_noise_frequency3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_enable <= reg_timer1_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[0] <= reg_timer1_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[1] <= reg_timer1_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[2] <= reg_timer1_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[3] <= reg_timer1_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_clear <= reg_timer1_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer1_status[0] => ff_rddata.DATAB
timer1_status[1] => ff_rddata.DATAB
timer1_status[2] => ff_rddata.DATAB
timer1_status[3] => ff_rddata.DATAB
timer1_status[4] => ff_rddata.DATAB
timer1_status[5] => ff_rddata.DATAB
timer1_status[6] => ff_rddata.DATAB
timer1_status[7] => reg_timer1_enable.IN1
timer1_status[7] => ff_rddata.DATAB
reg_timer2_enable <= reg_timer2_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[0] <= reg_timer2_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[1] <= reg_timer2_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[2] <= reg_timer2_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[3] <= reg_timer2_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_clear <= reg_timer2_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer2_status[0] => ff_rddata.DATAB
timer2_status[1] => ff_rddata.DATAB
timer2_status[2] => ff_rddata.DATAB
timer2_status[3] => ff_rddata.DATAB
timer2_status[4] => ff_rddata.DATAB
timer2_status[5] => ff_rddata.DATAB
timer2_status[6] => ff_rddata.DATAB
timer2_status[7] => reg_timer2_enable.IN1
timer2_status[7] => ff_rddata.DATAB


