EESchema Schematic File Version 4
LIBS:hx4k_dev_board-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Lattice:ICE40HX4K-TQ144 U?
U 1 1 5D7C6758
P 1900 3150
F 0 "U?" H 2249 3378 50  0000 L CNN
F 1 "ICE40HX4K-TQ144" H 2249 3287 50  0000 L CNN
F 2 "Package_QFP:TQFP-144_20x20mm_P0.5mm" H 2900 1250 50  0001 R CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" H 900 5650 50  0001 C CNN
	1    1900 3150
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Lattice:ICE40HX4K-TQ144 U?
U 2 1 5D7C7EF5
P 4350 2850
F 0 "U?" H 4699 3078 50  0000 L CNN
F 1 "ICE40HX4K-TQ144" H 4699 2987 50  0000 L CNN
F 2 "Package_QFP:TQFP-144_20x20mm_P0.5mm" H 5350 950 50  0001 R CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" H 3350 5350 50  0001 C CNN
	2    4350 2850
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Lattice:ICE40HX4K-TQ144 U?
U 3 1 5D7C97B8
P 6700 2350
F 0 "U?" H 7099 2578 50  0000 L CNN
F 1 "ICE40HX4K-TQ144" H 7099 2487 50  0000 L CNN
F 2 "Package_QFP:TQFP-144_20x20mm_P0.5mm" H 7700 450 50  0001 R CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" H 5700 4850 50  0001 C CNN
	3    6700 2350
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Lattice:ICE40HX4K-TQ144 U?
U 4 1 5D7CBA58
P 9400 2700
F 0 "U?" H 9749 2878 50  0000 L CNN
F 1 "ICE40HX4K-TQ144" H 9749 2787 50  0000 L CNN
F 2 "Package_QFP:TQFP-144_20x20mm_P0.5mm" H 10400 800 50  0001 R CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" H 8400 5200 50  0001 C CNN
	4    9400 2700
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Lattice:ICE40HX4K-TQ144 U?
U 5 1 5D7CD93A
P 4750 6050
F 0 "U?" H 5194 6096 50  0000 L CNN
F 1 "ICE40HX4K-TQ144" H 5194 6005 50  0000 L CNN
F 2 "Package_QFP:TQFP-144_20x20mm_P0.5mm" H 5750 4150 50  0001 R CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" H 3750 8550 50  0001 C CNN
	5    4750 6050
	1    0    0    -1  
$EndComp
$EndSCHEMATC
