

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Tue Nov  2 14:20:15 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5271558|  5271558|  52.716 ms|  52.716 ms|  5271559|  5271559|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_98   |dft_Pipeline_VITIS_LOOP_18_1  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_dft_Pipeline_VITIS_LOOP_27_3_fu_108  |dft_Pipeline_VITIS_LOOP_27_3  |     5143|     5143|  51.430 us|  51.430 us|  5143|  5143|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |  5270528|  5270528|      5147|          -|          -|  1024|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1043|   1167|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    167|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    5|    1075|   1374|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |CTRL_s_axi_U                             |CTRL_s_axi                    |        0|   0|   36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_98   |dft_Pipeline_VITIS_LOOP_18_1  |        0|   0|   13|    73|    0|
    |grp_dft_Pipeline_VITIS_LOOP_27_3_fu_108  |dft_Pipeline_VITIS_LOOP_27_3  |        4|   5|  994|  1054|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |Total                                    |                              |        4|   5| 1043|  1167|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |INTERNAL_R_data_V_U  |INTERNAL_R_data_V  |        4|  0|   0|    0|  1024|   64|     1|        65536|
    |INTERNAL_I_data_V_U  |INTERNAL_R_data_V  |        4|  0|   0|    0|  1024|   64|     1|        65536|
    +---------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                   |        8|  0|   0|    0|  2048|  128|     2|       131072|
    +---------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_135_p2   |         +|   0|  0|  12|          11|           1|
    |R_last_V_fu_146_p2   |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln23_fu_129_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state5      |        or|   0|  0|   2|           1|           1|
    |ap_block_state7      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  40|          35|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |INPUT_I_TREADY_int_regslice  |   9|          2|    1|          2|
    |INPUT_R_TREADY_int_regslice  |   9|          2|    1|          2|
    |INTERNAL_I_data_V_address0   |  14|          3|   10|         30|
    |INTERNAL_I_data_V_ce0        |  14|          3|    1|          3|
    |INTERNAL_I_data_V_we0        |   9|          2|    1|          2|
    |INTERNAL_R_data_V_address0   |  14|          3|   10|         30|
    |INTERNAL_R_data_V_ce0        |  14|          3|    1|          3|
    |INTERNAL_R_data_V_we0        |   9|          2|    1|          2|
    |OUTPUT_I_TDATA_blk_n         |   9|          2|    1|          2|
    |OUTPUT_R_TDATA_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |i_1_fu_64                    |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 167|         35|   40|        109|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |R_last_V_reg_234                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                             |   8|   0|    8|          0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_98_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_27_3_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_64                                             |  11|   0|   11|          0|
    |trunc_ln28_reg_229                                    |  10|   0|   10|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|           dft|  return value|
|INPUT_R_TDATA       |   in|   64|        axis|       INPUT_R|       pointer|
|INPUT_R_TVALID      |   in|    1|        axis|       INPUT_R|       pointer|
|INPUT_R_TREADY      |  out|    1|        axis|       INPUT_R|       pointer|
|INPUT_I_TDATA       |   in|   64|        axis|       INPUT_I|       pointer|
|INPUT_I_TVALID      |   in|    1|        axis|       INPUT_I|       pointer|
|INPUT_I_TREADY      |  out|    1|        axis|       INPUT_I|       pointer|
|OUTPUT_R_TDATA      |  out|  128|        axis|      OUTPUT_R|       pointer|
|OUTPUT_R_TVALID     |  out|    1|        axis|      OUTPUT_R|       pointer|
|OUTPUT_R_TREADY     |   in|    1|        axis|      OUTPUT_R|       pointer|
|OUTPUT_I_TDATA      |  out|  128|        axis|      OUTPUT_I|       pointer|
|OUTPUT_I_TVALID     |  out|    1|        axis|      OUTPUT_I|       pointer|
|OUTPUT_I_TREADY     |   in|    1|        axis|      OUTPUT_I|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

