$date
	Thu Sep 29 14:50:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2_8 $end
$scope module lsbmux $end
$var wire 4 ! d0 [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module lsbmux $end
$var wire 4 " d1 [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module lsbmux $end
$var wire 1 # s $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module lsbmux $end
$var wire 4 $ y [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module msbmux $end
$var wire 4 % d0 [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module msbmux $end
$var wire 4 & d1 [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module msbmux $end
$var wire 1 # s $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$scope module msbmux $end
$var wire 4 ' y [3:0] $end
$upscope $end
$upscope $end
$scope module mux2_8 $end
$var wire 8 ( d0 [7:0] $end
$upscope $end
$scope module mux2_8 $end
$var wire 8 ) d1 [7:0] $end
$upscope $end
$scope module mux2_8 $end
$var wire 1 # s $end
$upscope $end
$scope module mux2_8 $end
$var wire 8 * y [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
b10 )
b1 (
b0 '
b0 &
b0 %
b1 $
0#
b10 "
b1 !
$end
#2000
b10 *
b10 $
1#
#4001
