<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.4.1 (64-bit)                   -->
<!--                                                              -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="D:/ASIC2/FPGA/rate_encoder_system/rate_encoder_system.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="D:/ASIC2/FPGA/rate_encoder_system/rate_encoder_system.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="D:/ASIC2/FPGA/rate_encoder_system/rate_encoder_system.runs/impl_1/design_1_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/RateEncoder_0/inst/pixels_reg[9][3]"/>
        <net name="design_1_i/RateEncoder_0/inst/pixels_reg[9][2]"/>
        <net name="design_1_i/RateEncoder_0/inst/pixels_reg[9][1]"/>
        <net name="design_1_i/RateEncoder_0/inst/pixels_reg[9][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TKEEP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tkeep[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tkeep[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tkeep[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : RateEncoder_0_m_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : RateEncoder_0_m_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : RateEncoder_0_m_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : RateEncoder_0_m_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value="spikes"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[63:0]"/>
        <Option Id="NAME.CUSTOM" value="spikes"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1[63]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[62]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[61]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[60]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[59]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[58]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[57]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[56]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[55]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[54]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[53]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[52]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[51]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[50]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[49]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[48]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[47]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[46]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[45]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[44]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[43]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[42]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[41]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[40]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[39]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[38]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[37]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[36]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[35]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[34]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[33]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[32]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[31]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[30]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[29]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[28]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[27]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[26]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[25]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[24]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[23]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[22]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[21]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[20]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[19]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[18]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[17]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[16]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
