


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
##################################################
#####          Clock Tree Synthesis          #####
##################################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 02:01:08 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (05_place_opt.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/place_opt -to ${DESIGN_NAME}/clock_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/clock_opt.design}
open_block ${DESIGN_NAME}/clock_opt
Information: Incrementing open_count of block 'top_lib:top/clock_opt.design' to 2. (DES-021)
{top_lib:top/clock_opt.design}
#### ----- Setup application options ----- ####
set_app_options -name cts.common.max_fanout -value 50
cts.common.max_fanout 50
set_app_options -name cts.compile.enable_cell_relocation -value timing_aware
cts.compile.enable_cell_relocation timing_aware
set_app_options -name cts.compile.size_pre_existing_cell_to_cts_references -value true
cts.compile.size_pre_existing_cell_to_cts_references true
set_app_options -name cts.common.user_instance_name_prefix -value clock_opt
cts.common.user_instance_name_prefix clock_opt
# Improve routability ----------------------- GOTTA CHECK THIS WITH PABLO 
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1_C false} {VIA2_C true}}
route.common.via_on_grid_by_layer_name {{VIA1_C false} {VIA2_C true}}
# Specify the driving cell -----------------------------------  ASK PABLO
set_driving_cell -lib_cell CKBD4HPBWP [get_ports clk] 
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Updating block top_lib:top/clock_opt.design
Information: Total 1 mismatches are found on block 'top_lib:top/clock_opt.design'. (DMM-116)
Design 'top' was successfully linked.
1
# Define cell usage during CTS ------------------------------   ASK PABLO
set_lib_cell_purpose -include cts [get_lib_cells {CK*}]
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D0HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D1HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D2HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D4HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKAN2D8HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD0HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD1HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD2HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD3HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'tcbn65lphpbwp_1:CKBD4HPBWP.timing' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
1
#### ----- Create Shielding options and Non-Default Routing (NDR) rules ----- ####
# Create NDR rule
create_routing_rule CLK_NDR \
	-default_reference_rule \
	-multiplier_width 2 \
	-multiplier_spacing 2 \
	-shield \
	-shield_widths {M1 0 M2 0 M3 0} \
	-snap_to_track 
{CLK_NDR}
# Define minimum and maximum clock routing layer
set_clock_routing_rules -rules CLK_NDR \
	-min_routing_layer M2 \
	-max_routing_layer M4
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
# Set targer skew value
#set_clock_tree_options -clocks [all_clocks] -target_skew 0.1
set_clock_tree_options -clocks [all_clocks] -target_skew $TARGET_SKEW -corners {cornerSS cornerFF}
1
#### ----- Clock_opt flow ----- ####
get_clocks
{SYS_CLK}
# List the stages of clock_opt command
clock_opt -list_only
Information: Timer using 1 threads
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-05-25 02:01:08 / Session: 0.00 hr / Command: 0.00 hr / Memory: 419 MB (FLW-8100)
clock_opt flow stages: build_clock route_clock final_opto
             build_clock:   clock synthesis and optimization
             route_clock:   detailed routing of clock nets
             final_opto:   datapath optimization based on synthesized clocks
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-05-25 02:01:08 / Session: 0.00 hr / Command: 0.00 hr / Memory: 419 MB (FLW-8100)
1
# Synthesize and optimize the clock tree
clock_opt -to build_clock
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-05-25 02:01:08 / Session: 0.00 hr / Command: 0.00 hr / Memory: 419 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 02:01:09 / Session: 0.00 hr / Command: 0.00 hr / Memory: 600 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 02:01:09 / Session: 0.00 hr / Command: 0.00 hr / Memory: 600 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.
Total 0.2050 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9d991980): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9d991980): 204
Total 0.0374 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1417, cell height 2.0000, cell area 4.2834 for total 1653 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 224 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.36 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1936, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.140: scenarioFF: 0
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.140: scenarioSS: 0
ABF: Core Area = 17 X 12 ()
1
Virtually optimized 5 out of 1917 cells
Virtually buffered 5 cell outputs
1
Information: Relocated the clock cell 'clock_gate_p1_reg' from (150.00, 104.00) to (92.40, 60.00). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.97 sec, cpu time is 0 hr : 0 min : 1.96 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8d3c0ca0):  clock_gate_p1_reg/Q:   
   clock SYS_CLK mode mode1 count 224
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_p1_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 224
 Number of Gates = 0
 Number of Loads = 224
 Driver sized from CKLNQD1HPBWP to CKLNQD6HPBWP
 Added 8 Repeaters (B: 8 I: 0). Built 1 Repeater Levels for driver clock_gate_p1_reg/Q
 Phase delay: (max r/f: 0.362377/nan  min r/f: 0.362377/nan) : clock_gate_p1_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.362377/__  min r/f: 0.362377/__) : clock_gate_p1_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.363712/nan  min r/f: 0.363712/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 2.61 sec, cpu time is 0 hr : 0 min : 2.60 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 40.00) by Clock Tree Synthesis.
Information: 0 out of 9 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 5 out of 224, orientation changed without moving: 0
Clock sink displacement max = 2.000000 um, average = 0.044643 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
Largest displacement cells:
Clock sink inst 'p3_reg[28]' snapped from (96.60, 80.00) (R0) to (96.60, 82.00) (MX) displacement = 2.000000 um.
Clock sink inst 'p1_reg[28]' snapped from (94.60, 82.00) (MX) to (94.60, 84.00) (R0) displacement = 2.000000 um.
Clock sink inst 'reg_data_reg[78]' snapped from (42.40, 56.00) (R0) to (44.40, 56.00) (R0) displacement = 2.000000 um.
Clock sink inst 'reg_data_reg[19]' snapped from (102.80, 44.00) (R0) to (102.80, 46.00) (MX) displacement = 2.000000 um.
Clock sink inst 'reg_data_reg[14]' snapped from (70.20, 40.00) (R0) to (70.20, 38.00) (MX) displacement = 2.000000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 10
Information: The run time for clock net global routing is 0 hr : 0 min : 0.61 sec, cpu time is 0 hr : 0 min : 0.60 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1946 nets, 10 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 644, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; tot_drc_vio: 0; buf_ct: 8; buf_area: 40.000000; cell_area: 50.800000
start cto; name: mode1:SYS_CLK; type: clock; latency: 0.515804; gskew: 0.213547; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 8; buf_area: 40.000000; cell_area: 50.800000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0805; ID = 0.2550; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2135; ID = 0.5158; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9973

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.81u 00:00:00.02s 00:00:00.83e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0805; ID = 0.2550; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2135; ID = 0.5158; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.84 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.85 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0805; ID = 0.2550; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2135; ID = 0.5158; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9955

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9956

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.18u 00:00:00.00s 00:00:00.19e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0805; ID = 0.2550; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0216		0.0000		clock_gate_p1_reg/CP
  (1) 0.1654		0.1439		clock_gate_p1_reg/Q
  (2) 0.1677		0.0023		clock_optZCTSBUF_4883_1711/I
  (3) 0.2518		0.0840		clock_optZCTSBUF_4883_1711/Z
  (4) 0.2550		0.0032		reg_data_reg[109]/CP
Shortest path:
  (0) 0.0216		0.0000		clock_gate_p1_reg/CP
  (1) 0.1654		0.1439		clock_gate_p1_reg/Q
  (2) 0.1745		0.0090		reg_data_reg[20]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2135; ID = 0.5158; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 40.0000; ClockCellArea = 50.8000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0032		0.0000		clock_gate_p1_reg/CP
  (1) 0.2884		0.2852		clock_gate_p1_reg/Q
  (2) 0.3281		0.0397		clock_optZCTSBUF_9002_1706/I
  (3) 0.5154		0.1872		clock_optZCTSBUF_9002_1706/Z
  (4) 0.5158		0.0004		p2_reg[21]/CP
Shortest path:
  (0) 0.0032		0.0000		clock_gate_p1_reg/CP
  (1) 0.2884		0.2852		clock_gate_p1_reg/Q
  (2) 0.3023		0.0138		reg_data_reg[20]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         18
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         17
	# Failed main graph committ          =          0
	# Successful main graph commit      =          1
	# Subgraph evaluation success rate in percent =     0.0556
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Accepted         sizing moves =        1

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9963
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     0.9958
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9953
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     0.9962
	# The rest of flow speed up       =     0.9963

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0806; ID = 0.2543; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.2131; ID = 0.5143; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.71u 00:00:00.00s 00:00:00.72e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.72 sec, cpu time is 0 hr : 0 min : 0.72 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.72 sec, cpu time is 0 hr : 0 min : 0.72 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0806; ID = 0.2543; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.2131; ID = 0.5143; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9964

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0806; ID = 0.2543; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2131; ID = 0.5143; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.2509  0.2509  0.2509  0.2509   cornerFF
SYS_CLK      Yes     0.5041  0.5041  0.5041  0.5041   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 49.2000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.074117, elapsed 0.074340, speed up 0.997000.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 644, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.824437, Leakage = 0.171397, Internal = 0.432182, Switching = 0.220859

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.013490, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.194677, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.013490, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.194677, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.013, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.857531, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.194677, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 6.013490, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995392
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995386
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.971591

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 6.013490, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.194677, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 6.013490, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.194677, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 6.013, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.857531, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996643
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996758
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.995746
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.996243
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.996239
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 72.44%
     Prepare moo/get initial QOR:                14.78%
     Commit/annotate budget:                     0.00%
     Solve runtime: 12.07% of which 7.56% is incremental-LP runtime
     Other:                                      0.70%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.996297
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.996942

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.980507, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.193815, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.980507, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.193815, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.981, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.194, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.901115, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 5.251891, elapsed 5.266269, speed up 0.997270.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.2700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 5.83 sec, cpu time is 0 hr : 0 min : 5.81 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    24 

No. doRoutes           =    41 
No. doUnroutes         =    37 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    41 
No. undoUnroutes       =    37 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8459 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8459 
Net statistics:
Total number of nets     = 1946
Number of nets to route  = 10
Number of nets with max-layer-mode hard = 10
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
11 nets are fully connected,
 of which 2 are detail routed and 9 are global routed.
10 nets have non-default rule CLK_NDR
	 10 non-user-specified nets, 10 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 133 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          133 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8459 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8459 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8459 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8459 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 8459 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8459 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   226 Max = 6 GRCs =    81 (0.84%)
Initial. H routing: Overflow =   217 Max = 6 (GRCs =  1) GRCs =    74 (1.54%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M1         Overflow =    13 Max = 3 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M2         Overflow =     9 Max = 2 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M3         Overflow =   204 Max = 6 (GRCs =  1) GRCs =    67 (1.39%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2509.93
Initial. Layer M1 wire length = 283.56
Initial. Layer M2 wire length = 138.60
Initial. Layer M3 wire length = 194.83
Initial. Layer M4 wire length = 1892.94
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1133
Initial. Via VIA12 count = 421
Initial. Via VIA23 count = 367
Initial. Via VIA34 count = 345
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8459 

Congestion utilization per direction:
Average vertical track utilization   =  3.56 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.35 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8459 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8459 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 224 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 10 flat clock tree nets.
There are 9 non-sink instances (total area 52.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 38.40).
8 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:14.51u 00:00:00.34s 00:00:14.91e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 02:01:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1482 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1946 nets, 10 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    24 s (  0.01 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:  1481 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    24 s (  0.01 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:  1481 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 169808.156
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1869.083
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 169808.156      7125.20       1661         20         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 169808.156      7125.20       1661
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    30 s (  0.01 hr )  ELAPSE:    32 s (  0.01 hr )  MEM-PEAK:  1481 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:31     0.000     0.000  7912.400     0.000     0.000        20        86         0     0.000      1481 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0284 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb937458): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb937458): 560
Total 0.0243 seconds to load 2357 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 233; Macro cells: 0; User fixed cells: 696
Average cell width 2.1449, cell height 2.0000, cell area 4.2897 for total 1661 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 02:01:34 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1482 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1481
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 190 total shapes.
Layer M2: cached 0 shapes out of 96 total shapes.
Cached 2400 vias out of 3737 total vias.
Total 0.0992 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x992e8b40): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x992e8b40): 204
Total 0.0894 seconds to load 2357 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 233; Macro cells: 0; User fixed cells: 696
Average cell width 2.1449, cell height 2.0000, cell area 4.2897 for total 1661 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0774; ID = 0.2364; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.5950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1881; ID = 0.4704; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.5950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0774; ID = 0.2364; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.5950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1881; ID = 0.4704; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 38.4000; ClockCellArea = 52.4000; ClockWireLen = 2594.5950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 8 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 646, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.077148, elapsed 0.077375, speed up 0.997066.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 646, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.819401, Leakage = 0.171677, Internal = 0.428425, Switching = 0.219298

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.980531, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.193814, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.980531, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.193814, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.981, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.194, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.901077, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.193814, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.980531, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996692
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996682
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.993903

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.980531, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.193814, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.980531, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.193814, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.981, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.194, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.901077, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996931
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996949
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.993631

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.980531, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.193814, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.980531, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.193814, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.981, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.194, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.901077, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.839741, elapsed 0.842557, speed up 0.996658.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1946
Number of nets to route  = 10
Number of nets with max-layer-mode hard = 10
12 nets are fully connected,
 of which 2 are detail routed and 10 are global routed.
10 nets have non-default rule CLK_NDR
	 10 non-user-specified nets, 10 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   226 Max = 6 GRCs =    81 (0.84%)
Initial. H routing: Overflow =   217 Max = 6 (GRCs =  1) GRCs =    74 (1.54%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M1         Overflow =    13 Max = 3 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M2         Overflow =     9 Max = 2 (GRCs =  2) GRCs =     7 (0.15%)
Initial. M3         Overflow =   204 Max = 6 (GRCs =  1) GRCs =    67 (1.39%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2509.93
Initial. Layer M1 wire length = 283.56
Initial. Layer M2 wire length = 138.60
Initial. Layer M3 wire length = 194.83
Initial. Layer M4 wire length = 1892.94
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1133
Initial. Via VIA12 count = 421
Initial. Via VIA23 count = 367
Initial. Via VIA34 count = 345
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.56 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.35 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 2.67 sec, cpu time is 0 hr : 0 min : 3.06 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 190 total shapes.
Layer M2: cached 0 shapes out of 96 total shapes.
Cached 2400 vias out of 3737 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0295 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 65 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2357        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2357
number of references:                65
number of site rows:                 48
number of locations attempted:    18479
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1428 (10890 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.184 um ( 0.09 row height)
rms weighted cell displacement:   0.184 um ( 0.09 row height)
max cell displacement:            3.000 um ( 1.50 row height)
avg cell displacement:            0.020 um ( 0.01 row height)
avg weighted cell displacement:   0.020 um ( 0.01 row height)
number of cells moved:               21
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_4819 (AOI22D0HPBWP)
  Input location: (75,80)
  Legal location: (72,80)
  Displacement:   3.000 um ( 1.50 row height)
Cell: ctmi_5335 (XNR3D0HPBWP)
  Input location: (49,56)
  Legal location: (49.4,58)
  Displacement:   2.040 um ( 1.02 row height)
Cell: place_optHFSBUF_326_789 (BUFFD1HPBWP)
  Input location: (96.8,64)
  Legal location: (97,62)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_5445 (AO22D0HPBWP)
  Input location: (92.6,64)
  Legal location: (92.4,62)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_4767 (OAI22D0HPBWP)
  Input location: (101.2,82)
  Legal location: (101.2,80)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_5416 (AO22D0HPBWP)
  Input location: (77.2,80)
  Legal location: (77.2,78)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_4537 (MUX2ND0HPBWP)
  Input location: (94.6,64)
  Legal location: (94.6,62)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_4539 (NR2D0HPBWP)
  Input location: (97.8,64)
  Legal location: (99.4,64)
  Displacement:   1.600 um ( 0.80 row height)
Cell: ctmi_5415 (AO22D0HPBWP)
  Input location: (77.4,78)
  Legal location: (78.8,78)
  Displacement:   1.400 um ( 0.70 row height)
Cell: ctmi_4634 (MUX2ND0HPBWP)
  Input location: (80.8,78)
  Legal location: (82,78)
  Displacement:   1.200 um ( 0.60 row height)

 Successfully legalize placement.
Info: 224 sinks and boundary insts are collected
Info: 224 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.35 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 10 flat clock tree nets.
There are 9 non-sink instances (total area 52.40) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 38.40).
8 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.56u 00:00:00.54s 00:00:03.47e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1946 nets, 10 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa159a300): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa159a300): 204
Total 0.0245 seconds to load 2357 cell instances into cellmap
Moveable cells: 1652; Application fixed cells: 9; Macro cells: 0; User fixed cells: 696
Average cell width 2.1449, cell height 2.0000, cell area 4.2897 for total 1661 placed and application fixed cells
Information: Current block utilization is '0.51120', effective utilization is '0.56764'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:39     0.000     0.000  7912.400     0.000     0.000        20        86         0     0.000      1561 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 02:01:38 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1561

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -       7125.20   169808.16        1661              0.01      1561
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.110550615558  9.863141029871  6.078289064085  2.744200341123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.979614956619  2.700850963801  3.840516164440  3.750208053169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340316213869  5.867311251642  7.173950485364  9.669811999761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280698394270  4.570458173083  5.624934908820  7.826859253678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492921637722  9.584274989776  2.041883487119  3.921162867338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613073070849  8.244175214587  3.504936805451  1.682718012888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655202014996  1.017743563533  5.811675766269  5.826732883342  4.349381892435
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1946 nets, 10 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 169808.156
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1869.083
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 169808.156      7125.20       1661         20         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 169808.156      7125.20       1661

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:    38 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:  1561 MB
Clock-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.524 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 02:01:39 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-05-25 02:01:39 / Session: 0.01 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
1
# Detail routing of clock
clock_opt -from build_clock -to route_clock 
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2025-05-25 02:01:39 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 02:01:39 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 02:01:39 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 8 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.
Total 0.0719 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa37d1260): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa37d1260): 204
Total 0.0393 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1436, cell height 2.0000, cell area 4.2872 for total 1653 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 224 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1936, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.139: scenarioFF: 0
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.139: scenarioSS: 0
ABF: Core Area = 17 X 12 ()
1
Virtually optimized 4 out of 1917 cells
Virtually buffered 4 cell outputs
1
Information: Relocated the clock cell 'clock_gate_p1_reg' from (92.40, 64.00) to (92.40, 60.00). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.58 sec, cpu time is 0 hr : 0 min : 1.57 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8d3c0ca0):  clock_gate_p1_reg/Q:   
   clock SYS_CLK mode mode1 count 224
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_p1_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 224
 Number of Gates = 0
 Number of Loads = 224
 Driver sized from CKLNQD12HPBWP to CKLNQD6HPBWP
 Added 10 Repeaters (B: 10 I: 0). Built 1 Repeater Levels for driver clock_gate_p1_reg/Q
 Phase delay: (max r/f: 0.316811/nan  min r/f: 0.316811/nan) : clock_gate_p1_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.316811/__  min r/f: 0.316811/__) : clock_gate_p1_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.318146/nan  min r/f: 0.318146/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 2.57 sec, cpu time is 0 hr : 0 min : 2.56 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 10 buffers and 0 inverters added (total area 49.60) by Clock Tree Synthesis.
Information: 0 out of 11 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 3 out of 224, orientation changed without moving: 0
Clock sink displacement max = 2.000000 um, average = 0.019643 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
Largest displacement cells:
Clock sink inst 'p3_reg[28]' snapped from (96.60, 82.00) (MX) to (98.60, 82.00) (MX) displacement = 2.000000 um.
Clock sink inst 'reg_data_reg[96]' snapped from (74.60, 82.00) (MX) to (74.60, 84.00) (R0) displacement = 2.000000 um.
Clock sink inst 'reg_data_reg[100]' snapped from (98.80, 78.00) (MX) to (99.20, 78.00) (MX) displacement = 0.400000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 12
Information: The run time for clock net global routing is 0 hr : 0 min : 0.55 sec, cpu time is 0 hr : 0 min : 0.55 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1948 nets, 12 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 692, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; name: top; type: design; tot_drc_vio: 0; buf_ct: 10; buf_area: 49.600000; cell_area: 60.400000
start cto; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; latency: 0.484276; gskew: 0.210533; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 10; buf_area: 49.600000; cell_area: 60.400000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9971

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.79u 00:00:00.00s 00:00:00.79e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.80 sec, cpu time is 0 hr : 0 min : 0.80 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.80 sec, cpu time is 0 hr : 0 min : 0.80 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9950

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9955

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.18u 00:00:00.00s 00:00:00.18e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0216		0.0000		clock_gate_p1_reg/CP
  (1) 0.1551		0.1335		clock_gate_p1_reg/Q
  (2) 0.1648		0.0097		clock_optZCTSBUF_4320_2762/I
  (3) 0.2349		0.0701		clock_optZCTSBUF_4320_2762/Z
  (4) 0.2442		0.0093		reg_data_reg[5]/CP
Shortest path:
  (0) 0.0216		0.0000		clock_gate_p1_reg/CP
  (1) 0.1551		0.1335		clock_gate_p1_reg/Q
  (2) 0.1561		0.0010		p2_reg[16]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0032		0.0000		clock_gate_p1_reg/CP
  (1) 0.2715		0.2682		clock_gate_p1_reg/Q
  (2) 0.2870		0.0155		clock_optZCTSBUF_4320_2762/I
  (3) 0.4643		0.1773		clock_optZCTSBUF_4320_2762/Z
  (4) 0.4843		0.0200		p3_reg[21]/CP
Shortest path:
  (0) 0.0032		0.0000		clock_gate_p1_reg/CP
  (1) 0.2715		0.2682		clock_gate_p1_reg/Q
  (2) 0.2737		0.0023		p2_reg[16]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         21
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         21
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9962

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.58u 00:00:00.00s 00:00:00.58e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.58 sec, cpu time is 0 hr : 0 min : 0.58 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.58 sec, cpu time is 0 hr : 0 min : 0.58 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9846

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0882; ID = 0.2442; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2105; ID = 0.4843; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.2355  0.2355  0.2355  0.2355   cornerFF
SYS_CLK      Yes     0.4676  0.4676  0.4676  0.4676   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 1946, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 49.6000; ClockCellArea = 60.4000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.075964, elapsed 0.076224, speed up 0.996589.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 692, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.836780, Leakage = 0.172440, Internal = 0.434996, Switching = 0.229344

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.998385, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191581, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.998385, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191581, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.998, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.192, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.843138, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.191581, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.998385, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996759
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996785
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.970588

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.998385, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191581, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.998385, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191581, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.998, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.192, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.843138, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              10
  # Valid linear regressions                     10
  # Seeds with valid budget                      10
  # Seeds with accepted implementation           10
  # NumCTCells changed                           0

  # Number of cells sized                        10
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          0.996310
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996855
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.995369
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.995970
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.996366
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 67.48%
     Prepare moo/get initial QOR:                14.19%
     Commit/annotate budget:                     0.00%
     Solve runtime: 17.13% of which 6.84% is incremental-LP runtime
     Other:                                      1.20%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.995935
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.996817

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.981404, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.185121, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.981404, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.185121, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.981, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.185, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.784315, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 2.252624, elapsed 2.260425, speed up 0.996549.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2815.0850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 2.83 sec, cpu time is 0 hr : 0 min : 2.82 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    45 

No. doRoutes           =    40 
No. doUnroutes         =    35 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    40 
No. undoUnroutes       =    35 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1948
Number of nets to route  = 12
Number of nets with max-layer-mode hard = 12
9 nets are partially connected,
 of which 0 are detail routed and 9 are global routed.
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
12 nets have non-default rule CLK_NDR
	 12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 9, Total Half Perimeter Wire Length (HPWL) 694 microns
HPWL   0 ~   50 microns: Net Count        1	Total HPWL           49 microns
HPWL  50 ~  100 microns: Net Count        7	Total HPWL          483 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          162 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   246 Max = 3 GRCs =    93 (0.97%)
Initial. H routing: Overflow =   233 Max = 3 (GRCs = 75) GRCs =    82 (1.70%)
Initial. V routing: Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M1         Overflow =    20 Max = 3 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M2         Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M3         Overflow =   213 Max = 3 (GRCs = 71) GRCs =    71 (1.47%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2731.79
Initial. Layer M1 wire length = 335.95
Initial. Layer M2 wire length = 124.36
Initial. Layer M3 wire length = 229.47
Initial. Layer M4 wire length = 2042.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1242
Initial. Via VIA12 count = 461
Initial. Via VIA23 count = 407
Initial. Via VIA34 count = 374
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.83 %
Peak    vertical track utilization   = 56.00 %
Average horizontal track utilization =  1.54 %
Peak    horizontal track utilization = 40.54 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 224 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 12 flat clock tree nets.
There are 11 non-sink instances (total area 44.80) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 10 buffers and 0 inverters (total area 34.00).
10 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:10.86u 00:00:00.05s 00:00:10.95e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 02:01:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1948 nets, 12 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 1946, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    50 s (  0.01 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  1561 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    50 s (  0.01 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  1561 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 168096.922
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1844.714
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 168096.922      7117.60       1663         22         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 168096.922      7117.60       1663
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    56 s (  0.02 hr )  ELAPSE:    58 s (  0.02 hr )  MEM-PEAK:  1561 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:57     0.000     0.000  7904.800     0.000     0.000        22        86         0     0.000      1561 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa45d7a40): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa45d7a40): 560
Total 0.0253 seconds to load 2359 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 235; Macro cells: 0; User fixed cells: 696
Average cell width 2.1400, cell height 2.0000, cell area 4.2800 for total 1663 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Clock-opt optimization Phase 7 Iter 20          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 02:01:59 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 243 total shapes.
Layer M2: cached 0 shapes out of 94 total shapes.
Cached 2400 vias out of 3846 total vias.
Total 0.0760 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9f261920): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9f261920): 204
Total 0.0485 seconds to load 2359 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 235; Macro cells: 0; User fixed cells: 696
Average cell width 2.1400, cell height 2.0000, cell area 4.2800 for total 1663 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1172; ID = 0.2657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2823.0700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2679; ID = 0.5289; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2823.0700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1172; ID = 0.2657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2823.0700; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2679; ID = 0.5289; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 34.0000; ClockCellArea = 44.8000; ClockWireLen = 2823.0700; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 10 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 1946, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 712, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.079217, elapsed 0.079488, speed up 0.996591.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 712, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.818011, Leakage = 0.169942, Internal = 0.422657, Switching = 0.225412

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.981939, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.185120, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.981939, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.185120, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.982, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.185, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.783915, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.185120, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.981939, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996850
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996846
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.981939, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.185120, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.981939, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.185120, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.982, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.185, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.783915, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996897
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996891
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.993507

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.981939, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.185120, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.981939, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.185120, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.982, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.185, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.783915, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.816073, elapsed 0.818801, speed up 0.996668.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1948
Number of nets to route  = 12
Number of nets with max-layer-mode hard = 12
14 nets are fully connected,
 of which 2 are detail routed and 12 are global routed.
12 nets have non-default rule CLK_NDR
	 12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   246 Max = 3 GRCs =    93 (0.97%)
Initial. H routing: Overflow =   233 Max = 3 (GRCs = 75) GRCs =    82 (1.70%)
Initial. V routing: Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M1         Overflow =    20 Max = 3 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M2         Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M3         Overflow =   213 Max = 3 (GRCs = 71) GRCs =    71 (1.47%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2731.79
Initial. Layer M1 wire length = 335.95
Initial. Layer M2 wire length = 124.36
Initial. Layer M3 wire length = 229.47
Initial. Layer M4 wire length = 2042.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1242
Initial. Via VIA12 count = 461
Initial. Via VIA23 count = 407
Initial. Via VIA34 count = 374
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 56.00 %
Average horizontal track utilization =  1.55 %
Peak    horizontal track utilization = 40.54 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 2.63 sec, cpu time is 0 hr : 0 min : 2.62 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 243 total shapes.
Layer M2: cached 0 shapes out of 94 total shapes.
Cached 2400 vias out of 3846 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2359        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2359
number of references:                64
number of site rows:                 48
number of locations attempted:    18227
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1428 (10890 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.133 um ( 0.07 row height)
rms weighted cell displacement:   0.133 um ( 0.07 row height)
max cell displacement:            2.040 um ( 1.02 row height)
avg cell displacement:            0.013 um ( 0.01 row height)
avg weighted cell displacement:   0.013 um ( 0.01 row height)
number of cells moved:               23
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5455 (AO22D0HPBWP)
  Input location: (120.6,50)
  Legal location: (121,48)
  Displacement:   2.040 um ( 1.02 row height)
Cell: ctmi_4057 (NR2D0HPBWP)
  Input location: (57.2,82)
  Legal location: (57.6,80)
  Displacement:   2.040 um ( 1.02 row height)
Cell: phfnr_buf_721 (CKND0HPBWP)
  Input location: (58.8,82)
  Legal location: (58.6,84)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_4807 (AOI22D0HPBWP)
  Input location: (108,82)
  Legal location: (107.8,80)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_4630 (NR2D0HPBWP)
  Input location: (59.4,82)
  Legal location: (59.6,80)
  Displacement:   2.010 um ( 1.00 row height)
Cell: ctmi_4629 (CKND2D0HPBWP)
  Input location: (60.8,82)
  Legal location: (60.8,80)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_5411 (AO22D0HPBWP)
  Input location: (102.8,82)
  Legal location: (104.4,82)
  Displacement:   1.600 um ( 0.80 row height)
Cell: ctmi_4805 (MAOI22D0HPBWP)
  Input location: (104.6,82)
  Legal location: (106,82)
  Displacement:   1.400 um ( 0.70 row height)
Cell: ctmi_5410 (AO22D0HPBWP)
  Input location: (106.4,82)
  Legal location: (107.6,82)
  Displacement:   1.200 um ( 0.60 row height)
Cell: phfnr_buf_744 (CKND0HPBWP)
  Input location: (60.2,82)
  Legal location: (59.4,82)
  Displacement:   0.800 um ( 0.40 row height)

 Successfully legalize placement.
Info: 224 sinks and boundary insts are collected
Info: 224 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 12 flat clock tree nets.
There are 11 non-sink instances (total area 44.80) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 10 buffers and 0 inverters (total area 34.00).
10 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.41u 00:00:00.01s 00:00:03.44e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1948 nets, 12 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0261 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc483e60): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc483e60): 204
Total 0.0244 seconds to load 2359 cell instances into cellmap
Moveable cells: 1652; Application fixed cells: 11; Macro cells: 0; User fixed cells: 696
Average cell width 2.1400, cell height 2.0000, cell area 4.2800 for total 1663 placed and application fixed cells
Information: Current block utilization is '0.51060', effective utilization is '0.56709'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 1946, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:04     0.000     0.000  7904.800     0.000     0.000        22        86         0     0.000      1561 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 02:02:03 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.110550615558  9.863141029871  6.078289064085  2.744200341123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.979614956619  2.700850963801  3.840516164440  3.750208053169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340316213869  5.867311251642  7.173950485364  9.669811999761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280698394270  4.570458173083  5.624934908820  7.826859253678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492840414284  9.584273129766  2.041883687119  3.921162067338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613992857301  8.244174454577  3.504936005451  1.682718212888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655121891458  1.017742703523  5.811675966269  5.826732083342  4.349381892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.810922069695  1.265011712210  0.417826613533  1.833874665081  6.448555337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.567998571074  2.300219962635  0.754741330179  1.961423611696  2.781301941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.315719780796  7.452409966113  1.902983224529  5.623409459547  7.269361608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.293076366595  7.540112708515  0.000419617956  5.833786756721  4.754585889445
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1948 nets, 12 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1946, routed nets = 12, across physical hierarchy nets = 0, parasitics cached nets = 1946, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 168096.922
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1844.714
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 168096.922      7117.60       1663         22         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 168096.922      7117.60       1663

Clock-opt command complete                CPU:    64 s (  0.02 hr )  ELAPSE:    66 s (  0.02 hr )  MEM-PEAK:  1561 MB
Clock-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.524 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 02:02:04 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-25 02:02:04 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-25 02:02:04 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       7117.60   168096.92        1663              0.02      1561
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1948
Number of nets to route  = 12
Number of nets with max-layer-mode hard = 12
14 nets are fully connected,
 of which 2 are detail routed and 12 are global routed.
12 nets have non-default rule CLK_NDR
	 12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   246 Max = 3 GRCs =    93 (0.97%)
Initial. H routing: Overflow =   233 Max = 3 (GRCs = 75) GRCs =    82 (1.70%)
Initial. V routing: Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M1         Overflow =    20 Max = 3 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M2         Overflow =    13 Max = 2 (GRCs =  4) GRCs =    11 (0.23%)
Initial. M3         Overflow =   213 Max = 3 (GRCs = 71) GRCs =    71 (1.47%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2731.79
Initial. Layer M1 wire length = 335.95
Initial. Layer M2 wire length = 124.36
Initial. Layer M3 wire length = 229.47
Initial. Layer M4 wire length = 2042.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1242
Initial. Via VIA12 count = 461
Initial. Via VIA23 count = 407
Initial. Via VIA34 count = 374
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:02:05 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   222 Max = 3 GRCs =    84 (0.87%)
phase1. H routing: Overflow =   212 Max = 3 (GRCs = 68) GRCs =    75 (1.56%)
phase1. V routing: Overflow =    10 Max = 2 (GRCs =  3) GRCs =     9 (0.19%)
phase1. M1         Overflow =    20 Max = 3 (GRCs =  4) GRCs =    11 (0.23%)
phase1. M2         Overflow =    10 Max = 2 (GRCs =  3) GRCs =     9 (0.19%)
phase1. M3         Overflow =   192 Max = 3 (GRCs = 64) GRCs =    64 (1.33%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2738.77
phase1. Layer M1 wire length = 338.78
phase1. Layer M2 wire length = 144.21
phase1. Layer M3 wire length = 229.44
phase1. Layer M4 wire length = 2026.34
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1240
phase1. Via VIA12 count = 463
phase1. Via VIA23 count = 407
phase1. Via VIA34 count = 370
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:02:05 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   231 Max = 3 GRCs =    87 (0.90%)
phase2. H routing: Overflow =   221 Max = 3 (GRCs = 71) GRCs =    78 (1.62%)
phase2. V routing: Overflow =    10 Max = 2 (GRCs =  3) GRCs =     9 (0.19%)
phase2. M1         Overflow =    20 Max = 3 (GRCs =  4) GRCs =    11 (0.23%)
phase2. M2         Overflow =    10 Max = 2 (GRCs =  3) GRCs =     9 (0.19%)
phase2. M3         Overflow =   201 Max = 3 (GRCs = 67) GRCs =    67 (1.39%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2738.77
phase2. Layer M1 wire length = 338.78
phase2. Layer M2 wire length = 150.43
phase2. Layer M3 wire length = 229.44
phase2. Layer M4 wire length = 2020.12
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 1236
phase2. Via VIA12 count = 463
phase2. Via VIA23 count = 405
phase2. Via VIA34 count = 368
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.54 %
Peak    horizontal track utilization = 40.54 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   26  Alloctr   26  Proc 8539 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 930 of 1586


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   27  Proc 8539 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   27  Proc 8539 

Number of wires with overlap after iteration 1 = 461 of 1031


Wire length and via report:
---------------------------
Number of M1 wires: 181 		 CONT1: 0
Number of M2 wires: 203 		 VIA12: 407
Number of M3 wires: 351 		 VIA23: 414
Number of M4 wires: 296 		 VIA34: 404
Number of M5 wires: 0 		 VIA45: 0
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 1031 		 vias: 1225

Total M1 wire length: 347.0
Total M2 wire length: 267.3
Total M3 wire length: 309.9
Total M4 wire length: 1932.8
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 2857.1

Longest M1 wire length: 6.8
Longest M2 wire length: 7.8
Longest M3 wire length: 9.4
Longest M4 wire length: 47.8
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   25  Alloctr   26  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 8539 
Total number of nets = 1948, of which 0 are not extracted
Total number of open nets = 1934, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	12/54 Partitions, Violations =	6
Routed	13/54 Partitions, Violations =	83
Routed	14/54 Partitions, Violations =	83
Routed	15/54 Partitions, Violations =	83
Routed	16/54 Partitions, Violations =	83
Routed	17/54 Partitions, Violations =	99
Routed	18/54 Partitions, Violations =	105
Routed	19/54 Partitions, Violations =	133
Routed	20/54 Partitions, Violations =	230
Routed	21/54 Partitions, Violations =	230
Routed	22/54 Partitions, Violations =	231
Routed	23/54 Partitions, Violations =	250
Routed	24/54 Partitions, Violations =	252
Routed	25/54 Partitions, Violations =	179
Routed	26/54 Partitions, Violations =	437
Routed	27/54 Partitions, Violations =	441
Routed	28/54 Partitions, Violations =	401
Routed	29/54 Partitions, Violations =	755
Routed	30/54 Partitions, Violations =	818
Routed	31/54 Partitions, Violations =	860
Routed	32/54 Partitions, Violations =	862
Routed	33/54 Partitions, Violations =	861
Routed	34/54 Partitions, Violations =	864
Routed	35/54 Partitions, Violations =	863
Routed	36/54 Partitions, Violations =	863
Routed	37/54 Partitions, Violations =	836
Routed	38/54 Partitions, Violations =	590
Routed	39/54 Partitions, Violations =	693
Routed	40/54 Partitions, Violations =	692
Routed	41/54 Partitions, Violations =	692
Routed	42/54 Partitions, Violations =	690
Routed	43/54 Partitions, Violations =	698
Routed	44/54 Partitions, Violations =	694
Routed	45/54 Partitions, Violations =	697
Routed	46/54 Partitions, Violations =	724
Routed	47/54 Partitions, Violations =	217
Routed	48/54 Partitions, Violations =	319
Routed	49/54 Partitions, Violations =	316
Routed	50/54 Partitions, Violations =	317
Routed	51/54 Partitions, Violations =	259
Routed	52/54 Partitions, Violations =	244
Routed	53/54 Partitions, Violations =	142
Routed	54/54 Partitions, Violations =	38

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	38
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 2
	Less than minimum edge length : 3
	Less than NDR width : 3
	Off-grid : 27
	Short : 3

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 0] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 0 with 54 parts

Start DR iteration 1: non-uniform partition
Routed	1/16 Partitions, Violations =	32
Routed	2/16 Partitions, Violations =	31
Routed	3/16 Partitions, Violations =	30
Routed	4/16 Partitions, Violations =	29
Routed	5/16 Partitions, Violations =	29
Routed	6/16 Partitions, Violations =	27
Routed	7/16 Partitions, Violations =	23
Routed	8/16 Partitions, Violations =	21
Routed	9/16 Partitions, Violations =	21
Routed	10/16 Partitions, Violations =	18
Routed	11/16 Partitions, Violations =	17
Routed	12/16 Partitions, Violations =	14
Routed	13/16 Partitions, Violations =	10
Routed	14/16 Partitions, Violations =	9
Routed	15/16 Partitions, Violations =	10
Routed	16/16 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 9

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 1] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 1 with 16 parts

Start DR iteration 2: non-uniform partition
Routed	1/4 Partitions, Violations =	13
Routed	2/4 Partitions, Violations =	12
Routed	3/4 Partitions, Violations =	12
Routed	4/4 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 6
	Short : 3

[Iter 2] Elapsed real time: 0:00:06 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 2] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	8
Routed	3/3 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1
	Off-grid : 7

[Iter 3] Elapsed real time: 0:00:06 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 3] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 3] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed	1/3 Partitions, Violations =	5
Routed	2/3 Partitions, Violations =	2
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 4] Elapsed real time: 0:00:07 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 4] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 4] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 4 with 3 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   25  Alloctr   26  Proc 8539 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   26  Proc 8539 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    2701 micron
Total Number of Contacts =             1003
Total Number of Wires =                1100
Total Number of PtConns =              280
Total Number of Routed Wires =       1080
Total Routed Wire Length =           2655 micron
Total Number of Routed Contacts =       1003
	Layer                M1 :         59 micron
	Layer                M2 :        591 micron
	Layer                M3 :        236 micron
	Layer                M4 :       1770 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA34 :        345
	Via          VIA34(rot) :         10
	Via        FATVIA34_2x1 :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via               VIA23 :        348
	Via          VIA23(rot) :         12
	Via               VIA12 :        274
	Via          VIA12(rot) :          1
	Via   FATVIA12(rot)_1x2 :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.30% (13 / 1003 vias)
 
    Layer VIA1       =  3.51% (10     / 285     vias)
        Weight 1     =  3.51% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.49% (275     vias)
    Layer VIA2       =  0.00% (0      / 360     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (360     vias)
    Layer VIA3       =  0.84% (3      / 358     vias)
        Weight 1     =  0.84% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (355     vias)
 
  Total double via conversion rate    =  1.30% (13 / 1003 vias)
 
    Layer VIA1       =  3.51% (10     / 285     vias)
    Layer VIA2       =  0.00% (0      / 360     vias)
    Layer VIA3       =  0.84% (3      / 358     vias)
 
  The optimized via conversion rate based on total routed via count =  1.30% (13 / 1003 vias)
 
    Layer VIA1       =  3.51% (10     / 285     vias)
        Weight 1     =  3.51% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.49% (275     vias)
    Layer VIA2       =  0.00% (0      / 360     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (360     vias)
    Layer VIA3       =  0.84% (3      / 358     vias)
        Weight 1     =  0.84% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (355     vias)
 

Total number of nets = 1948
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-25 02:02:13 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-25 02:02:13 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2025-05-25 02:02:13 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
1
# Optimization and legalization
clock_opt -to final_opto
Information: Starting 'clock_opt -to final_opto' (FLW-8000)
Information: Time: 2025-05-25 02:02:13 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1948 nets, 0 global routed, 12 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-25 02:02:14 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-25 02:02:14 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 10 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.
Total 0.0723 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xc781fd40): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xc781fd40): 204
Total 0.0393 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1426, cell height 2.0000, cell area 4.2853 for total 1653 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 224 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: SYS_CLK (mode mode1 corner cornerFF) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1936, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.139: scenarioFF: 0
ABF: Best buffer=BUFFD12HPBWP: best inverter=CKND16HPBWP: useInverter=true: effort=low: 2.139: scenarioSS: 0
ABF: Core Area = 17 X 12 ()
1
Virtually optimized 5 out of 1917 cells
Virtually buffered 5 cell outputs
1
Information: Relocated the clock cell 'clock_gate_p1_reg' from (92.40, 64.00) to (92.40, 60.00). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.59 sec, cpu time is 0 hr : 0 min : 1.59 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1936, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 50
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
updateFoCnt for term clk
getFoCntForTermFromLoads return empty
FoCnt map:
 term (0x8d3c0ca0):  clock_gate_p1_reg/Q:   
   clock SYS_CLK mode mode1 count 224
    NDR : none 
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner cornerSS
INFO: Using corner cornerSS for worst leakage corner
INFO: Using corner cornerSS for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.36055e-06
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3303 / 0.3303)
corner=cornerFF, tran factor=0.9211 (0.3042 / 0.3303)
ORB: Nominal = 0.0586595  Design MT = 0.475000  Target = 0.3303106 (5.631 nominal)  MaxRC = 0.189890
ORB: Fast Target = 0.114399 ( 1.950 nominal )
ORB: stageDelay=0.17537, stageLength=5421584
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_p1_reg/Q
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 224
 Number of Gates = 0
 Number of Loads = 224
 Added 8 Repeaters (B: 8 I: 0). Built 1 Repeater Levels for driver clock_gate_p1_reg/Q
 Phase delay: (max r/f: 0.316715/nan  min r/f: 0.316715/nan) : clock_gate_p1_reg/CP
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = cornerFF, mode = mode1)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = cornerSS, mode = mode1)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (mode1:cornerSS)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: mode1  Corner: cornerSS  Scenario: CTS_DRC_OFF_SCEN1
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     SYS_CLK (mode1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.316715/__  min r/f: 0.316715/__) : clock_gate_p1_reg/CP
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.318050/nan  min r/f: 0.318050/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 2.50 sec, cpu time is 0 hr : 0 min : 2.49 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 50
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 45.60) by Clock Tree Synthesis.
Information: 0 out of 9 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 224, orientation changed without moving: 0
Clock sink displacement max = 2.000000 um, average = 0.008929 um
Clock sink with large displacement: 0 (Threshold: 6.000000 um)
Largest displacement cells:
Clock sink inst 'reg_data_reg[16]' snapped from (85.40, 40.00) (R0) to (85.40, 42.00) (MX) displacement = 2.000000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 10
Information: The run time for clock net global routing is 0 hr : 0 min : 0.57 sec, cpu time is 0 hr : 0 min : 0.56 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1946 nets, 10 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 650, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: top; type: design; name: top; type: design; name: top; type: design; tot_drc_vio: 0; buf_ct: 8; buf_area: 45.600000; cell_area: 56.400000
start cto; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; name: mode1:SYS_CLK; type: clock; latency: 0.423641; gskew: 0.186596; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 8; buf_area: 45.600000; cell_area: 56.400000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0802; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1866; ID = 0.4236; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9970

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.81u 00:00:00.00s 00:00:00.81e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0802; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1866; ID = 0.4236; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.82 sec, cpu time is 0 hr : 0 min : 0.82 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.83 sec, cpu time is 0 hr : 0 min : 0.82 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0802; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1866; ID = 0.4236; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9954

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          2
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9952

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.18u 00:00:00.00s 00:00:00.18e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0802; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0222		0.0000		clock_gate_p1_reg/CP
  (1) 0.1360		0.1138		clock_gate_p1_reg/Q
  (2) 0.1366		0.0006		clock_optZCTSBUF_3976_3812/I
  (3) 0.2079		0.0713		clock_optZCTSBUF_3976_3812/Z
  (4) 0.2196		0.0117		reg_data_reg[48]/CP
Shortest path:
  (0) 0.0222		0.0000		clock_gate_p1_reg/CP
  (1) 0.1360		0.1138		clock_gate_p1_reg/Q
  (2) 0.1395		0.0035		reg_data_reg[17]/CP
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1866; ID = 0.4236; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 45.6000; ClockCellArea = 56.4000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0034		0.0000		clock_gate_p1_reg/CP
  (1) 0.2293		0.2259		clock_gate_p1_reg/Q
  (2) 0.2307		0.0014		clock_optZCTSBUF_3976_3812/I
  (3) 0.4001		0.1694		clock_optZCTSBUF_3976_3812/Z
  (4) 0.4236		0.0236		reg_data_reg[48]/CP
Shortest path:
  (0) 0.0034		0.0000		clock_gate_p1_reg/CP
  (1) 0.2293		0.2259		clock_gate_p1_reg/Q
  (2) 0.2370		0.0078		reg_data_reg[17]/CP
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock SYS_CLK mode mode1 corner:  cornerFF	 cornerSS	
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_CLK mode: mode1 root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         22
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         19
	# Failed main graph committ          =          0
	# Successful main graph commit      =          3
	# Subgraph evaluation success rate in percent =     0.1364
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Accepted         sizing moves =        3

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9961
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     0.9956
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9939
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     0.9959
	# The rest of flow speed up       =     0.9961

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0799; ID = 0.2184; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1861; ID = 0.4216; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.66u 00:00:00.00s 00:00:00.66e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.66 sec, cpu time is 0 hr : 0 min : 0.66 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.66 sec, cpu time is 0 hr : 0 min : 0.66 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_CLK mode: mode1 root: clk
Clock QoR Before DRC Optimization:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0799; ID = 0.2184; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1861; ID = 0.4216; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9964

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0799; ID = 0.2184; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1861; ID = 0.4216; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.2119  0.2119  0.2119  0.2119   cornerFF
SYS_CLK      Yes     0.4120  0.4120  0.4120  0.4120   cornerSS

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1944, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 1944, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 42.4000; ClockCellArea = 53.2000; ClockWireLen = 2612.2950; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.074594, elapsed 0.074833, speed up 0.996806.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 650, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Total power = 0.821841, Leakage = 0.171904, Internal = 0.428136, Switching = 0.221801

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.998667, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191486, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.998667, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191486, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.999, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.931694, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.191486, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.998667, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996874
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996856
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994253

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.998667, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191486, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.998667, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191486, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.999, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.931694, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           -1

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      1
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996528
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996813
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.995658
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.995730
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.996287
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 72.99%
     Prepare moo/get initial QOR:                15.48%
     Commit/annotate budget:                     0.00%
     Solve runtime: 10.91% of which 7.12% is incremental-LP runtime
     Other:                                      0.61%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.995889
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.996765

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.994971, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191399, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.994971, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191399, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.995, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.939790, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 1.630507, elapsed 1.635768, speed up 0.996784.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2657.1850; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2657.1850; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 2.20 sec, cpu time is 0 hr : 0 min : 2.20 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    28 

No. doRoutes           =    43 
No. doUnroutes         =    41 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    41 
No. undoUnroutes       =    37 
No. commitRoutes       =     1 
No. commitUnroutes     =     2 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1945
Number of nets to route  = 9
Number of nets with max-layer-mode hard = 9
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
10 nets are fully connected,
 of which 2 are detail routed and 8 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 73 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        1	Total HPWL           73 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   194 Max = 3 GRCs =    70 (0.73%)
Initial. H routing: Overflow =   187 Max = 3 (GRCs = 61) GRCs =    64 (1.33%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M1         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.10%)
Initial. M2         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M3         Overflow =   177 Max = 3 (GRCs = 59) GRCs =    59 (1.23%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2570.77
Initial. Layer M1 wire length = 281.07
Initial. Layer M2 wire length = 422.40
Initial. Layer M3 wire length = 190.94
Initial. Layer M4 wire length = 1676.36
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1054
Initial. Via VIA12 count = 419
Initial. Via VIA23 count = 339
Initial. Via VIA34 count = 296
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.54 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.28 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 224 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 9 flat clock tree nets.
There are 8 non-sink instances (total area 52.80) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 7 buffers and 0 inverters (total area 40.80).
7 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:10.30u 00:00:00.02s 00:00:10.36e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-25 02:02:24 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1562 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1945 nets, 9 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1943, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    84 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:  1561 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    84 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:  1561 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 170033.016
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1872.211
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 170033.016      7125.60       1660         19         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 170033.016      7125.60       1660
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    89 s (  0.02 hr )  ELAPSE:    91 s (  0.03 hr )  MEM-PEAK:  1561 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario scenarioFF  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:31     0.000     0.000  7912.800     0.000     0.000        19        86         0     0.000      1561 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb9c3308): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xcb9c3308): 560
Total 0.0251 seconds to load 2356 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 232; Macro cells: 0; User fixed cells: 696
Average cell width 2.1463, cell height 2.0000, cell area 4.2925 for total 1660 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Layer name: M2, Mask name: metal2, Layer number: 32
Layer name: M3, Mask name: metal3, Layer number: 33
Layer name: M4, Mask name: metal4, Layer number: 34
Layer name: M5, Mask name: metal5, Layer number: 35
Layer name: M6, Mask name: metal6, Layer number: 36
CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Core Area = 17 X 12 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-25 02:02:33 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 187 total shapes.
Layer M2: cached 0 shapes out of 133 total shapes.
Cached 2400 vias out of 3658 total vias.
Total 0.0707 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcb8f1560): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcb8f1560): 204
Total 0.0456 seconds to load 2356 cell instances into cellmap
Moveable cells: 1428; Application fixed cells: 232; Macro cells: 0; User fixed cells: 696
Average cell width 2.1463, cell height 2.0000, cell area 4.2925 for total 1660 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 9, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: SYS_CLK mode: mode1 root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0797; ID = 0.2140; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2658.2350; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1806; ID = 0.4126; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2658.2350; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_CLK, Mode: mode1, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0797; ID = 0.2140; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2658.2350; Clock = SYS_CLK; Mode = mode1; Corner = cornerFF; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1806; ID = 0.4126; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 40.8000; ClockCellArea = 52.8000; ClockWireLen = 2658.2350; Clock = SYS_CLK; Mode = mode1; Corner = cornerSS; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 7 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1943, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 646, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.078068, elapsed 0.078409, speed up 0.995651.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 646, DR 0), data (VR 1934, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.817967, Leakage = 0.171905, Internal = 0.427475, Switching = 0.218587

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.995108, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191399, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.995108, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191399, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.995, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.939551, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.191399, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.995108, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.996062
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.994255
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.995108, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191399, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.995108, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191399, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.995, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.939551, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.998327
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.995821
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.006173

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.995108, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.191399, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.995108, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.191399, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.995, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.191, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=6.939551, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 1.428200, elapsed 0.829194, speed up 1.722395.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell reg_data_reg[16] is placed overlapping with other cells at {{85.400 42.000} {91.600 44.000}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1945
Number of nets to route  = 9
Number of nets with max-layer-mode hard = 9
11 nets are fully connected,
 of which 2 are detail routed and 9 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.63	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   194 Max = 3 GRCs =    70 (0.73%)
Initial. H routing: Overflow =   187 Max = 3 (GRCs = 61) GRCs =    64 (1.33%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M1         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.10%)
Initial. M2         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M3         Overflow =   177 Max = 3 (GRCs = 59) GRCs =    59 (1.23%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2570.77
Initial. Layer M1 wire length = 281.07
Initial. Layer M2 wire length = 422.40
Initial. Layer M3 wire length = 190.94
Initial. Layer M4 wire length = 1676.36
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1054
Initial. Via VIA12 count = 419
Initial. Via VIA23 count = 339
Initial. Via VIA34 count = 296
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.54 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.28 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 2.64 sec, cpu time is 0 hr : 0 min : 3.28 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 187 total shapes.
Layer M2: cached 0 shapes out of 133 total shapes.
Cached 2400 vias out of 3658 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0272 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2356        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2356
number of references:                64
number of site rows:                 48
number of locations attempted:    18220
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1428 (10890 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.148 um ( 0.07 row height)
rms weighted cell displacement:   0.148 um ( 0.07 row height)
max cell displacement:            2.236 um ( 1.12 row height)
avg cell displacement:            0.014 um ( 0.01 row height)
avg weighted cell displacement:   0.014 um ( 0.01 row height)
number of cells moved:               21
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_4901 (AOI22D0HPBWP)
  Input location: (94.4,60)
  Legal location: (93.4,62)
  Displacement:   2.236 um ( 1.12 row height)
Cell: ctmi_5197 (MOAI22D0HPBWP)
  Input location: (95.8,60)
  Legal location: (96.4,62)
  Displacement:   2.088 um ( 1.04 row height)
Cell: ctmi_4089 (OAI22D0HPBWP)
  Input location: (90.8,60)
  Legal location: (90.4,62)
  Displacement:   2.040 um ( 1.02 row height)
Cell: place_optHFSINV_4921_803 (CKND1HPBWP)
  Input location: (89.8,42)
  Legal location: (89.8,40)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_5496 (AO22D0HPBWP)
  Input location: (87,42)
  Legal location: (87,40)
  Displacement:   2.000 um ( 1.00 row height)
Cell: phfnr_buf_726 (CKND0HPBWP)
  Input location: (94,62)
  Legal location: (94,64)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_4538 (CKND2D0HPBWP)
  Input location: (96.2,62)
  Legal location: (96.2,64)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_5198 (OAI221D0HPBWP)
  Input location: (92.6,60)
  Legal location: (90.8,60)
  Displacement:   1.800 um ( 0.90 row height)
Cell: ctmi_5046 (MAOI22D0HPBWP)
  Input location: (90.4,42)
  Legal location: (91.6,42)
  Displacement:   1.200 um ( 0.60 row height)
Cell: ctmi_5044 (OAI221D0HPBWP)
  Input location: (92.2,42)
  Legal location: (93.2,42)
  Displacement:   1.000 um ( 0.50 row height)

 Successfully legalize placement.
Info: 224 sinks and boundary insts are collected
Info: 224 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 9 flat clock tree nets.
There are 8 non-sink instances (total area 52.80) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 7 buffers and 0 inverters (total area 40.80).
7 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.61u 00:00:00.49s 00:00:03.47e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1945 nets, 9 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0273 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9c4075c0): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9c4075c0): 204
Total 0.0278 seconds to load 2356 cell instances into cellmap
Moveable cells: 1652; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
Average cell width 2.1463, cell height 2.0000, cell area 4.2925 for total 1660 placed and application fixed cells
Information: Current block utilization is '0.51120', effective utilization is '0.56767'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1943, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario scenarioSS  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:38     0.000     0.000  7912.800     0.000     0.000        19        86         0     0.000      1561 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-25 02:02:37 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.110479492010  9.863140269861  6.078289264085  2.744200541123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.979533733171  2.700859103891  3.840516364440  3.750208253169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340235090321  5.867310491632  7.173950685364  9.669811199761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280517171732  4.570457313073  5.624934108820  7.826859453678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492840414284  9.584273129766  2.041883687119  3.921162067338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613992857301  8.244174454577  3.504936005451  1.682718212888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655121891458  1.017742703523  5.811675966269  5.826732083342  4.349381892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.811126778070  1.265012512210  0.417826313533  1.833873365081  6.448555337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.568192280459  2.300210762635  0.754741030179  1.961422311696  2.781301941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.316913499171  7.452400766113  1.902983924529  5.623408159547  7.269361608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.294270075970  7.540113508515  0.000419317956  5.833785456721  4.754585889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.238229239270  4.029321874252  9.406725096875  2.789965561318  0.723292014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.063710341790  7.977862563294  5.095953059611  1.512372370128  7.396890320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.295633488342  5.817630883017  2.343695122627  0.037327605045  0.494788840392
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1945 nets, 9 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1943, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 170033.016
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1872.211
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 170033.016      7125.60       1660         19         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 170033.016      7125.60       1660

Clock-opt command complete                CPU:    98 s (  0.03 hr )  ELAPSE:   100 s (  0.03 hr )  MEM-PEAK:  1561 MB
Clock-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.524 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-25 02:02:38 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-25 02:02:38 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-25 02:02:38 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 8539 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1945
Number of nets to route  = 9
Number of nets with max-layer-mode hard = 9
11 nets are fully connected,
 of which 2 are detail routed and 9 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.62	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   194 Max = 3 GRCs =    70 (0.73%)
Initial. H routing: Overflow =   187 Max = 3 (GRCs = 61) GRCs =    64 (1.33%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M1         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.10%)
Initial. M2         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     6 (0.12%)
Initial. M3         Overflow =   177 Max = 3 (GRCs = 59) GRCs =    59 (1.23%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2570.77
Initial. Layer M1 wire length = 281.07
Initial. Layer M2 wire length = 422.40
Initial. Layer M3 wire length = 190.94
Initial. Layer M4 wire length = 1676.36
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 1054
Initial. Via VIA12 count = 419
Initial. Via VIA23 count = 339
Initial. Via VIA34 count = 296
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:02:39 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   123 Max = 3 GRCs =    46 (0.48%)
phase1. H routing: Overflow =   118 Max = 3 (GRCs = 38) GRCs =    41 (0.85%)
phase1. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.10%)
phase1. M1         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.10%)
phase1. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.10%)
phase1. M3         Overflow =   108 Max = 3 (GRCs = 36) GRCs =    36 (0.75%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2586.19
phase1. Layer M1 wire length = 288.05
phase1. Layer M2 wire length = 487.97
phase1. Layer M3 wire length = 193.19
phase1. Layer M4 wire length = 1616.98
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 1026
phase1. Via VIA12 count = 425
phase1. Via VIA23 count = 322
phase1. Via VIA34 count = 279
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:02:39 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   129 Max = 3 GRCs =    47 (0.49%)
phase2. H routing: Overflow =   127 Max = 3 (GRCs = 41) GRCs =    44 (0.91%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.06%)
phase2. M1         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     5 (0.10%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.06%)
phase2. M3         Overflow =   117 Max = 3 (GRCs = 39) GRCs =    39 (0.81%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2602.05
phase2. Layer M1 wire length = 288.05
phase2. Layer M2 wire length = 509.68
phase2. Layer M3 wire length = 193.34
phase2. Layer M4 wire length = 1610.98
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 1029
phase2. Via VIA12 count = 427
phase2. Via VIA23 count = 322
phase2. Via VIA34 count = 280
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  3.53 %
Peak    vertical track utilization   = 48.00 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  213  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 8539 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   26  Alloctr   26  Proc 8539 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 865 of 1479


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   27  Proc 8539 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   27  Proc 8539 

Number of wires with overlap after iteration 1 = 399 of 924


Wire length and via report:
---------------------------
Number of M1 wires: 155 		 CONT1: 0
Number of M2 wires: 223 		 VIA12: 360
Number of M3 wires: 307 		 VIA23: 379
Number of M4 wires: 239 		 VIA34: 329
Number of M5 wires: 0 		 VIA45: 0
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 924 		 vias: 1068

Total M1 wire length: 286.0
Total M2 wire length: 564.1
Total M3 wire length: 282.6
Total M4 wire length: 1586.6
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 2719.3

Longest M1 wire length: 4.8
Longest M2 wire length: 39.4
Longest M3 wire length: 9.4
Longest M4 wire length: 39.4
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   25  Alloctr   26  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 8539 
Total number of nets = 1945, of which 0 are not extracted
Total number of open nets = 1934, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	12/54 Partitions, Violations =	8
Routed	13/54 Partitions, Violations =	16
Routed	14/54 Partitions, Violations =	16
Routed	15/54 Partitions, Violations =	16
Routed	16/54 Partitions, Violations =	56
Routed	17/54 Partitions, Violations =	62
Routed	18/54 Partitions, Violations =	77
Routed	19/54 Partitions, Violations =	80
Routed	20/54 Partitions, Violations =	204
Routed	21/54 Partitions, Violations =	201
Routed	22/54 Partitions, Violations =	202
Routed	23/54 Partitions, Violations =	216
Routed	24/54 Partitions, Violations =	218
Routed	25/54 Partitions, Violations =	220
Routed	26/54 Partitions, Violations =	324
Routed	27/54 Partitions, Violations =	326
Routed	28/54 Partitions, Violations =	317
Routed	29/54 Partitions, Violations =	623
Routed	30/54 Partitions, Violations =	681
Routed	31/54 Partitions, Violations =	699
Routed	32/54 Partitions, Violations =	701
Routed	33/54 Partitions, Violations =	701
Routed	34/54 Partitions, Violations =	698
Routed	35/54 Partitions, Violations =	702
Routed	36/54 Partitions, Violations =	702
Routed	37/54 Partitions, Violations =	683
Routed	38/54 Partitions, Violations =	587
Routed	39/54 Partitions, Violations =	602
Routed	40/54 Partitions, Violations =	603
Routed	41/54 Partitions, Violations =	603
Routed	42/54 Partitions, Violations =	603
Routed	43/54 Partitions, Violations =	603
Routed	44/54 Partitions, Violations =	601
Routed	45/54 Partitions, Violations =	601
Routed	46/54 Partitions, Violations =	575
Routed	47/54 Partitions, Violations =	91
Routed	48/54 Partitions, Violations =	187
Routed	49/54 Partitions, Violations =	193
Routed	50/54 Partitions, Violations =	191
Routed	51/54 Partitions, Violations =	145
Routed	52/54 Partitions, Violations =	146
Routed	53/54 Partitions, Violations =	129
Routed	54/54 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 5
	Less than NDR width : 6
	Off-grid : 16
	Short : 3
	Soft spacing (shielding) : 1

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 0] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 0 with 54 parts

Start DR iteration 1: non-uniform partition
Routed	1/14 Partitions, Violations =	29
Routed	2/14 Partitions, Violations =	29
Routed	3/14 Partitions, Violations =	31
Routed	4/14 Partitions, Violations =	24
Routed	5/14 Partitions, Violations =	24
Routed	6/14 Partitions, Violations =	24
Routed	7/14 Partitions, Violations =	22
Routed	8/14 Partitions, Violations =	23
Routed	9/14 Partitions, Violations =	17
Routed	10/14 Partitions, Violations =	13
Routed	11/14 Partitions, Violations =	13
Routed	12/14 Partitions, Violations =	12
Routed	13/14 Partitions, Violations =	14
Routed	14/14 Partitions, Violations =	13

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Less than minimum edge length : 1
	Off-grid : 11

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 1] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed	1/7 Partitions, Violations =	15
Routed	2/7 Partitions, Violations =	15
Routed	3/7 Partitions, Violations =	17
Routed	4/7 Partitions, Violations =	15
Routed	5/7 Partitions, Violations =	12
Routed	6/7 Partitions, Violations =	12
Routed	7/7 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 8
	Short : 3

[Iter 2] Elapsed real time: 0:00:06 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 2] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed	1/4 Partitions, Violations =	11
Routed	2/4 Partitions, Violations =	7
Routed	3/4 Partitions, Violations =	7
Routed	4/4 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1
	Off-grid : 7

[Iter 3] Elapsed real time: 0:00:06 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 3] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 3] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed	1/4 Partitions, Violations =	7
Routed	2/4 Partitions, Violations =	4
Routed	3/4 Partitions, Violations =	4
Routed	4/4 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 5
	Short : 3

[Iter 4] Elapsed real time: 0:00:06 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 4] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 4] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 4 with 4 parts

Start DR iteration 5: non-uniform partition
Routed	1/2 Partitions, Violations =	9
Routed	2/2 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 5

[Iter 5] Elapsed real time: 0:00:07 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 5] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 5] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed	1/3 Partitions, Violations =	5
Routed	2/3 Partitions, Violations =	3
Routed	3/3 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1

[Iter 6] Elapsed real time: 0:00:07 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 6] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 6] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 6 with 3 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1

[Iter 7] Elapsed real time: 0:00:07 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 7] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 7] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 8] Elapsed real time: 0:00:07 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 8] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 8] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1

[Iter 9] Elapsed real time: 0:00:07 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 9] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 9] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 10] Elapsed real time: 0:00:07 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 10] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 10] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 10 with 1 parts

Start DR iteration 11: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 11] Elapsed real time: 0:00:08 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 11] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 11] Total (MB): Used   98  Alloctr   99  Proc 8539 

End DR iteration 11 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   25  Alloctr   26  Proc 8539 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   26  Proc 8539 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    2555 micron
Total Number of Contacts =             860
Total Number of Wires =                969
Total Number of PtConns =              233
Total Number of Routed Wires =       940
Total Routed Wire Length =           2516 micron
Total Number of Routed Contacts =       860
	Layer                M1 :         42 micron
	Layer                M2 :        765 micron
	Layer                M3 :        190 micron
	Layer                M4 :       1518 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA34 :        308
	Via          VIA34(rot) :          8
	Via               VIA23 :        263
	Via          VIA23(rot) :         11
	Via               VIA12 :        260
	Via          VIA12(rot) :          2
	Via   FATVIA12(rot)_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.93% (8 / 860 vias)
 
    Layer VIA1       =  2.96% (8      / 270     vias)
        Weight 1     =  2.96% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.04% (262     vias)
    Layer VIA2       =  0.00% (0      / 274     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (274     vias)
    Layer VIA3       =  0.00% (0      / 316     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (316     vias)
 
  Total double via conversion rate    =  0.93% (8 / 860 vias)
 
    Layer VIA1       =  2.96% (8      / 270     vias)
    Layer VIA2       =  0.00% (0      / 274     vias)
    Layer VIA3       =  0.00% (0      / 316     vias)
 
  The optimized via conversion rate based on total routed via count =  0.93% (8 / 860 vias)
 
    Layer VIA1       =  2.96% (8      / 270     vias)
        Weight 1     =  2.96% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.04% (262     vias)
    Layer VIA2       =  0.00% (0      / 274     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (274     vias)
    Layer VIA3       =  0.00% (0      / 316     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (316     vias)
 

Total number of nets = 1945
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-25 02:02:48 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-25 02:02:48 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-05-25 02:02:48 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1562 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1945 nets, 0 global routed, 9 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1943, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1943, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   108 s (  0.03 hr )  ELAPSE:   110 s (  0.03 hr )  MEM-PEAK:  1561 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 1934 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[scenarioFF_late] PROP[late] InstanceSize[2356]
[Non-Incremental Power-Update] SCENE[scenarioSS_late] PROP[late] InstanceSize[2356]
Info: update em.

Clock-opt timing update complete          CPU:   109 s (  0.03 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:  1561 MB
INFO: Propagating Switching Activities
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 170033.016
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1872.211
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 170033.016      7125.60       1660         19         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 170033.016      7125.60       1660
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   113 s (  0.03 hr )  ELAPSE:   115 s (  0.03 hr )  MEM-PEAK:  1561 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario scenarioFF was cached, no propagation required. (POW-005)
Information: Activity for scenario scenarioSS was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0261 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc7875068): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc7875068): 560
Total 0.0246 seconds to load 2356 cell instances into cellmap
Moveable cells: 1652; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1934 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1943 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1463, cell height 2.0000, cell area 4.2925 for total 1660 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       7125.60   170033.02        1660              0.03      1561
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         1       7134.40   164649.86        1680              0.03      1561
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         1       7134.00   164539.25        1679              0.03      1561
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00458708 cumPct:    84.34 estdown: 0.00085187 cumUp:   63 numDown:  177 status= valid
Knee-Processing :  cumEst: 0.00527112 cumPct:    96.91 estdown: 0.00016782 cumUp:  162 numDown:   78 status= valid
Knee-Processing :  cumEst: 0.00543894 cumPct:   100.00 estdown: 0.00000000 cumUp: 1447 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02196452 cumPct:    96.27 estdown: 0.00085187 cumUp:   63 numDown:  177 status= valid
Knee-Processing :  cumEst: 0.02264857 cumPct:    99.26 estdown: 0.00016782 cumUp:  162 numDown:   78 status= valid
Knee-Processing :  cumEst: 0.02281639 cumPct:   100.00 estdown: 0.00000000 cumUp: 1447 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         1       7134.00   164539.25        1679              0.04      1561
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00483618 cumPct:    84.99 estdown: 0.00085395 cumUp:   61 numDown:  179 status= valid
Knee-Processing :  cumEst: 0.00552022 cumPct:    97.01 estdown: 0.00016990 cumUp:  160 numDown:   80 status= valid
Knee-Processing :  cumEst: 0.00569012 cumPct:   100.00 estdown: 0.00000000 cumUp: 1447 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         1       7138.40   164674.31        1679              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         1       7138.40   164674.31        1679              0.04      1561
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         1       7138.40   164674.31        1679              0.04      1561
Clock-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         1       7138.40   164674.31        1679              0.04      1561

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.390000

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9adcb620): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9adcb620): 204
Total 0.0260 seconds to load 2375 cell instances into cellmap
Moveable cells: 1671; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1956 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1965 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1265, cell height 2.0000, cell area 4.2530 for total 1679 placed and application fixed cells
Information: Current block utilization is '0.51230', effective utilization is '0.56876'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
Snapped 1671 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Cell place_optctmTdsLR_1_4202 is placed overlapping with other cells at {{133.800 54.000} {135.400 56.000}}. (ZRT-763)
Warning: Cell place_optctmTdsLR_1_4239 is placed overlapping with other cells at {{143.200 88.000} {144.800 90.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 8539 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   35  Proc 8539 
Net statistics:
Total number of nets     = 1964
Number of nets to route  = 1953
Number of nets with max-layer-mode hard = 9
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
11 nets are fully connected,
 of which 11 are detail routed and 0 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1953, Total Half Perimeter Wire Length (HPWL) 41775 microns
HPWL   0 ~   50 microns: Net Count     1711	Total HPWL        19452 microns
HPWL  50 ~  100 microns: Net Count      153	Total HPWL        11240 microns
HPWL 100 ~  200 microns: Net Count       88	Total HPWL        10876 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          208 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.61	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   37  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   37  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  141  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  142  Alloctr  143  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1547 Max = 6 GRCs =  1237 (12.85%)
Initial. H routing: Overflow =  1166 Max = 6 (GRCs =  1) GRCs =   922 (19.15%)
Initial. V routing: Overflow =   381 Max = 6 (GRCs =  1) GRCs =   315 (6.54%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   378 Max = 6 (GRCs =  1) GRCs =   313 (6.50%)
Initial. M3         Overflow =  1164 Max = 6 (GRCs =  1) GRCs =   920 (19.11%)
Initial. M4         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.04%)
Initial. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 47768.02
Initial. Layer M1 wire length = 13.30
Initial. Layer M2 wire length = 8543.70
Initial. Layer M3 wire length = 2529.30
Initial. Layer M4 wire length = 10515.06
Initial. Layer M5 wire length = 25901.27
Initial. Layer M6 wire length = 265.41
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 21891
Initial. Via VIA12 count = 6690
Initial. Via VIA23 count = 5460
Initial. Via VIA34 count = 5105
Initial. Via VIA45 count = 4600
Initial. Via VIA56 count = 36
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:03:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  142  Alloctr  143  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1657 Max = 5 GRCs =  1193 (12.39%)
phase1. H routing: Overflow =  1351 Max = 5 (GRCs =  2) GRCs =   915 (19.01%)
phase1. V routing: Overflow =   306 Max = 5 (GRCs =  2) GRCs =   278 (5.77%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   306 Max = 5 (GRCs =  2) GRCs =   278 (5.77%)
phase1. M3         Overflow =  1351 Max = 5 (GRCs =  2) GRCs =   915 (19.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 49052.03
phase1. Layer M1 wire length = 51.71
phase1. Layer M2 wire length = 9090.00
phase1. Layer M3 wire length = 2507.94
phase1. Layer M4 wire length = 10935.98
phase1. Layer M5 wire length = 26001.06
phase1. Layer M6 wire length = 465.34
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 21816
phase1. Via VIA12 count = 6755
phase1. Via VIA23 count = 5352
phase1. Via VIA34 count = 5053
phase1. Via VIA45 count = 4569
phase1. Via VIA56 count = 87
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  142  Alloctr  143  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   = 16.38 %
Peak    vertical track utilization   = 72.73 %
Average horizontal track utilization = 14.54 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  142  Alloctr  142  Proc 8539 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8539 
Using per-layer congestion maps for congestion reduction.
Information: 8.41% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 1.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.54 to 0.54. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

****** eLpp weights (with caps)
Number of nets: 1962, of which 1953 non-clock nets
Number of nets with 0 toggle rate: 325
Max toggle rate = 0.2, average toggle rate = 0.00585258
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 15.6432)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 1962
Amt power = 0.1
Non-default weight range: (0.9, 9.61432)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.38256e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 1447 out of 2375 cells, ratio = 0.609263
Total displacement = 2175.732910(um)
Max displacement = 8.069400(um), ctmi_4819 (72.000000, 80.000000, 0) => (78.882401, 78.813004, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.43(um)
  0 ~  20% cells displacement <=      0.63(um)
  0 ~  30% cells displacement <=      0.83(um)
  0 ~  40% cells displacement <=      1.02(um)
  0 ~  50% cells displacement <=      1.26(um)
  0 ~  60% cells displacement <=      1.50(um)
  0 ~  70% cells displacement <=      1.79(um)
  0 ~  80% cells displacement <=      2.18(um)
  0 ~  90% cells displacement <=      2.91(um)
  0 ~ 100% cells displacement <=      8.07(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1964 nets, 0 global routed, 9 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0266 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9b5742a0): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9b5742a0): 560
Total 0.0253 seconds to load 2375 cell instances into cellmap, 1447 cells are off site row
Moveable cells: 1671; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1956 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1965 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1265, cell height 2.0000, cell area 4.2530 for total 1679 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Number of Site types in the design = 1
Warning: Skipping pin clock_gate_p1_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin p3_reg[31]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5100/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5099/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5098/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5097/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5088/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5087/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5086/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin ctmi_5085/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1
Added 0 tie-hi cells
Added 24 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         1       7140.80   164711.27        1679              0.04      1561
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc5c13e0): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xcc5c13e0): 204
Total 0.0250 seconds to load 2373 cell instances into cellmap, 1421 cells are off site row
Moveable cells: 1669; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1954 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1963 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1283, cell height 2.0000, cell area 4.2566 for total 1677 placed and application fixed cells
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 70 total shapes.
Layer M2: cached 0 shapes out of 549 total shapes.
Cached 2400 vias out of 3464 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0250 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 67 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2373        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2373
number of references:                67
number of site rows:                 48
number of locations attempted:    27066
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1669 (17714 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.455 um ( 0.23 row height)
rms weighted cell displacement:   0.455 um ( 0.23 row height)
max cell displacement:            2.040 um ( 1.02 row height)
avg cell displacement:            0.305 um ( 0.15 row height)
avg weighted cell displacement:   0.305 um ( 0.15 row height)
number of cells moved:             1451
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: place_optoptlc_4289 (TIELHPBWP)
  Input location: (95,76)
  Legal location: (94.6,78)
  Displacement:   2.040 um ( 1.02 row height)
Cell: place_optoptlc_4290 (TIELHPBWP)
  Input location: (50.6,36)
  Legal location: (50.6,38)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_4282 (TIELHPBWP)
  Input location: (86.8,100)
  Legal location: (88.8,100)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_4291 (TIELHPBWP)
  Input location: (73.2,44)
  Legal location: (73.2,46)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_4297 (TIELHPBWP)
  Input location: (106,34)
  Legal location: (104.4,34)
  Displacement:   1.600 um ( 0.80 row height)
Cell: place_optoptlc_4288 (TIELHPBWP)
  Input location: (69.2,84)
  Legal location: (67.6,84)
  Displacement:   1.600 um ( 0.80 row height)
Cell: ctmi_4237 (XNR3D0HPBWP)
  Input location: (53.9562,21.5214)
  Legal location: (55.4,22)
  Displacement:   1.521 um ( 0.76 row height)
Cell: place_optoptlc_4295 (TIELHPBWP)
  Input location: (36.2,56)
  Legal location: (34.8,56)
  Displacement:   1.400 um ( 0.70 row height)
Cell: place_optoptlc_4292 (TIELHPBWP)
  Input location: (139.8,20)
  Legal location: (138.4,20)
  Displacement:   1.400 um ( 0.70 row height)
Cell: place_optoptlc_4281 (TIELHPBWP)
  Input location: (78.2,24)
  Legal location: (76.8,24)
  Displacement:   1.400 um ( 0.70 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1451 out of 2373 cells, ratio = 0.611462
Total displacement = 817.717407(um)
Max displacement = 2.400000(um), place_optoptlc_4289 (95.000000, 76.000000, 0) => (94.599998, 80.000000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.12(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.42(um)
  0 ~  50% cells displacement <=      0.53(um)
  0 ~  60% cells displacement <=      0.64(um)
  0 ~  70% cells displacement <=      0.76(um)
  0 ~  80% cells displacement <=      0.88(um)
  0 ~  90% cells displacement <=      1.02(um)
  0 ~ 100% cells displacement <=      2.40(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1962 nets, 0 global routed, 9 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1960, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1960, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x993f05e8): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x993f05e8): 560
Total 0.0249 seconds to load 2373 cell instances into cellmap
Moveable cells: 1669; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1954 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1963 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1283, cell height 2.0000, cell area 4.2566 for total 1677 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         1       7138.40   164709.89        1677              0.04      1561

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0x9631e1e0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.3200 1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.3200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800 1.3200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         1       7138.40   164709.89        1677              0.04      1561
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 8539 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   36  Proc 8539 
Net statistics:
Total number of nets     = 1962
Number of nets to route  = 1958
Number of nets with max-layer-mode hard = 9
7 nets are partially connected,
 of which 7 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1958, Total Half Perimeter Wire Length (HPWL) 42078 microns
HPWL   0 ~   50 microns: Net Count     1715	Total HPWL        19564 microns
HPWL  50 ~  100 microns: Net Count      154	Total HPWL        11446 microns
HPWL 100 ~  200 microns: Net Count       88	Total HPWL        10860 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          208 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   37  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.46	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   38  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  213  Alloctr  214  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1483 Max = 6 GRCs =  1041 (10.81%)
Initial. H routing: Overflow =  1217 Max = 6 (GRCs =  2) GRCs =   750 (15.58%)
Initial. V routing: Overflow =   266 Max = 3 (GRCs = 19) GRCs =   291 (6.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   266 Max = 3 (GRCs = 19) GRCs =   291 (6.04%)
Initial. M3         Overflow =  1216 Max = 6 (GRCs =  2) GRCs =   749 (15.56%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 43652.18
Initial. Layer M1 wire length = 3.03
Initial. Layer M2 wire length = 6321.00
Initial. Layer M3 wire length = 2495.50
Initial. Layer M4 wire length = 8867.06
Initial. Layer M5 wire length = 25815.34
Initial. Layer M6 wire length = 150.24
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22307
Initial. Via VIA12 count = 6828
Initial. Via VIA23 count = 5607
Initial. Via VIA34 count = 5174
Initial. Via VIA45 count = 4679
Initial. Via VIA56 count = 19
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:03:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1410 Max = 5 GRCs =  1183 (12.29%)
phase1. H routing: Overflow =  1046 Max = 5 (GRCs =  2) GRCs =   863 (17.93%)
phase1. V routing: Overflow =   363 Max = 5 (GRCs =  2) GRCs =   320 (6.65%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M2         Overflow =   363 Max = 5 (GRCs =  2) GRCs =   320 (6.65%)
phase1. M3         Overflow =  1046 Max = 5 (GRCs =  2) GRCs =   862 (17.91%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 48199.84
phase1. Layer M1 wire length = 57.52
phase1. Layer M2 wire length = 8788.89
phase1. Layer M3 wire length = 2491.29
phase1. Layer M4 wire length = 10504.07
phase1. Layer M5 wire length = 26032.07
phase1. Layer M6 wire length = 325.99
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22138
phase1. Via VIA12 count = 6898
phase1. Via VIA23 count = 5460
phase1. Via VIA34 count = 5062
phase1. Via VIA45 count = 4651
phase1. Via VIA56 count = 67
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:03:18 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:05 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:05 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  2093 Max = 8 GRCs =  1425 (14.80%)
phase2. H routing: Overflow =  1394 Max = 5 (GRCs =  1) GRCs =   996 (20.69%)
phase2. V routing: Overflow =   699 Max = 8 (GRCs =  3) GRCs =   429 (8.91%)
phase2. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. M2         Overflow =   699 Max = 8 (GRCs =  3) GRCs =   429 (8.91%)
phase2. M3         Overflow =  1394 Max = 5 (GRCs =  1) GRCs =   995 (20.67%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 55214.39
phase2. Layer M1 wire length = 77.96
phase2. Layer M2 wire length = 12302.33
phase2. Layer M3 wire length = 2511.24
phase2. Layer M4 wire length = 12781.02
phase2. Layer M5 wire length = 26056.73
phase2. Layer M6 wire length = 1485.11
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 22250
phase2. Via VIA12 count = 6924
phase2. Via VIA23 count = 5457
phase2. Via VIA34 count = 5062
phase2. Via VIA45 count = 4658
phase2. Via VIA56 count = 149
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   = 19.07 %
Peak    vertical track utilization   = 91.30 %
Average horizontal track utilization = 14.72 %
Peak    horizontal track utilization = 65.00 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Global Routing] Total (MB): Used  214  Alloctr  215  Proc 8539 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8539 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1962 nets, 1958 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1960, routed nets = 1960, across physical hierarchy nets = 0, parasitics cached nets = 1960, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0       34     2.3363       22 164709.891
    2   *   0.0000     0.0000   0.0000      0        -          -      -       29     4.8702       23   1804.974
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       37     5.0401       27 164709.891      7138.40       1677         19         87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       37       27 164709.891      7138.40       1677

Clock-opt Global-routing complete         CPU:   144 s (  0.04 hr )  ELAPSE:   146 s (  0.04 hr )  MEM-PEAK:  1561 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.46	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        64       7138.40   164709.89        1677              0.04      1561

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        64       7138.40   164709.89        1677              0.04      1561
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00        64       7138.40   164709.89        1677              0.04      1561
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         2       7167.20   167617.11        1677              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         2       7167.20   167617.11        1677              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         2       7167.20   167617.11        1677              0.04      1561
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         2       7167.20   167617.11        1677              0.04      1561

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022116, elapsed 0.022222, speed up 0.995230.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 1177), data (VR 0, GR 13187, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2740 total shapes.
Layer M2: cached 0 shapes out of 3706 total shapes.
Cached 2400 vias out of 25722 total vias.
enhanced site row merge :  1
Key: unit, value: 0x9631e348
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Total power = 0.829454, Leakage = 0.169463, Internal = 0.428304, Switching = 0.231687

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.931931, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.195106, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.931931, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **in2reg_default**  WNS = 5.931931, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 6.146549, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 6.405540, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.641585, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.701489, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.169148, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.851785, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.932, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9961

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.931931, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.195106, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.931931, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **in2reg_default**  WNS = 5.931931, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 6.146549, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 6.405540, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.641585, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.701489, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.169148, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.851785, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.932, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9951

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.931931, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.195106, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.931931, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **in2reg_default**  WNS = 5.931931, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 6.146549, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 6.405540, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.641585, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.701489, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.169148, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.851785, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.932, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0xa52aa258
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.268567, elapsed 0.270626, speed up 0.992392.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.393000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         1       7167.20   167617.11        1678              0.04      1561
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   scenarioFF	(Mode: mode1; Corner: cornerFF)
   scenarioSS	(Mode: mode1; Corner: cornerSS)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 50
   cts.common.user_instance_name_prefix = clock_opt
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   tcbn65lphpbwp_1/BUFFD0HPBWP
   tcbn65lphpbwp_1/BUFFD1HPBWP
   tcbn65lphpbwp_1/BUFFD2HPBWP
   tcbn65lphpbwp_1/BUFFD3HPBWP
   tcbn65lphpbwp_1/BUFFD4HPBWP
   tcbn65lphpbwp_1/BUFFD6HPBWP
   tcbn65lphpbwp_1/BUFFD8HPBWP
   tcbn65lphpbwp_1/BUFFD12HPBWP
   tcbn65lphpbwp_1/BUFFD16HPBWP
   tcbn65lphpbwp_1/CKBD0HPBWP
   tcbn65lphpbwp_1/CKBD1HPBWP
   tcbn65lphpbwp_1/CKBD2HPBWP
   tcbn65lphpbwp_1/CKBD3HPBWP
   tcbn65lphpbwp_1/CKBD4HPBWP
   tcbn65lphpbwp_1/CKBD6HPBWP
   tcbn65lphpbwp_1/CKBD8HPBWP
   tcbn65lphpbwp_1/CKBD12HPBWP
   tcbn65lphpbwp_1/CKBD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFBUFFD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTBUFFD8HPBWPHVT
   tcbn65lphpbwp_1/CKND0HPBWP
   tcbn65lphpbwp_1/CKND1HPBWP
   tcbn65lphpbwp_1/CKND2HPBWP
   tcbn65lphpbwp_1/CKND3HPBWP
   tcbn65lphpbwp_1/CKND4HPBWP
   tcbn65lphpbwp_1/CKND6HPBWP
   tcbn65lphpbwp_1/CKND8HPBWP
   tcbn65lphpbwp_1/CKND12HPBWP
   tcbn65lphpbwp_1/CKND16HPBWP
   tcbn65lphpbwp_1/INVD0HPBWP
   tcbn65lphpbwp_1/INVD1HPBWP
   tcbn65lphpbwp_1/INVD2HPBWP
   tcbn65lphpbwp_1/INVD3HPBWP
   tcbn65lphpbwp_1/INVD4HPBWP
   tcbn65lphpbwp_1/INVD6HPBWP
   tcbn65lphpbwp_1/INVD8HPBWP
   tcbn65lphpbwp_1/INVD12HPBWP
   tcbn65lphpbwp_1/INVD16HPBWP
   tcbn65lphpbwpcghvt_1/PTFINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFINVD8HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTINVD8HPBWPHVT

ICG reference list:
   tcbn65lphpbwp_1/CKLHQD1HPBWP
   tcbn65lphpbwp_1/CKLHQD2HPBWP
   tcbn65lphpbwp_1/CKLHQD3HPBWP
   tcbn65lphpbwp_1/CKLHQD4HPBWP
   tcbn65lphpbwp_1/CKLHQD6HPBWP
   tcbn65lphpbwp_1/CKLHQD8HPBWP
   tcbn65lphpbwp_1/CKLHQD12HPBWP
   tcbn65lphpbwp_1/CKLHQD16HPBWP
   tcbn65lphpbwp_1/CKLNQD1HPBWP
   tcbn65lphpbwp_1/CKLNQD2HPBWP
   tcbn65lphpbwp_1/CKLNQD3HPBWP
   tcbn65lphpbwp_1/CKLNQD4HPBWP
   tcbn65lphpbwp_1/CKLNQD6HPBWP
   tcbn65lphpbwp_1/CKLNQD8HPBWP
   tcbn65lphpbwp_1/CKLNQD12HPBWP
   tcbn65lphpbwp_1/CKLNQD16HPBWP


register reference list:
   tcbn65lphpbwp_1/DFCND1HPBWP
   tcbn65lphpbwp_1/DFCND2HPBWP
   tcbn65lphpbwp_1/DFCND4HPBWP
   tcbn65lphpbwp_1/DFCNQD1HPBWP
   tcbn65lphpbwp_1/DFCNQD2HPBWP
   tcbn65lphpbwp_1/DFCNQD4HPBWP
   tcbn65lphpbwp_1/DFCSND1HPBWP
   tcbn65lphpbwp_1/DFCSND2HPBWP
   tcbn65lphpbwp_1/DFCSND4HPBWP
   tcbn65lphpbwp_1/DFCSNQD1HPBWP
   tcbn65lphpbwp_1/DFCSNQD2HPBWP
   tcbn65lphpbwp_1/DFCSNQD4HPBWP
   tcbn65lphpbwp_1/DFD1HPBWP
   tcbn65lphpbwp_1/DFD2HPBWP
   tcbn65lphpbwp_1/DFD4HPBWP
   tcbn65lphpbwp_1/DFKCND1HPBWP
   tcbn65lphpbwp_1/DFKCND2HPBWP
   tcbn65lphpbwp_1/DFKCND4HPBWP
   tcbn65lphpbwp_1/DFKCNQD1HPBWP
   tcbn65lphpbwp_1/DFKCNQD2HPBWP
   tcbn65lphpbwp_1/DFKCNQD4HPBWP
   tcbn65lphpbwp_1/DFKCSND1HPBWP
   tcbn65lphpbwp_1/DFKCSND2HPBWP
   tcbn65lphpbwp_1/DFKCSND4HPBWP
   tcbn65lphpbwp_1/DFKSND1HPBWP
   tcbn65lphpbwp_1/DFKSND2HPBWP
   tcbn65lphpbwp_1/DFKSND4HPBWP
   tcbn65lphpbwp_1/DFNCND1HPBWP
   tcbn65lphpbwp_1/DFNCND2HPBWP
   tcbn65lphpbwp_1/DFNCND4HPBWP
   tcbn65lphpbwp_1/DFNCSND1HPBWP
   tcbn65lphpbwp_1/DFNCSND2HPBWP
   tcbn65lphpbwp_1/DFNCSND4HPBWP
   tcbn65lphpbwp_1/DFND1HPBWP
   tcbn65lphpbwp_1/DFND2HPBWP
   tcbn65lphpbwp_1/DFND4HPBWP
   tcbn65lphpbwp_1/DFNSND1HPBWP
   tcbn65lphpbwp_1/DFNSND2HPBWP
   tcbn65lphpbwp_1/DFNSND4HPBWP
   tcbn65lphpbwp_1/DFQD1HPBWP
   tcbn65lphpbwp_1/DFQD2HPBWP
   tcbn65lphpbwp_1/DFQD4HPBWP
   tcbn65lphpbwp_1/DFSND1HPBWP
   tcbn65lphpbwp_1/DFSND2HPBWP
   tcbn65lphpbwp_1/DFSND4HPBWP
   tcbn65lphpbwp_1/DFSNQD1HPBWP
   tcbn65lphpbwp_1/DFSNQD2HPBWP
   tcbn65lphpbwp_1/DFSNQD4HPBWP
   tcbn65lphpbwp_1/DFXD1HPBWP
   tcbn65lphpbwp_1/DFXD2HPBWP
   tcbn65lphpbwp_1/DFXD4HPBWP
   tcbn65lphpbwp_1/DFXQD1HPBWP
   tcbn65lphpbwp_1/DFXQD2HPBWP
   tcbn65lphpbwp_1/DFXQD4HPBWP
   tcbn65lphpbwp_1/EDFCND1HPBWP
   tcbn65lphpbwp_1/EDFCND2HPBWP
   tcbn65lphpbwp_1/EDFCND4HPBWP
   tcbn65lphpbwp_1/EDFCNQD1HPBWP
   tcbn65lphpbwp_1/EDFCNQD2HPBWP
   tcbn65lphpbwp_1/EDFCNQD4HPBWP
   tcbn65lphpbwp_1/EDFD1HPBWP
   tcbn65lphpbwp_1/EDFD2HPBWP
   tcbn65lphpbwp_1/EDFD4HPBWP
   tcbn65lphpbwp_1/EDFKCND1HPBWP
   tcbn65lphpbwp_1/EDFKCND2HPBWP
   tcbn65lphpbwp_1/EDFKCND4HPBWP
   tcbn65lphpbwp_1/EDFKCNQD1HPBWP
   tcbn65lphpbwp_1/EDFKCNQD2HPBWP
   tcbn65lphpbwp_1/EDFKCNQD4HPBWP
   tcbn65lphpbwp_1/EDFQD1HPBWP
   tcbn65lphpbwp_1/EDFQD2HPBWP
   tcbn65lphpbwp_1/EDFQD4HPBWP
   tcbn65lphpbwp_1/LHCND1HPBWP
   tcbn65lphpbwp_1/LHCND2HPBWP
   tcbn65lphpbwp_1/LHCND4HPBWP
   tcbn65lphpbwp_1/LHCNDD1HPBWP
   tcbn65lphpbwp_1/LHCNDD2HPBWP
   tcbn65lphpbwp_1/LHCNDD4HPBWP
   tcbn65lphpbwp_1/LHCNDQD1HPBWP
   tcbn65lphpbwp_1/LHCNDQD2HPBWP
   tcbn65lphpbwp_1/LHCNDQD4HPBWP
   tcbn65lphpbwp_1/LHCNQD1HPBWP
   tcbn65lphpbwp_1/LHCNQD2HPBWP
   tcbn65lphpbwp_1/LHCNQD4HPBWP
   tcbn65lphpbwp_1/LHCSND1HPBWP
   tcbn65lphpbwp_1/LHCSND2HPBWP
   tcbn65lphpbwp_1/LHCSND4HPBWP
   tcbn65lphpbwp_1/LHCSNDD1HPBWP
   tcbn65lphpbwp_1/LHCSNDD2HPBWP
   tcbn65lphpbwp_1/LHCSNDD4HPBWP
   tcbn65lphpbwp_1/LHCSNDQD1HPBWP
   tcbn65lphpbwp_1/LHCSNDQD2HPBWP
   tcbn65lphpbwp_1/LHCSNDQD4HPBWP
   tcbn65lphpbwp_1/LHCSNQD1HPBWP
   tcbn65lphpbwp_1/LHCSNQD2HPBWP
   tcbn65lphpbwp_1/LHCSNQD4HPBWP
   tcbn65lphpbwp_1/LHD1HPBWP
   tcbn65lphpbwp_1/LHD2HPBWP
   tcbn65lphpbwp_1/LHD4HPBWP
   tcbn65lphpbwp_1/LHQD1HPBWP
   tcbn65lphpbwp_1/LHQD2HPBWP
   tcbn65lphpbwp_1/LHQD4HPBWP
   tcbn65lphpbwp_1/LHSND1HPBWP
   tcbn65lphpbwp_1/LHSND2HPBWP
   tcbn65lphpbwp_1/LHSND4HPBWP
   tcbn65lphpbwp_1/LHSNDD1HPBWP
   tcbn65lphpbwp_1/LHSNDD2HPBWP
   tcbn65lphpbwp_1/LHSNDD4HPBWP
   tcbn65lphpbwp_1/LHSNDQD1HPBWP
   tcbn65lphpbwp_1/LHSNDQD2HPBWP
   tcbn65lphpbwp_1/LHSNDQD4HPBWP
   tcbn65lphpbwp_1/LHSNQD1HPBWP
   tcbn65lphpbwp_1/LHSNQD2HPBWP
   tcbn65lphpbwp_1/LHSNQD4HPBWP
   tcbn65lphpbwp_1/LNCND1HPBWP
   tcbn65lphpbwp_1/LNCND2HPBWP
   tcbn65lphpbwp_1/LNCND4HPBWP
   tcbn65lphpbwp_1/LNCNDD1HPBWP
   tcbn65lphpbwp_1/LNCNDD2HPBWP
   tcbn65lphpbwp_1/LNCNDD4HPBWP
   tcbn65lphpbwp_1/LNCNDQD1HPBWP
   tcbn65lphpbwp_1/LNCNDQD2HPBWP
   tcbn65lphpbwp_1/LNCNDQD4HPBWP
   tcbn65lphpbwp_1/LNCNQD1HPBWP
   tcbn65lphpbwp_1/LNCNQD2HPBWP
   tcbn65lphpbwp_1/LNCNQD4HPBWP
   tcbn65lphpbwp_1/LNCSND1HPBWP
   tcbn65lphpbwp_1/LNCSND2HPBWP
   tcbn65lphpbwp_1/LNCSND4HPBWP
   tcbn65lphpbwp_1/LNCSNDD1HPBWP
   tcbn65lphpbwp_1/LNCSNDD2HPBWP
   tcbn65lphpbwp_1/LNCSNDD4HPBWP
   tcbn65lphpbwp_1/LNCSNDQD1HPBWP
   tcbn65lphpbwp_1/LNCSNDQD2HPBWP
   tcbn65lphpbwp_1/LNCSNDQD4HPBWP
   tcbn65lphpbwp_1/LNCSNQD1HPBWP
   tcbn65lphpbwp_1/LNCSNQD2HPBWP
   tcbn65lphpbwp_1/LNCSNQD4HPBWP
   tcbn65lphpbwp_1/LND1HPBWP
   tcbn65lphpbwp_1/LND2HPBWP
   tcbn65lphpbwp_1/LND4HPBWP
   tcbn65lphpbwp_1/LNQD1HPBWP
   tcbn65lphpbwp_1/LNQD2HPBWP
   tcbn65lphpbwp_1/LNQD4HPBWP
   tcbn65lphpbwp_1/LNSND1HPBWP
   tcbn65lphpbwp_1/LNSND2HPBWP
   tcbn65lphpbwp_1/LNSND4HPBWP
   tcbn65lphpbwp_1/LNSNDD1HPBWP
   tcbn65lphpbwp_1/LNSNDD2HPBWP
   tcbn65lphpbwp_1/LNSNDD4HPBWP
   tcbn65lphpbwp_1/LNSNDQD1HPBWP
   tcbn65lphpbwp_1/LNSNDQD2HPBWP
   tcbn65lphpbwp_1/LNSNDQD4HPBWP
   tcbn65lphpbwp_1/LNSNQD1HPBWP
   tcbn65lphpbwp_1/LNSNQD2HPBWP
   tcbn65lphpbwp_1/LNSNQD4HPBWP
   tcbn65lphpbwp_1/SDFCND0HPBWP
   tcbn65lphpbwp_1/SDFCND1HPBWP
   tcbn65lphpbwp_1/SDFCND2HPBWP
   tcbn65lphpbwp_1/SDFCND4HPBWP
   tcbn65lphpbwp_1/SDFCNQD0HPBWP
   tcbn65lphpbwp_1/SDFCNQD1HPBWP
   tcbn65lphpbwp_1/SDFCNQD2HPBWP
   tcbn65lphpbwp_1/SDFCNQD4HPBWP
   tcbn65lphpbwp_1/SDFCSND0HPBWP
   tcbn65lphpbwp_1/SDFCSND1HPBWP
   tcbn65lphpbwp_1/SDFCSND2HPBWP
   tcbn65lphpbwp_1/SDFCSND4HPBWP
   tcbn65lphpbwp_1/SDFCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFD0HPBWP
   tcbn65lphpbwp_1/SDFD1HPBWP
   tcbn65lphpbwp_1/SDFD2HPBWP
   tcbn65lphpbwp_1/SDFD4HPBWP
   tcbn65lphpbwp_1/SDFKCND0HPBWP
   tcbn65lphpbwp_1/SDFKCND1HPBWP
   tcbn65lphpbwp_1/SDFKCND2HPBWP
   tcbn65lphpbwp_1/SDFKCND4HPBWP
   tcbn65lphpbwp_1/SDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SDFKCSND0HPBWP
   tcbn65lphpbwp_1/SDFKCSND1HPBWP
   tcbn65lphpbwp_1/SDFKCSND2HPBWP
   tcbn65lphpbwp_1/SDFKCSND4HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKCSNQD4HPBWP
   tcbn65lphpbwp_1/SDFKSND0HPBWP
   tcbn65lphpbwp_1/SDFKSND1HPBWP
   tcbn65lphpbwp_1/SDFKSND2HPBWP
   tcbn65lphpbwp_1/SDFKSND4HPBWP
   tcbn65lphpbwp_1/SDFKSNQD0HPBWP
   tcbn65lphpbwp_1/SDFKSNQD1HPBWP
   tcbn65lphpbwp_1/SDFKSNQD2HPBWP
   tcbn65lphpbwp_1/SDFKSNQD4HPBWP
   tcbn65lphpbwp_1/SDFNCND0HPBWP
   tcbn65lphpbwp_1/SDFNCND1HPBWP
   tcbn65lphpbwp_1/SDFNCND2HPBWP
   tcbn65lphpbwp_1/SDFNCND4HPBWP
   tcbn65lphpbwp_1/SDFNCSND0HPBWP
   tcbn65lphpbwp_1/SDFNCSND1HPBWP
   tcbn65lphpbwp_1/SDFNCSND2HPBWP
   tcbn65lphpbwp_1/SDFNCSND4HPBWP
   tcbn65lphpbwp_1/SDFND0HPBWP
   tcbn65lphpbwp_1/SDFND1HPBWP
   tcbn65lphpbwp_1/SDFND2HPBWP
   tcbn65lphpbwp_1/SDFND4HPBWP
   tcbn65lphpbwp_1/SDFNSND0HPBWP
   tcbn65lphpbwp_1/SDFNSND1HPBWP
   tcbn65lphpbwp_1/SDFNSND2HPBWP
   tcbn65lphpbwp_1/SDFNSND4HPBWP
   tcbn65lphpbwp_1/SDFQD0HPBWP
   tcbn65lphpbwp_1/SDFQD1HPBWP
   tcbn65lphpbwp_1/SDFQD2HPBWP
   tcbn65lphpbwp_1/SDFQD4HPBWP
   tcbn65lphpbwp_1/SDFQND0HPBWP
   tcbn65lphpbwp_1/SDFQND1HPBWP
   tcbn65lphpbwp_1/SDFQND2HPBWP
   tcbn65lphpbwp_1/SDFQND4HPBWP
   tcbn65lphpbwp_1/SDFSND0HPBWP
   tcbn65lphpbwp_1/SDFSND1HPBWP
   tcbn65lphpbwp_1/SDFSND2HPBWP
   tcbn65lphpbwp_1/SDFSND4HPBWP
   tcbn65lphpbwp_1/SDFSNQD0HPBWP
   tcbn65lphpbwp_1/SDFSNQD1HPBWP
   tcbn65lphpbwp_1/SDFSNQD2HPBWP
   tcbn65lphpbwp_1/SDFSNQD4HPBWP
   tcbn65lphpbwp_1/SDFXD0HPBWP
   tcbn65lphpbwp_1/SDFXD1HPBWP
   tcbn65lphpbwp_1/SDFXD2HPBWP
   tcbn65lphpbwp_1/SDFXD4HPBWP
   tcbn65lphpbwp_1/SDFXQD0HPBWP
   tcbn65lphpbwp_1/SDFXQD1HPBWP
   tcbn65lphpbwp_1/SDFXQD2HPBWP
   tcbn65lphpbwp_1/SDFXQD4HPBWP
   tcbn65lphpbwp_1/SEDFCND0HPBWP
   tcbn65lphpbwp_1/SEDFCND1HPBWP
   tcbn65lphpbwp_1/SEDFCND2HPBWP
   tcbn65lphpbwp_1/SEDFCND4HPBWP
   tcbn65lphpbwp_1/SEDFCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFD0HPBWP
   tcbn65lphpbwp_1/SEDFD1HPBWP
   tcbn65lphpbwp_1/SEDFD2HPBWP
   tcbn65lphpbwp_1/SEDFD4HPBWP
   tcbn65lphpbwp_1/SEDFXD0HPBWP
   tcbn65lphpbwp_1/SEDFXD1HPBWP
   tcbn65lphpbwp_1/SEDFXD2HPBWP
   tcbn65lphpbwp_1/SEDFXD4HPBWP
   tcbn65lphpbwp_1/SEDFKCND0HPBWP
   tcbn65lphpbwp_1/SEDFKCND1HPBWP
   tcbn65lphpbwp_1/SEDFKCND2HPBWP
   tcbn65lphpbwp_1/SEDFKCND4HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD0HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD1HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD2HPBWP
   tcbn65lphpbwp_1/SEDFKCNQD4HPBWP
   tcbn65lphpbwp_1/SEDFQD0HPBWP
   tcbn65lphpbwp_1/SEDFQD1HPBWP
   tcbn65lphpbwp_1/SEDFQD2HPBWP
   tcbn65lphpbwp_1/SEDFQD4HPBWP
   tcbn65lphpbwp_1/SEDFQXD0HPBWP
   tcbn65lphpbwp_1/SEDFQXD1HPBWP
   tcbn65lphpbwp_1/SEDFQXD2HPBWP
   tcbn65lphpbwp_1/SEDFQXD4HPBWP
   tcbn65lphpbwp_1/SEDFQND0HPBWP
   tcbn65lphpbwp_1/SEDFQND1HPBWP
   tcbn65lphpbwp_1/SEDFQND2HPBWP
   tcbn65lphpbwp_1/SEDFQND4HPBWP
   tcbn65lphpbwp_1/SEDFQNXD0HPBWP
   tcbn65lphpbwp_1/SEDFQNXD1HPBWP
   tcbn65lphpbwp_1/SEDFQNXD2HPBWP
   tcbn65lphpbwp_1/SEDFQNXD4HPBWP
   tcbn65lphpbwpcghvt_1/PTDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/PTFDFCND1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCRFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSFLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRLGD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFD4HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD1HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD2HPBWPHVT
   tcbn65lphpbwpcghvt_1/RSDFCSRFLGD4HPBWPHVT

Information: 'cornerSS' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M4

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.022014, elapsed 0.022127, speed up 0.994893.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 1177), data (VR 0, GR 13187, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Key: unit, value: 0xa52abc98
Number of Site types in the design = 1
Total power = 0.829454, Leakage = 0.169463, Internal = 0.428304, Switching = 0.231687

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.931931, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.195106, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.931931, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **in2reg_default**  WNS = 5.931931, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 6.146549, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 6.405540, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.641585, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.195106, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.701489, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.169148, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.851785, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.932, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: scenarioFF , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: mode1, id = 1
          corner: cornerFF, id = 2
          isHold: wns = 0.195106, unweighted tns = 0.000000

    scenario 1: scenarioSS , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: mode1, id = 1
          corner: cornerSS, id = 1
          isSetup: wns = 5.931931, unweighted tns = 0.000000

1,1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          1
	# Subgraph evaluation success rate in percent =     1.0000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Number of cells sized                =          1
	# Number of cells added                =          0
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9960
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     0.9965
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9955
	# Filter CPU time                 = 00h:00m:00s
	# Filter elapsed time             = 00h:00m:00s
	# Filter speed up                 =     0.9960
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     0.9958
	# The rest of flow speed up       =     0.9957

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 5.930773, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.195108, TNHS = 0.000000, NHVP = 0

    Scenario scenarioSS  WNS = 5.930773, TNS = 0.000000, NVP = 0
    Scenario scenarioFF  WNHS = 0.195108, TNHS = 0.000000, NHVP = 0
    Scenario scenarioSS
       Path Group **in2reg_default**  WNS = 5.930773, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 6.147846, TNS = 0.000000, NVP = 0
       Path Group SYS_CLK  WNS = 6.406837, TNS = 0.000000, NVP = 0
       Path Group **in2out_default**  WNS = 7.641585, TNS = 0.000000, NVP = 0
    Scenario scenarioFF
       Path Group SYS_CLK  WNHS = 0.195108, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.702006, TNHS = 0.000000, NHVP = 0
       Path Group **reg2out_default**  WNHS = 1.168404, TNHS = 0.000000, NHVP = 0
       Path Group **in2out_default**  WNHS = 1.851785, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 5.931, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.195, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0xa52aa0f0
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.629959, elapsed 0.632211, speed up 0.996438.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         1       7165.60   167424.89        1678              0.04      1561
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         1       7165.60   167424.89        1678              0.04      1561
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.03036731 cumPct:    97.35 estdown: 0.00082576 cumUp:   78 numDown:  174 status= valid
Knee-Processing :  cumEst: 0.03100735 cumPct:    99.40 estdown: 0.00018572 cumUp:  171 numDown:   81 status= valid
Knee-Processing :  cumEst: 0.03119307 cumPct:   100.00 estdown: 0.00000000 cumUp: 1446 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         1       7165.60   167424.89        1678              0.04      1561
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00875469 cumPct:    91.36 estdown: 0.00082827 cumUp:   77 numDown:  175 status= valid
Knee-Processing :  cumEst: 0.00939474 cumPct:    98.04 estdown: 0.00018823 cumUp:  170 numDown:   82 status= valid
Knee-Processing :  cumEst: 0.00945131 cumPct:    98.63 estdown: 0.00013166 cumUp:  181 numDown:   71 status= valid
Knee-Processing :  cumEst: 0.00958296 cumPct:   100.00 estdown: 0.00000000 cumUp: 1446 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         1       7165.60   167361.30        1678              0.04      1561
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         1       7165.60   167361.30        1678              0.04      1561
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         1       7165.60   167361.30        1678              0.04      1561

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         1       7165.60   167361.30        1678              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         1       7165.60   167361.30        1678              0.04      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.398000


Clock-opt route preserve complete         CPU:   153 s (  0.04 hr )  ELAPSE:   155 s (  0.04 hr )  MEM-PEAK:  1561 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2752 total shapes.
Layer M2: cached 0 shapes out of 3704 total shapes.
Cached 2400 vias out of 25748 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 75 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2374        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2374
number of references:                75
number of site rows:                 48
number of locations attempted:    24296
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1670 (17786 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.025 um ( 0.01 row height)
rms weighted cell displacement:   0.025 um ( 0.01 row height)
max cell displacement:            0.800 um ( 0.40 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               19
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_4773 (AOI22D0HPBWP)
  Input location: (117,94)
  Legal location: (117.8,94)
  Displacement:   0.800 um ( 0.40 row height)
Cell: place_optcopt_gre_mt_inst_4304 (BUFFD0HPBWP)
  Input location: (125,80)
  Legal location: (125.6,80)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_4785 (AOI22D0HPBWP)
  Input location: (124.2,92)
  Legal location: (124.6,92)
  Displacement:   0.400 um ( 0.20 row height)
Cell: ctmi_4362 (CKND2D0HPBWP)
  Input location: (82,36)
  Legal location: (82.2,36)
  Displacement:   0.200 um ( 0.10 row height)
Cell: phfnr_buf_748 (CKND0HPBWP)
  Input location: (88.4,54)
  Legal location: (88.6,54)
  Displacement:   0.200 um ( 0.10 row height)
Cell: phfnr_buf_755 (CKND0HPBWP)
  Input location: (84,36)
  Legal location: (84.2,36)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4542 (CKND2D0HPBWP)
  Input location: (89,54)
  Legal location: (89.2,54)
  Displacement:   0.200 um ( 0.10 row height)
Cell: place_optHFSBUF_128_782 (CKBD2HPBWP)
  Input location: (91.2,94)
  Legal location: (91,94)
  Displacement:   0.200 um ( 0.10 row height)
Cell: place_optHFSBUF_321_776 (CKBD2HPBWP)
  Input location: (87.6,54)
  Legal location: (87.4,54)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_5434 (AO22D0HPBWP)
  Input location: (44,58)
  Legal location: (44.2,58)
  Displacement:   0.200 um ( 0.10 row height)

Legalization succeeded.
Total Legalizer CPU: 0.408
Total Legalizer Wall Time: 0.410
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   153 s (  0.04 hr )  ELAPSE:   155 s (  0.04 hr )  MEM-PEAK:  1561 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    43 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     1 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Read DB] Total (MB): Used   35  Alloctr   36  Proc 8539 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 8539 
Net statistics:
Total number of nets     = 1963
Number of nets to route  = 1959
Number of nets with max-layer-mode hard = 9
1947 nets are fully connected,
 of which 4 are detail routed and 1936 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
1 nets have non-default rule _snps_autoNdr_power
	 1 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 118, Total Half Perimeter Wire Length (HPWL) 5112 microns
HPWL   0 ~   50 microns: Net Count       80	Total HPWL         1201 microns
HPWL  50 ~  100 microns: Net Count       18	Total HPWL         1220 microns
HPWL 100 ~  200 microns: Net Count       20	Total HPWL         2691 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   39  Alloctr   39  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.46	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   39  Alloctr   40  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   39  Alloctr   40  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   39  Alloctr   40  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  215  Alloctr  216  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  2078 Max = 8 GRCs =  1421 (14.76%)
Initial. H routing: Overflow =  1403 Max = 5 (GRCs =  1) GRCs =   993 (20.63%)
Initial. V routing: Overflow =   675 Max = 8 (GRCs =  3) GRCs =   428 (8.89%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
Initial. M2         Overflow =   675 Max = 8 (GRCs =  3) GRCs =   428 (8.89%)
Initial. M3         Overflow =  1402 Max = 5 (GRCs =  1) GRCs =   991 (20.59%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 55162.81
Initial. Layer M1 wire length = 85.31
Initial. Layer M2 wire length = 12214.79
Initial. Layer M3 wire length = 2520.47
Initial. Layer M4 wire length = 12757.34
Initial. Layer M5 wire length = 26077.08
Initial. Layer M6 wire length = 1507.82
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22355
Initial. Via VIA12 count = 6937
Initial. Via VIA23 count = 5487
Initial. Via VIA34 count = 5089
Initial. Via VIA45 count = 4681
Initial. Via VIA56 count = 161
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:03:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  216  Alloctr  216  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1656 Max = 6 GRCs =  1291 (13.41%)
phase1. H routing: Overflow =  1382 Max = 6 (GRCs =  1) GRCs =  1013 (21.04%)
phase1. V routing: Overflow =   274 Max = 5 (GRCs =  1) GRCs =   278 (5.77%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.06%)
phase1. M2         Overflow =   274 Max = 5 (GRCs =  1) GRCs =   278 (5.77%)
phase1. M3         Overflow =  1380 Max = 6 (GRCs =  1) GRCs =  1010 (20.98%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 51102.94
phase1. Layer M1 wire length = 86.36
phase1. Layer M2 wire length = 10177.01
phase1. Layer M3 wire length = 2502.88
phase1. Layer M4 wire length = 11388.67
phase1. Layer M5 wire length = 26021.17
phase1. Layer M6 wire length = 926.86
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22271
phase1. Via VIA12 count = 6941
phase1. Via VIA23 count = 5454
phase1. Via VIA34 count = 5069
phase1. Via VIA45 count = 4670
phase1. Via VIA56 count = 137
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:03:36 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:06 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:06 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  216  Alloctr  216  Proc 8539 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  2477 Max = 10 GRCs =  1716 (17.82%)
phase2. H routing: Overflow =  1380 Max =  6 (GRCs =  1) GRCs =  1142 (23.72%)
phase2. V routing: Overflow =  1097 Max = 10 (GRCs =  1) GRCs =   574 (11.92%)
phase2. M1         Overflow =     3 Max =  1 (GRCs =  4) GRCs =     4 (0.08%)
phase2. M2         Overflow =  1097 Max = 10 (GRCs =  1) GRCs =   574 (11.92%)
phase2. M3         Overflow =  1377 Max =  6 (GRCs =  1) GRCs =  1138 (23.64%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 62359.11
phase2. Layer M1 wire length = 92.35
phase2. Layer M2 wire length = 15998.43
phase2. Layer M3 wire length = 2502.41
phase2. Layer M4 wire length = 14635.81
phase2. Layer M5 wire length = 26168.59
phase2. Layer M6 wire length = 2961.52
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 22391
phase2. Via VIA12 count = 6947
phase2. Via VIA23 count = 5456
phase2. Via VIA34 count = 5070
phase2. Via VIA45 count = 4689
phase2. Via VIA56 count = 229
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Sun May 25 02:03:43 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  216  Alloctr  216  Proc 8539 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  2687 Max = 10 GRCs =  1785 (18.54%)
phase3. H routing: Overflow =  1374 Max =  6 (GRCs =  1) GRCs =  1168 (24.26%)
phase3. V routing: Overflow =  1313 Max = 10 (GRCs =  3) GRCs =   617 (12.82%)
phase3. M1         Overflow =     2 Max =  1 (GRCs =  4) GRCs =     4 (0.08%)
phase3. M2         Overflow =  1313 Max = 10 (GRCs =  3) GRCs =   617 (12.82%)
phase3. M3         Overflow =  1372 Max =  6 (GRCs =  1) GRCs =  1164 (24.18%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 63867.97
phase3. Layer M1 wire length = 94.09
phase3. Layer M2 wire length = 16778.32
phase3. Layer M3 wire length = 2509.66
phase3. Layer M4 wire length = 14731.37
phase3. Layer M5 wire length = 26157.20
phase3. Layer M6 wire length = 3597.32
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 22396
phase3. Via VIA12 count = 6938
phase3. Via VIA23 count = 5454
phase3. Via VIA34 count = 5062
phase3. Via VIA45 count = 4686
phase3. Via VIA56 count = 256
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  216  Alloctr  216  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   = 22.65 %
Peak    vertical track utilization   = 92.31 %
Average horizontal track utilization = 14.83 %
Peak    horizontal track utilization = 70.00 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Global Routing] Stage (MB): Used  179  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8539 

Clock-opt Incremental Global-routing complete  CPU:   163 s (  0.05 hr )  ELAPSE:   165 s (  0.05 hr )  MEM-PEAK:  1561 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1963 nets, 1956 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1961, routed nets = 1961, across physical hierarchy nets = 0, parasitics cached nets = 1961, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0268 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9dbddae8): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9dbddae8): 560
Total 0.0255 seconds to load 2374 cell instances into cellmap
Moveable cells: 1670; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
0 out of 1952 data nets is detail routed, 9 out of 9 clock nets are detail routed and total 1961 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1352, cell height 2.0000, cell area 4.2703 for total 1678 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0x9efe18d8
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.3200 1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.3200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800 1.3200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.46	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00       111       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.989981 ohm/um, via_r = 1.815407 ohm/cut, c = 0.178457 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.860552 ohm/um, via_r = 1.815407 ohm/cut, c = 0.166075 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00       110       7165.60   167361.30        1678              0.05      1561
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00        85       7169.60   167694.94        1678              0.05      1561
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         7       7216.40   169697.86        1678              0.05      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         5       7218.00   169806.39        1678              0.05      1561
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         5       7218.00   169806.39        1678              0.05      1561
Clock-opt optimization Phase 38 Iter  6         0.00        0.00      0.00         5       7218.00   169806.39        1678              0.05      1561

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         4       7218.00   169806.39        1698              0.05      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         4       7218.00   169806.39        1698              0.05      1561
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.417000


Clock-opt route preserve complete         CPU:   167 s (  0.05 hr )  ELAPSE:   169 s (  0.05 hr )  MEM-PEAK:  1561 MB

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-05-25 02:03:48 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1562 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         4       7218.00   169806.39        1698              0.05      1561
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3158 total shapes.
Layer M2: cached 0 shapes out of 3801 total shapes.
Cached 2400 vias out of 25997 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 85 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2394        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2394
number of references:                85
number of site rows:                 48
number of locations attempted:    24838
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1690 (17917 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.060 um ( 0.03 row height)
rms weighted cell displacement:   0.060 um ( 0.03 row height)
max cell displacement:            2.000 um ( 1.00 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:               44
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: place_optcopt_gre_mt_inst_4321 (CKBD0HPBWP)
  Input location: (136.2,98)
  Legal location: (136.2,96)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optcopt_gre_mt_inst_4322 (CKBD0HPBWP)
  Input location: (136.2,74)
  Legal location: (137.4,74)
  Displacement:   1.200 um ( 0.60 row height)
Cell: place_optoptlc_4294 (TIELHPBWP)
  Input location: (56.2,42)
  Legal location: (55.4,42)
  Displacement:   0.800 um ( 0.40 row height)
Cell: ctmi_4578 (MUX2ND1HPBWP)
  Input location: (68.2,66)
  Legal location: (67.4,66)
  Displacement:   0.800 um ( 0.40 row height)
Cell: place_optcopt_gre_mt_inst_4313 (BUFFD0HPBWP)
  Input location: (78.8,36)
  Legal location: (78,36)
  Displacement:   0.800 um ( 0.40 row height)
Cell: ctmi_5175 (NR2D0HPBWP)
  Input location: (74.8,66)
  Legal location: (75.4,66)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_5174 (CKND2D0HPBWP)
  Input location: (75.6,66)
  Legal location: (76.2,66)
  Displacement:   0.600 um ( 0.30 row height)
Cell: place_optcopt_gre_mt_inst_4318 (CKBD0HPBWP)
  Input location: (141,26)
  Legal location: (140.4,26)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_4300 (XNR3D0HPBWP)
  Input location: (76.4,66)
  Legal location: (77,66)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_4458 (CKND2D0HPBWP)
  Input location: (141.2,50)
  Legal location: (141.8,50)
  Displacement:   0.600 um ( 0.30 row height)

Legalization succeeded.
Total Legalizer CPU: 0.420
Total Legalizer Wall Time: 0.422
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   168 s (  0.05 hr )  ELAPSE:   170 s (  0.05 hr )  MEM-PEAK:  1561 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    62 

No. doRoutes           =     2 
No. doUnroutes         =     2 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     2 
No. undoUnroutes       =     2 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8539 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Read DB] Total (MB): Used   35  Alloctr   36  Proc 8539 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   38  Proc 8539 
Net statistics:
Total number of nets     = 1983
Number of nets to route  = 1979
Number of nets with max-layer-mode hard = 9
1958 nets are fully connected,
 of which 4 are detail routed and 1947 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
1 nets have non-default rule _snps_autoNdr_power
	 1 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 177, Total Half Perimeter Wire Length (HPWL) 6273 microns
HPWL   0 ~   50 microns: Net Count      128	Total HPWL         2146 microns
HPWL  50 ~  100 microns: Net Count       36	Total HPWL         2664 microns
HPWL 100 ~  200 microns: Net Count       13	Total HPWL         1462 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   39  Alloctr   40  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.44	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   40  Alloctr   40  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   40  Alloctr   41  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   40  Alloctr   41  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  216  Alloctr  217  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  216  Alloctr  217  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  2714 Max = 11 GRCs =  1784 (18.53%)
Initial. H routing: Overflow =  1398 Max =  6 (GRCs =  1) GRCs =  1163 (24.16%)
Initial. V routing: Overflow =  1315 Max = 11 (GRCs =  1) GRCs =   621 (12.90%)
Initial. M1         Overflow =     2 Max =  1 (GRCs =  4) GRCs =     4 (0.08%)
Initial. M2         Overflow =  1315 Max = 11 (GRCs =  1) GRCs =   621 (12.90%)
Initial. M3         Overflow =  1396 Max =  6 (GRCs =  1) GRCs =  1159 (24.08%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 63821.31
Initial. Layer M1 wire length = 94.09
Initial. Layer M2 wire length = 16736.98
Initial. Layer M3 wire length = 2529.03
Initial. Layer M4 wire length = 14733.35
Initial. Layer M5 wire length = 26176.71
Initial. Layer M6 wire length = 3551.15
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22607
Initial. Via VIA12 count = 6986
Initial. Via VIA23 count = 5501
Initial. Via VIA34 count = 5118
Initial. Via VIA45 count = 4738
Initial. Via VIA56 count = 264
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:03:49 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  216  Alloctr  217  Proc 8539 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1697 Max = 6 GRCs =  1362 (14.15%)
phase1. H routing: Overflow =  1373 Max = 6 (GRCs =  1) GRCs =  1051 (21.83%)
phase1. V routing: Overflow =   324 Max = 4 (GRCs =  5) GRCs =   311 (6.46%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase1. M2         Overflow =   324 Max = 4 (GRCs =  5) GRCs =   311 (6.46%)
phase1. M3         Overflow =  1371 Max = 6 (GRCs =  1) GRCs =  1047 (21.75%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 54192.36
phase1. Layer M1 wire length = 92.09
phase1. Layer M2 wire length = 11525.77
phase1. Layer M3 wire length = 2541.75
phase1. Layer M4 wire length = 12315.02
phase1. Layer M5 wire length = 26098.88
phase1. Layer M6 wire length = 1618.85
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22450
phase1. Via VIA12 count = 6995
phase1. Via VIA23 count = 5468
phase1. Via VIA34 count = 5099
phase1. Via VIA45 count = 4707
phase1. Via VIA56 count = 181
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:03:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:06 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:06 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  216  Alloctr  217  Proc 8539 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  2449 Max = 9 GRCs =  1705 (17.71%)
phase2. H routing: Overflow =  1373 Max = 5 (GRCs =  2) GRCs =  1139 (23.66%)
phase2. V routing: Overflow =  1075 Max = 9 (GRCs =  2) GRCs =   566 (11.76%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase2. M2         Overflow =  1075 Max = 9 (GRCs =  2) GRCs =   566 (11.76%)
phase2. M3         Overflow =  1371 Max = 5 (GRCs =  2) GRCs =  1135 (23.58%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 62167.20
phase2. Layer M1 wire length = 94.09
phase2. Layer M2 wire length = 15927.09
phase2. Layer M3 wire length = 2522.90
phase2. Layer M4 wire length = 14722.26
phase2. Layer M5 wire length = 26153.61
phase2. Layer M6 wire length = 2747.26
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 22514
phase2. Via VIA12 count = 6989
phase2. Via VIA23 count = 5469
phase2. Via VIA34 count = 5102
phase2. Via VIA45 count = 4727
phase2. Via VIA56 count = 227
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Sun May 25 02:03:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  216  Alloctr  217  Proc 8539 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  2543 Max = 10 GRCs =  1744 (18.11%)
phase3. H routing: Overflow =  1359 Max =  5 (GRCs =  1) GRCs =  1156 (24.01%)
phase3. V routing: Overflow =  1184 Max = 10 (GRCs =  2) GRCs =   588 (12.21%)
phase3. M1         Overflow =     4 Max =  1 (GRCs =  5) GRCs =     5 (0.10%)
phase3. M2         Overflow =  1184 Max = 10 (GRCs =  2) GRCs =   588 (12.21%)
phase3. M3         Overflow =  1355 Max =  5 (GRCs =  1) GRCs =  1151 (23.91%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 63434.29
phase3. Layer M1 wire length = 125.30
phase3. Layer M2 wire length = 16527.46
phase3. Layer M3 wire length = 2534.21
phase3. Layer M4 wire length = 14976.31
phase3. Layer M5 wire length = 26126.37
phase3. Layer M6 wire length = 3144.64
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer AP wire length = 0.00
phase3. Total Number of Contacts = 22521
phase3. Via VIA12 count = 7004
phase3. Via VIA23 count = 5465
phase3. Via VIA34 count = 5091
phase3. Via VIA45 count = 4716
phase3. Via VIA56 count = 245
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  216  Alloctr  217  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   = 22.50 %
Peak    vertical track utilization   = 96.15 %
Average horizontal track utilization = 14.87 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Global Routing] Stage (MB): Used  179  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  216  Proc 8539 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8539 

Clock-opt Incremental Global-routing complete  CPU:   178 s (  0.05 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:  1561 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.111673101495  9.863141069861  6.078289964085  2.744209241123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.970737442556  2.700850903891  3.840516064440  3.750207953169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.341439709706  5.867311291632  7.173950385364  9.669810899761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.281711880117  4.570458113073  5.624934808820  7.826858153678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.493044123669  9.584274929766  2.041883387119  3.921161767338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.614196566786  8.244175254577  3.504936705451  1.682717912888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.656325500833  1.017743503523  5.811675666269  5.826731783342  4.349381892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.811126778070  1.265012512210  0.417826313533  1.833873365081  6.448555337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.568192280459  2.300210762635  0.754741030179  1.961422311696  2.781301941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.316913499171  7.452400766113  1.902983924529  5.623408159547  7.269361608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.294270075970  7.540113508515  0.000419317956  5.833785456721  4.754585889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.238229239270  4.029321874252  9.406725096875  2.789965561318  0.723292014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299721220  1.167950782914  8.473967886224  3.062171925165  7.977863432174  5.095955059611  1.512372370128  7.396890520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087863210  6.393266774954  8.063326083131  4.294083002880  5.817631723007  2.343696022627  0.037327605045  0.494788940392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263640902  7.926377277939  3.652834162614  2.544031069317  6.652622747637  4.022552951365  6.796622402757  0.618560311981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.555491702577  9.244166279990  4.051758809534  5.907680119704  1.709510791590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.643023232459  9.532411421874  6.656329209097  9.409796458072  6.136991813139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.798575108814  9.141332004596  1.286750702201  9.569285160313  2.585842202480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.130695300293  5.316323739652  7.270279030810  7.178453460747  1.109983551474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.658915881083  9.208177726737  1.495274446745  7.734048217127  4.721429681592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008699036740  3.103784203379  1.515704441133  6.162846573487  6.976363352846  5.921144180218  9.647383289440  1.463830153161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289448138746  1.656592625791  3.901795450587  4.326837969056  3.986056789875  1.607979096408  5.274421734112  3.831819260490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414650579322  4.787635395826  2.219115210369  6.002743393162  4.270727673278  1.384102706444  0.375021505316  9.766343584229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372719099  7.349104350752  4.586476693182  2.717446238536  4.966983999976  1.759146434708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021206611  0.133132568893  5.457780385326  3.562544680882  0.782687725367  8.475911041826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167736577  6.754365892148  7.958162966995  6.204239538711  9.392118086733  8.065046568234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269205588  3.476470036450  4.824152099476  7.350544870545  1.168273601288  8.717341071851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594941769  0.070693930865  1.101419824371  3.581218766626  9.582675088334  2.434936029243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756545120  1.296173057689  8.126246725240  0.041833831353  3.183389246508  1.644853473718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421893877  0.161870608827  7.230766540282  5.075525303017  9.196144141169  6.278138034141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352698436  1.346633498824  9.745985380620  3.190349592452  9.562342725954  7.726934000869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373224796  3.934469156404  8.754756664860  5.000192131795  6.583370455672  1.475456428944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006613823  7.038858712459  8.402677491434  2.940723709687  5.278998466131  8.072327141465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396978622  4.311307823601  8.797421560338  4.509646505961  1.151239147012  8.739687972051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332898313  1.434599137366  0.581408392310  7.234410712262  7.003734670504  5.049476724039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283606261  4.269593582494  7.665907451884  7.402306305136  5.679664150275  7.061854961198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499648971  1.160638187289  4.924151780011  0.405226990953  4.590760921970  4.170959909159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268589467  7.279491330277  6.953986205209  4.665783030909  7.940971555807  2.613697011313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329248302162  1.691832927723  4.242257073111  5.684946527813  1.914878363571  6.128726180220  1.956920426031  3.258582150248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773713648483  7.311255050960  0.105508686714  9.428158661701  0.531377550086  2.727178033081  0.717847256074  7.110996285147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334146633553  7.515566225971  0.989365591367  0.270980619880  0.920552959794  7.149678574674  5.773406731712  7.472140898159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570774113  3.621527298405  4.697386852395  6.592267548021  8.964732238944  0.146381945316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179875058  7.447926337062  3.398355195098  5.160840039640  8.527446083411  2.383189856049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911851036  9.615517970473  9.427722284438  8.138563300644  4.037506060531  6.976632288422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837751909  9.749224993045  4.458397897316  2.271897743853  6.496692199997  6.175912573470
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 1983 nets, 1976 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1981, routed nets = 1981, across physical hierarchy nets = 0, parasitics cached nets = 1981, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0       24     2.8065       22 169806.391
    2   *   0.0000     0.0000   0.0000      0        -          -      -       23     6.9352       27   1884.327
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     6.9670       27 169806.391      7218.00       1698         40         87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24       27 169806.391      7218.00       1698

Clock-opt command complete                CPU:   179 s (  0.05 hr )  ELAPSE:   181 s (  0.05 hr )  MEM-PEAK:  1561 MB
Clock-opt command statistics  CPU=71 sec (0.02 hr) ELAPSED=71 sec (0.02 hr) MEM-PEAK=1.524 GB
1
TEST: runCore final-init
TEST: runCore final-end
[Tim-Power-Info] Refresh activity and power.
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[scenarioFF_late] PROP[late] InstanceSize[2394]
[Non-Incremental Power-Update] SCENE[scenarioSS_late] PROP[late] InstanceSize[2394]
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to final_opto' (FLW-8001)
Information: Time: 2025-05-25 02:04:01 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1562 MB (FLW-8100)
1
# Remove global routes to review the clock tree
remove_routes -global_route 
Information: Extraction observers are detached as design net change threshold is reached.
Successfully removed 36576 route shapes, which 0 are no-net shapes.
1
#### ----- Clock shielding with VSS ----- ####
set clock_nets [get_nets -hierarchical -filter "net_type == clock"]
{clk clock_optZCTSNET_18 clock_optZCTSNET_19 clock_optZCTSNET_20 clock_optZCTSNET_22 clock_optZCTSNET_23 clock_optZCTSNET_24 clock_optZCTSNET_25 clk_clock_gate_p1_reg}
create_shields -nets ${clock_nets} -with_ground VSS -preferred_direction_only true -align_to_shape_end true
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTBUFFD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTFINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD1HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD2HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD4HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Warning: Cannot find via def VIA12_HV for via-region in cell PTINVD8HPBWPHVT. (ZRT-038)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin PTINVD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD8HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFINVD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD4HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD1HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTBUFFD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTINVD2HPBWPHVT/TVDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD8HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD4HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD1HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
Warning: Standard cell pin PTFBUFFD2HPBWPHVT/TVSS has no valid via regions. (ZRT-044)
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used   26  Alloctr   26  Proc 8539 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used   38  Alloctr   39  Proc 8539 
Shld Trimmed	7/48 Partitions, Violations =	591
Shld Trimmed	8/48 Partitions, Violations =	568
Shld Trimmed	9/48 Partitions, Violations =	538
Shld Trimmed	10/48 Partitions, Violations =	538
Shld Trimmed	11/48 Partitions, Violations =	489
Shld Trimmed	12/48 Partitions, Violations =	482
Shld Trimmed	13/48 Partitions, Violations =	471
Shld Trimmed	14/48 Partitions, Violations =	456
Shld Trimmed	15/48 Partitions, Violations =	431
Shld Trimmed	16/48 Partitions, Violations =	398
Shld Trimmed	17/48 Partitions, Violations =	398
Shld Trimmed	18/48 Partitions, Violations =	384
Shld Trimmed	19/48 Partitions, Violations =	384
Shld Trimmed	20/48 Partitions, Violations =	375
Shld Trimmed	21/48 Partitions, Violations =	360
Shld Trimmed	22/48 Partitions, Violations =	348
Shld Trimmed	23/48 Partitions, Violations =	348
Shld Trimmed	24/48 Partitions, Violations =	348
Shld Trimmed	25/48 Partitions, Violations =	348
Shld Trimmed	26/48 Partitions, Violations =	309
Shld Trimmed	27/48 Partitions, Violations =	275
Shld Trimmed	28/48 Partitions, Violations =	275
Shld Trimmed	29/48 Partitions, Violations =	254
Shld Trimmed	30/48 Partitions, Violations =	246
Shld Trimmed	31/48 Partitions, Violations =	238
Shld Trimmed	32/48 Partitions, Violations =	234
Shld Trimmed	33/48 Partitions, Violations =	234
Shld Trimmed	34/48 Partitions, Violations =	233
Shld Trimmed	35/48 Partitions, Violations =	210
Shld Trimmed	36/48 Partitions, Violations =	198
Shld Trimmed	37/48 Partitions, Violations =	182
Shld Trimmed	38/48 Partitions, Violations =	156
Shld Trimmed	39/48 Partitions, Violations =	154
Shld Trimmed	40/48 Partitions, Violations =	118
Shld Trimmed	41/48 Partitions, Violations =	99
Shld Trimmed	42/48 Partitions, Violations =	92
Shld Trimmed	43/48 Partitions, Violations =	81
Shld Trimmed	44/48 Partitions, Violations =	53
Shld Trimmed	45/48 Partitions, Violations =	47
Shld Trimmed	46/48 Partitions, Violations =	23
Shld Trimmed	47/48 Partitions, Violations =	7
Shld Trimmed	48/48 Partitions, Violations =	0
Shld Trimmed	1/1 Partitions, Violations =	0
[End Shield Trimming] Elapsed real time: 0:00:00 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Trimming] Stage (MB): Used   49  Alloctr   49  Proc    0 
[End Shield Trimming] Total (MB): Used   88  Alloctr   89  Proc 8539 
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   27  Alloctr   28  Proc 8539 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   31  Alloctr   32  Proc 8539 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 8539 
Net statistics:
Total number of nets     = 1983
Number of nets to route  = 1
Number of nets with max-layer-mode hard = 9
8 nets are partially connected,
 of which 8 are detail routed and 0 are global routed.
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 281 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          281 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 8539 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.44	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   38  Alloctr   39  Proc 8539 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   38  Alloctr   39  Proc 8539 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 8539 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   38  Alloctr   39  Proc 8539 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  106  Alloctr  107  Proc 8539 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 326.83
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 180.68
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 146.15
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 418
Initial. Via VIA12 count = 3
Initial. Via VIA23 count = 3
Initial. Via VIA34 count = 282
Initial. Via VIA45 count = 130
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  106  Alloctr  107  Proc 8539 

Congestion utilization per direction:
Average vertical track utilization   =  0.85 %
Peak    vertical track utilization   = 16.67 %
Average horizontal track utilization =  0.18 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  106  Alloctr  106  Proc 8539 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   63  Alloctr   64  Proc 8539 
Enabled deterministic mode of shield route TA for determinism.

Start track assignment

Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   27  Alloctr   28  Proc 8539 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 156 of 618


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   28  Proc 8539 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   28  Proc 8539 

Number of wires with overlap after iteration 1 = 111 of 485


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 7 		 VIA12: 3
Number of M3 wires: 159 		 VIA23: 13
Number of M4 wires: 207 		 VIA34: 380
Number of M5 wires: 109 		 VIA45: 222
Number of M6 wires: 2 		 VIA56: 4
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 485 		 vias: 622

Total M1 wire length: 0.2
Total M2 wire length: 4.0
Total M3 wire length: 140.2
Total M4 wire length: 70.6
Total M5 wire length: 231.0
Total M6 wire length: 0.8
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 446.9

Longest M1 wire length: 0.2
Longest M2 wire length: 0.8
Longest M3 wire length: 1.6
Longest M4 wire length: 1.1
Longest M5 wire length: 4.0
Longest M6 wire length: 0.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 8539 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used   38  Alloctr   39  Proc 8539 
Total number of nets = 1983, of which 0 are not extracted
Total number of open nets = 1979, of which 1979 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clock_optZCTSNET_18 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_19 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_20 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_22 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_23 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_24 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clk_clock_gate_p1_reg as it is open. (ZRT-325)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Skipping antenna analysis for 7 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/48 Partitions, Violations =	2247
Routed	2/48 Partitions, Violations =	2213
Routed	3/48 Partitions, Violations =	2213
Routed	4/48 Partitions, Violations =	2084
Routed	5/48 Partitions, Violations =	2082
Routed	6/48 Partitions, Violations =	2039
Routed	7/48 Partitions, Violations =	2026
Routed	8/48 Partitions, Violations =	1986
Routed	9/48 Partitions, Violations =	1979
Routed	10/48 Partitions, Violations =	1951
Routed	11/48 Partitions, Violations =	1933
Routed	12/48 Partitions, Violations =	1846
Routed	13/48 Partitions, Violations =	1827
Routed	14/48 Partitions, Violations =	1800
Routed	15/48 Partitions, Violations =	1787
Routed	16/48 Partitions, Violations =	1771
Routed	17/48 Partitions, Violations =	1705
Routed	18/48 Partitions, Violations =	1474
Routed	19/48 Partitions, Violations =	1457
Routed	20/48 Partitions, Violations =	1461
Routed	21/48 Partitions, Violations =	1316
Routed	22/48 Partitions, Violations =	1259
Routed	23/48 Partitions, Violations =	1187
Routed	24/48 Partitions, Violations =	1129
Routed	25/48 Partitions, Violations =	1113
Routed	26/48 Partitions, Violations =	1113
Routed	27/48 Partitions, Violations =	1093
Routed	28/48 Partitions, Violations =	1070
Routed	29/48 Partitions, Violations =	1045
Routed	30/48 Partitions, Violations =	1003
Routed	31/48 Partitions, Violations =	1006
Routed	32/48 Partitions, Violations =	996
Routed	33/48 Partitions, Violations =	957
Routed	34/48 Partitions, Violations =	917
Routed	35/48 Partitions, Violations =	903
Routed	36/48 Partitions, Violations =	857
Routed	37/48 Partitions, Violations =	830
Routed	38/48 Partitions, Violations =	712
Routed	39/48 Partitions, Violations =	702
Routed	40/48 Partitions, Violations =	638
Routed	41/48 Partitions, Violations =	568
Routed	42/48 Partitions, Violations =	404
Routed	43/48 Partitions, Violations =	313
Routed	44/48 Partitions, Violations =	228
Routed	45/48 Partitions, Violations =	192
Routed	46/48 Partitions, Violations =	93
Routed	47/48 Partitions, Violations =	53
Routed	48/48 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Needs fat contact on extension : 4

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 8539 

End DR iteration 0 with 48 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Needs fat contact on extension : 2

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 1] Total (MB): Used   99  Alloctr  100  Proc 8539 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 2] Total (MB): Used   99  Alloctr  100  Proc 8539 

End DR iteration 2 with 1 parts

Incremental DRC patching:
	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:01 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Shield Detailed Routing] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[End Shield Detailed Routing] Total (MB): Used   27  Alloctr   28  Proc 8539 

Shielding finished with 1979 open nets, of which 1979 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    5492 micron
Total Number of Contacts =             1330
Total Number of Wires =                1804
Total Number of PtConns =              403
Total Number of Routed Wires =       924
Total Routed Wire Length =           2517 micron
Total Number of Routed Contacts =       859
	Layer                M1 :         41 micron
	Layer                M2 :        767 micron
	Layer                M3 :        190 micron
	Layer                M4 :       1518 micron
	Layer                M5 :          0 micron
	Layer                M6 :          0 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          0
	Via               VIA45 :          0
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :        308
	Via          VIA34(rot) :          8
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :        263
	Via          VIA23(rot) :         11
	Via   FATVIA23(rot)_1x2 :          0
	Via        FATVIA23_1x2 :          0
	Via               VIA12 :        259
	Via          VIA12(rot) :          2
	Via   FATVIA12(rot)_1x2 :          8
	Via   FATVIA12_2x2(rot) :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 16.47% (219 / 1330 vias)
 
    Layer VIA1       =  3.69% (10     / 271     vias)
        Weight 1     =  3.69% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.31% (261     vias)
    Layer VIA2       =  1.77% (5      / 282     vias)
        Weight 1     =  1.77% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.23% (277     vias)
    Layer VIA3       = 32.05% (191    / 596     vias)
        Weight 1     = 32.05% (191     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 67.95% (405     vias)
    Layer VIA4       =  7.34% (13     / 177     vias)
        Weight 1     =  7.34% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 92.66% (164     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    = 16.47% (219 / 1330 vias)
 
    Layer VIA1       =  3.69% (10     / 271     vias)
    Layer VIA2       =  1.77% (5      / 282     vias)
    Layer VIA3       = 32.05% (191    / 596     vias)
    Layer VIA4       =  7.34% (13     / 177     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 16.47% (219 / 1330 vias)
 
    Layer VIA1       =  3.69% (10     / 271     vias)
        Weight 1     =  3.69% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.31% (261     vias)
    Layer VIA2       =  1.77% (5      / 282     vias)
        Weight 1     =  1.77% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.23% (277     vias)
    Layer VIA3       = 32.05% (191    / 596     vias)
        Weight 1     = 32.05% (191     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 67.95% (405     vias)
    Layer VIA4       =  7.34% (13     / 177     vias)
        Weight 1     =  7.34% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 92.66% (164     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total shielding edges - 954
Deleted 0 floating shielding edges
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used   38  Alloctr   39  Proc 8539 
Total number of nets = 1983, of which 0 are not extracted
Total number of open nets = 1979, of which 1979 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clock_optZCTSNET_18 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_19 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_20 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_22 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_23 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clock_optZCTSNET_24 as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net clk_clock_gate_p1_reg as it is open. (ZRT-325)
Skipping antenna analysis for 1 nets as they don't have enough gate area info.
Skipping antenna analysis for 7 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/51 Partitions, Violations =	1804
Routed	2/51 Partitions, Violations =	1767
Routed	3/51 Partitions, Violations =	1750
Routed	4/51 Partitions, Violations =	1731
Routed	5/51 Partitions, Violations =	1554
Routed	6/51 Partitions, Violations =	1554
Routed	7/51 Partitions, Violations =	1535
Routed	8/51 Partitions, Violations =	1530
Routed	9/51 Partitions, Violations =	1475
Routed	10/51 Partitions, Violations =	1451
Routed	11/51 Partitions, Violations =	1451
Routed	12/51 Partitions, Violations =	1417
Routed	13/51 Partitions, Violations =	1402
Routed	14/51 Partitions, Violations =	1402
Routed	15/51 Partitions, Violations =	1390
Routed	16/51 Partitions, Violations =	1351
Routed	17/51 Partitions, Violations =	1273
Routed	18/51 Partitions, Violations =	1243
Routed	19/51 Partitions, Violations =	1212
Routed	20/51 Partitions, Violations =	1202
Routed	21/51 Partitions, Violations =	1173
Routed	22/51 Partitions, Violations =	1149
Routed	23/51 Partitions, Violations =	1079
Routed	24/51 Partitions, Violations =	984
Routed	25/51 Partitions, Violations =	973
Routed	26/51 Partitions, Violations =	900
Routed	27/51 Partitions, Violations =	832
Routed	28/51 Partitions, Violations =	817
Routed	29/51 Partitions, Violations =	760
Routed	30/51 Partitions, Violations =	729
Routed	31/51 Partitions, Violations =	700
Routed	32/51 Partitions, Violations =	692
Routed	33/51 Partitions, Violations =	669
Routed	34/51 Partitions, Violations =	646
Routed	35/51 Partitions, Violations =	633
Routed	36/51 Partitions, Violations =	605
Routed	37/51 Partitions, Violations =	545
Routed	38/51 Partitions, Violations =	489
Routed	39/51 Partitions, Violations =	461
Routed	40/51 Partitions, Violations =	429
Routed	41/51 Partitions, Violations =	405
Routed	42/51 Partitions, Violations =	392
Routed	43/51 Partitions, Violations =	361
Routed	44/51 Partitions, Violations =	322
Routed	45/51 Partitions, Violations =	314
Routed	46/51 Partitions, Violations =	262
Routed	47/51 Partitions, Violations =	229
Routed	48/51 Partitions, Violations =	203
Routed	49/51 Partitions, Violations =	152
Routed	50/51 Partitions, Violations =	117
Routed	51/51 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 8539 

End DR iteration 0 with 51 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 1] Total (MB): Used   99  Alloctr  100  Proc 8539 

End DR iteration 1 with 0 parts

Incremental DRC patching:
	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[End Shield Detailed Routing] Total (MB): Used   27  Alloctr   28  Proc 8539 
Total shielding edges - 954
Deleted 0 floating shielding edges
Information: Shielded 96% side-wall of (clk) (ZRT-604)
Information: Shielded 99% side-wall of (clock_optZCTSNET_18) (ZRT-604)
Information: Shielded 97% side-wall of (clock_optZCTSNET_19) (ZRT-604)
Information: Shielded 98% side-wall of (clock_optZCTSNET_20) (ZRT-604)
Information: Shielded 97% side-wall of (clock_optZCTSNET_22) (ZRT-604)
Information: Shielded 99% side-wall of (clock_optZCTSNET_23) (ZRT-604)
Information: Shielded 98% side-wall of (clock_optZCTSNET_24) (ZRT-604)
Information: Shielded 98% side-wall of (clock_optZCTSNET_25) (ZRT-604)
Information: Shielded 99% side-wall of (clk_clock_gate_p1_reg) (ZRT-604)
Shielded 9 nets with average ratio as follows.
	1) 97.89%		(total shield ratio/number of shielded nets)
	2) 97.94%		(total shield length/total shielded net length)
Updating the database ...
[Shielding: End] Elapsed real time: 0:00:04 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Shielding: End] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[Shielding: End] Total (MB): Used    0  Alloctr    1  Proc 8539 
Information: The net parasitics of block top are cleared. (TIM-123)
#### ----- Connect PG nets ----- ####
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
#### ----- Analyze the design and generate reports ----- ####
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 70 total shapes.
Layer M2: cached 0 shapes out of 538 total shapes.
Cached 2400 vias out of 3934 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0266 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 85 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:06 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       1 |     1 |       1  ( 0.01%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       1 |     1 |       1  ( 0.02%) |       1

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:06 2025
****************************************
Utilization Ratio:			0.5178
Utilization options:
 - Area calculation based on:		site_row of block top/clock_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				13939.2000
Total Capacity Area:			13939.2000
Total Area of cells:			7218.0000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5178

0.5178
collect_reports clock_opt 
Collecting reports for clock_opt stage...
Reports are generated for clock_opt stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design top_lib:top/clock_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:54
  -   0 top/auto_floorplan.design May-25-01:56
  *>  0 top/clock_opt.design May-25-02:04 current
  -   0 top/final_floorplan.design May-25-01:56
  -   0 top/inital_syn.design May-25-01:54
  -   0 top/manual_floorplan.design May-25-01:56
  -   0 top/place_opt.design May-25-02:00
  -   0 top/rtl_read.design May-25-01:53
8
save_block
Information: Saving block 'top_lib:top/clock_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 1561.61 MB
Maximum memory usage for this session including child processes: 1561.61 MB
CPU usage for this session:    185 seconds (  0.05 hours)
Elapsed time for this session:    188 seconds (  0.05 hours)
Thank you for using Fusion Compiler.
