
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/utils_1/imports/synth_1/IR_Sensor.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/utils_1/imports/synth_1/IR_Sensor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.211 ; gain = 441.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/main.vhd:27]
INFO: [Synth 8-638] synthesizing module 'IR_Sensor' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/IR_Sensor.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'IR_Sensor' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/IR_Sensor.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Servo_interface' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/servo_inrterface.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sw_to_angle' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/convertidor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sw_to_angle' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/convertidor.vhd:10]
INFO: [Synth 8-638] synthesizing module 'angle_decoder' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/decode.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'angle_decoder' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/decode.vhd:31]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/compare.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'comparator' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/compare.vhd:32]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/count.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/count.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Servo_interface' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/servo_inrterface.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sensor_entrada' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/sensor_entrada.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sensor_entrada' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/sensor_entrada.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sensor_salida' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/sensor_salida.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sensor_salida' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/sensor_salida.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Counter7s' [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/Counter.vhd:19]
WARNING: [Synth 8-614] signal 'clk1' is read in the process but is not in the sensitivity list [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/Counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Counter7s' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/Counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/sources_1/new/main.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1430.543 ; gain = 549.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1430.543 ; gain = 549.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1430.543 ; gain = 549.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1430.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1472.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.559 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   25 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP A1/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator A1/decode/value0 is absorbed into DSP A1/decode/value0.
DSP Report: operator A1/decode/value1 is absorbed into DSP A1/decode/value0.
WARNING: [Synth 8-3917] design main has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port counter[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
 Sort Area is  A1/decode/value0_0 : 0 0 : 361 361 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 10     | 11     | 17     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1472.559 ; gain = 591.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|angle_decoder | C+A*B       | 7      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    14|
|3     |DSP48E1 |     1|
|4     |LUT1    |     2|
|5     |LUT2    |     5|
|6     |LUT3    |     4|
|7     |LUT4    |    26|
|8     |LUT6    |     8|
|9     |FDRE    |    55|
|10    |IBUF    |     5|
|11    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1480.559 ; gain = 557.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.559 ; gain = 599.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1488.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 4fc9017a
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.059 ; gain = 1002.277
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user2/Desktop/PROYECTO FINAL/PROYECTO FINAL.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 11:33:59 2024...
