<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Assaf Afriat - Verification Engineer</title>
    <style>
        * { margin: 0; padding: 0; box-sizing: border-box; }
        
        @page { size: letter; margin: 0; }
        
        body {
            font-family: 'Segoe UI', Tahoma, sans-serif;
            font-size: 11.5pt;
            line-height: 1.45;
            color: #2c3e50;
            background: #fff;
            width: 8.5in;
            min-height: 11in;
            margin: 0 auto;
            padding: 0.25in 0.65in 0.6in;
        }
        
        .header { text-align: center; border-bottom: 2px solid #2c3e50; padding-bottom: 8px; margin-bottom: 10px; }
        .name { font-size: 20pt; font-weight: 700; color: #1a252f; letter-spacing: 1px; }
        .title { font-size: 10pt; color: #27ae60; font-weight: 500; margin: 2px 0 4px 0; }
        .contact { font-size: 9pt; color: #555; }
        .contact a { color: #27ae60; text-decoration: none; }
        .contact span { margin: 0 6px; color: #bbb; }
        .github { font-size: 8.5pt; color: #27ae60; margin-top: 2px; }
        .github a { color: #27ae60; text-decoration: none; }
        
        .section { margin-bottom: 8px; }
        .section-title {
            font-size: 9pt; font-weight: 700; color: #1a252f; text-transform: uppercase;
            letter-spacing: 1px; border-bottom: 1px solid #27ae60; padding-bottom: 2px; margin-bottom: 6px;
        }
        
        .summary { font-size: 9pt; color: #444; text-align: justify; }
        
        .skills-grid { display: grid; grid-template-columns: 100px 1fr; gap: 3px 10px; font-size: 9pt; }
        .skill-category { font-weight: 600; color: #2c3e50; }
        .skill-items { color: #444; }
        
        .two-col { display: grid; grid-template-columns: 1fr 1fr; gap: 0 20px; }
        
        .edu-item { margin-bottom: 6px; }
        .edu-header { display: flex; justify-content: space-between; }
        .edu-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .edu-date { font-size: 8pt; color: #666; }
        .edu-school { font-style: italic; color: #555; font-size: 8pt; }
        
        .project { margin-bottom: 8px; }
        .project-header { display: flex; justify-content: space-between; }
        .project-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .project-date { font-size: 8pt; color: #666; }
        .project ul { margin-left: 14px; font-size: 8.5pt; }
        .project li { margin-bottom: 1px; color: #444; }
        .tech-tag { font-size: 8pt; color: #27ae60; margin-top: 2px; }
        .bugs { font-size: 8pt; color: #333; background: #e8f5e9; padding: 6px 10px; margin-top: 4px; border-left: 3px solid #27ae60; }
        .bugs strong { color: #1a252f; }
        .bug-item { margin-bottom: 4px; }
        .bug-title { font-weight: 600; color: #2c3e50; }
        .bug-detail { font-size: 7.5pt; margin-left: 8px; color: #555; }
        .metrics { font-size: 8pt; color: #555; background: #e8f5e9; padding: 3px 8px; margin-top: 2px; border-left: 2px solid #27ae60; }
        
        .exp-item { margin-bottom: 6px; }
        .exp-header { display: flex; justify-content: space-between; }
        .exp-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .exp-date { font-size: 8pt; color: #666; }
        .exp-company { font-style: italic; color: #555; font-size: 8pt; }
        .exp-item ul { margin-left: 14px; margin-top: 2px; font-size: 8.5pt; }
        .exp-item li { margin-bottom: 1px; color: #444; }
        
        .footer { display: flex; justify-content: space-between; font-size: 8pt; color: #555; padding-top: 6px; border-top: 1px solid #ddd; }
        
        @media print { 
            body { padding: 0.15in 0.45in 0.35in; }
        }
    </style>
</head>
<body>

<div class="header">
    <div class="name">ASSAF AFRIAT</div>
    <div class="title">Verification Engineer | UVM / SystemVerilog | Constrained-Random & Coverage-Driven Verification</div>
    <div class="contact">
        <a href="https://github.com/YOUR_USERNAME/CPM-Verification">GitHub</a><span>|</span><a href="https://linkedin.com/in/assaf-afriat">LinkedIn</a><span>|</span>050-7682344<span>|</span><a href="mailto:afriat.dev@gmail.com">afriat.dev@gmail.com</a>
    </div>
</div>

<div class="section">
    <div class="section-title">Summary</div>
    <div class="summary">
        Verification Engineer specializing in UVM-based constrained-random environments with strong emphasis on coverage closure, assertion-based verification, and RTL debug. Architected modular UVM infrastructures including RAL, reusable agents, and layered sequence architectures. Proven ability to identify critical RTL bugs through structured root cause analysis and protocol-level debug. Background in PLC-based state machine design reinforces deterministic logic thinking and systematic validation methodology.
    </div>
</div>

<div class="section">
    <div class="section-title">Technical Skills</div>
    <div class="skills-grid">
        <div class="skill-category">Verification</div>
        <div class="skill-items">UVM 1.1d, Constrained Random, Coverage-Driven Verification, Self-Checking Scoreboards, Reference Models</div>
        <div class="skill-category">UVM Features</div>
        <div class="skill-items">RAL (Register Abstraction Layer), Virtual Sequences, Factory Overrides, Callbacks, Functional Coverage</div>
        <div class="skill-category">Assertions</div>
        <div class="skill-items">SVA (Concurrent Assertions, Cover Properties, Bounded Liveness, Stability Checks)</div>
        <div class="skill-category">RTL & Debug</div>
        <div class="skill-items">RTL Reading, Waveform Analysis, Protocol-Level Debug, Multi-Clock / CDC Awareness</div>
        <div class="skill-category">Tools</div>
        <div class="skill-items">QuestaSim (Simulation, Coverage Analysis), Xilinx Vivado, Python, Git</div>
        <div class="skill-category">Methodology</div>
        <div class="skill-items">Coverage planning, constrained-random stimulus design, assertion-based verification, root cause analysis</div>
    </div>
</div>

<div class="section">
    <div class="section-title">Education</div>
    <div class="two-col">
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">Chip Design & Verification Certificate</div>
                <div class="edu-date">2026</div>
            </div>
            <div class="edu-school">Google & Reichman Tech School</div>
        </div>
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">B.Sc. Electrical & Computer Engineering</div>
                <div class="edu-date">2016 - 2021</div>
            </div>
            <div class="edu-school">Ben-Gurion University | VLSI Specialization</div>
        </div>
    </div>
</div>

<div class="section">
    <div class="section-title">Verification Projects</div>
    
    <div class="project">
        <div class="project-header">
            <div class="project-title">CPM Packet Modifier - UVM Verification Environment</div>
            <div class="project-date">2026</div>
        </div>
        <p style="font-size: 8.5pt; margin-bottom: 4px; color: #444;">Architected and owned complete UVM environment for 4-mode packet processing IP — ready for tape-out verification flow.</p>
        <ul>
            <li>Architected modular UVM testbench with reusable agents, RAL integration, and layered sequence architecture; self-checking scoreboard and transaction-level reference model; 100% match rate across 500+ transactions per run</li>
            <li>Implemented SVA assertions (input/output stability, bounded liveness); functional coverage with mode × opcode cross (64 bins)</li>
            <li>Designed 8-phase virtual sequence; factory overrides and callbacks for extensible infrastructure; Python GUI test runner</li>
            <li>Verification plan with sign-off criteria and traceable bug tracking; coverage-driven test design achieved functional closure</li>
        </ul>
        <div class="bugs">
            <strong>Critical RTL Bugs — Structured Debug Methodology:</strong>
            <div class="bug-item"><span class="bug-title">1. COUNT_OUT timing:</span> <span class="bug-detail">Root cause: register update misaligned with valid cycle. Reproduced via constrained sequence. Impact: incorrect packet count.</span></div>
            <div class="bug-item"><span class="bug-title">2. Output stability under backpressure:</span> <span class="bug-detail">Root cause: valid deasserted before consumer ready. Protocol analysis + stress test. Impact: undefined data sampling.</span></div>
            <div class="bug-item"><span class="bug-title">3. Configuration race:</span> <span class="bug-detail">Root cause: reg writes visible before pipeline flush. Directed + random config sequences. Impact: wrong mode on in-flight packets.</span></div>
        </div>
        <div class="metrics"><strong>Results:</strong> 100% functional coverage | 88.6% code coverage | 4 SVA assertions, 0 violations</div>
        <div class="tech-tag">Technologies: SystemVerilog, UVM, QuestaSim, SVA, RAL, Python</div>
    </div>
    
    <div class="project">
        <div class="project-header">
            <div class="project-title">UART SoC - Verification Support</div>
            <div class="project-date">2026</div>
        </div>
        <ul>
            <li>Verified multi-clock UART SoC data integrity under asynchronous clock domains; identified and resolved CDC synchronization issues via waveform-driven debug</li>
            <li>Created SystemVerilog testbenches and Python automation for serial communication testing</li>
        </ul>
        <div class="tech-tag">Technologies: SystemVerilog, Python, Xilinx Vivado</div>
    </div>
</div>

<div class="section">
    <div class="section-title">Experience</div>
    <div class="exp-item">
        <div class="exp-header">
            <div class="exp-title">System Validation & PLC Control Engineer / Project Manager</div>
            <div class="exp-date">2022 - Present</div>
        </div>
        <div class="exp-company">Contel</div>
        <ul>
            <li>Designed PLC-based control logic and finite state machines for industrial automation systems</li>
            <li>Developed HMI interfaces for real-time monitoring, fault handling, and system interaction</li>
            <li>Performed system-level validation including timing analysis, edge-case testing, and failure scenario simulation</li>
            <li>Conducted structured root cause analysis for field failures, improving system reliability and stability</li>
            <li>Defined validation plans and sign-off criteria; delivered multiple automation projects through controlled verification methodology</li>
        </ul>
    </div>
</div>

<div class="footer">
    <div><strong>Military:</strong> Engineer Corps, IDF (2009-2012)</div>
    <div><strong>Languages:</strong> Hebrew (Native) | English (Native Level)</div>
</div>

</body>
</html>
