verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/spi_slave_6.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_control_2.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v"
verilog work "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v"
