# Fri Apr 19 21:29:05 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v":9:7:9:25|Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v":9:7:9:25|Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v":9:7:9:19|Found compile point of type hard on View view:work.Communication(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Fri Apr 19 21:29:06 2024
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) unnecessary 
Mapping Top as a separate process
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v":9:7:9:19|Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary 
MCP Status: 1 jobs running

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Mapping Top level view:work.Top(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 214MB peak: 242MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|ROM decode_vector_14[10:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|Found ROM decode_vector_14[10:0] (in view: work.Command_Decoder(rtl)) with 23 words by 11 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 229MB peak: 242MB)

@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] 
Encoding state machine state_reg[0:3] (in view: work.Trigger_Main(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd":195:8:195:9|There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd":327:8:327:9|Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] 
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":401:8:401:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":401:8:401:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] 
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":531:8:531:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":482:8:482:9|Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":505:8:505:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":227:8:227:9|Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":897:8:897:9|Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":826:8:826:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":826:8:826:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":938:4:938:5|Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[23:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":800:8:800:9|Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] 
@N: MF179 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":231:15:231:37|Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController_2(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:5] (in view: work.RxMainLinkController_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxmainlinkcontroller.vhd":91:8:91:9|Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] 
Encoding state machine RxLaneControl_0.state_reg[0:5] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine RxLaneControl_0.state_reg[0:5] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":66:8:66:9|Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.work_transceiver_controller_rtl_2_1_g_NumberOfLanes(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":255:8:255:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":255:8:255:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":255:8:255:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":255:8:255:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":255:8:255:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.AnalyzInCirc_Controler_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] 
@N: MF135 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine Communication_Controler_0.state_reg[0:5] (in view: work.Communication(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[0:7] (in view: work.Communication(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd":392:8:392:9|Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd":356:8:356:9|Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] 
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: FX403 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd":28:11:28:16|Property "block_ram" or "no_rw_check" found for RAM memory[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd":28:11:28:16|RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":455:8:455:9|Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":387:8:387:9|Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":387:8:387:9|Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] 
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":631:8:631:9|Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_ID[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_ID[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_ID[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_ID[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_ID[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":430:8:430:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] 
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_Top(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":59:8:59:9|Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":59:8:59:9|Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] 

Starting factoring (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 376MB peak: 402MB)

Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))

Finished factoring (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 383MB peak: 402MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 529MB peak: 560MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:28s; Memory used current: 539MB peak: 560MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:11s; Memory used current: 544MB peak: 560MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:15s; CPU Time elapsed 0h:02m:15s; Memory used current: 544MB peak: 560MB)

@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":475:12:475:15|Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 23 words by 1 bit.

Finished preparing to map (Real Time elapsed 0h:02m:45s; CPU Time elapsed 0h:02m:44s; Memory used current: 552MB peak: 560MB)


Finished technology mapping (Real Time elapsed 0h:02m:52s; CPU Time elapsed 0h:02m:51s; Memory used current: 590MB peak: 643MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:56s		    -2.31ns		55451 /     22335
   2		0h:02m:58s		    -2.31ns		55290 /     22335

   3		0h:03m:04s		    -2.31ns		55290 /     22335


   4		0h:03m:07s		    -2.31ns		55290 /     22335
@N: FP130 |Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1201 
@N: FP130 |Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1202 
@N: FP130 |Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1203 
@N: FP130 |Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1204 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:21s; CPU Time elapsed 0h:03m:21s; Memory used current: 605MB peak: 647MB)


Finished restoring hierarchy (Real Time elapsed 0h:03m:25s; CPU Time elapsed 0h:03m:25s; Memory used current: 627MB peak: 647MB)


Finished mapping Top
Multiprocessing finished at : Fri Apr 19 21:32:36 2024
Multiprocessing took 0h:03m:29s realtime, 0h:00m:02s cputime

Summary of Compile Points :
*************************** 
Name                                               Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transciever_OneLane_inst_Transciever_OneLane_1     Unchanged     -                  Sat Apr 13 17:25:41 2024     Sat Apr 13 17:26:42 2024     0h:01m:00s     0h:01m:01s     No            
Transciever_OneLane_inst_Transciever_OneLane_0     Unchanged     -                  Sat Apr 13 17:25:41 2024     Sat Apr 13 17:26:42 2024     0h:01m:00s     0h:01m:01s     No            
Communication                                      Unchanged     -                  Tue Apr  9 13:00:32 2024     Tue Apr  9 13:00:41 2024     0h:00m:08s     0h:00m:08s     No            
Top                                                Remapped      Design changed     Fri Apr 19 21:29:09 2024     Fri Apr 19 21:32:35 2024     0h:03m:26s     0h:03m:26s     No            
==========================================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Communication\Communication.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transciever_OneLane_inst_Transciever_OneLane_0\Transciever_OneLane_inst_Transciever_OneLane_0.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transciever_OneLane_inst_Transciever_OneLane_1\Transciever_OneLane_inst_Transciever_OneLane_1.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:03m:30s; CPU Time elapsed 0h:00m:04s; Memory used current: 323MB peak: 332MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:34s; CPU Time elapsed 0h:00m:07s; Memory used current: 488MB peak: 488MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
7 non-gated/non-generated clock tree(s) driving 1317 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 33072 clock pin(s) of sequential element(s)
0 instances converted, 33072 sequential instances remain driven by gated/generated clocks

============================================================================================================================ Non-Gated/Non-Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                                                               Drive Element Type                   Fanout     Sample Instance                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       INBUF_DIFF_0_0                                                                                                INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                                                  
@K:CKID0009       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0010       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0011       FTDI_CLK                                                                                                      clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]                               
@K:CKID0012       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0013       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0014       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                                               clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                       
=========================================================================================================================================================================================================================================================================================
======================================================================================================================================================================================= Gated/Generated Clocks ========================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                               Drive Element Type                 Fanout     Sample Instance                                                                                                                  Explanation                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                31957      Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_12                                                                         No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                                                            No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0006       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                                                            clock definition on ICB_CLKDIV     2          Transceiver_Main_0.Synchronizer_0_2.Chain[0]                                                                                     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0007       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
@K:CKID0008       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
=======================================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:39s; CPU Time elapsed 0h:00m:12s; Memory used current: 155MB peak: 502MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:50s; CPU Time elapsed 0h:00m:23s; Memory used current: 455MB peak: 502MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:04m:12s; CPU Time elapsed 0h:00m:45s; Memory used current: 432MB peak: 502MB)


Finished Writing Netlists (Real Time elapsed 0h:04m:12s; CPU Time elapsed 0h:00m:45s; Memory used current: 432MB peak: 502MB)


Start final timing analysis (Real Time elapsed 0h:04m:16s; CPU Time elapsed 0h:00m:49s; Memory used current: 421MB peak: 502MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns 
@N: MT615 |Found clock FTDI_CLK with period 8.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock Top|N_6_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_6.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.N_3.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_3.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Apr 19 21:33:23 2024
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.327

                                                                                                                       Requested     Estimated      Requested     Estimated                Clock                                                                    Clock                
Starting Clock                                                                                                         Frequency     Frequency      Period        Period        Slack      Type                                                                     Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                               40.0 MHz      17.2 MHz       25.000        58.172        -1.327     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                    160.0 MHz     NA             6.250         NA            NA         declared                                                                 default_clkgroup     
FTDI_CLK                                                                                                               125.0 MHz     255.6 MHz      8.000         3.912         4.088      declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     152.4 MHz      10.000        6.561         2.580      inferred                                                                 Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                        100.0 MHz     271.4 MHz      10.000        3.685         6.315      inferred                                                                 Inferred_clkgroup_0_2
Top|N_6_inferred_clock                                                                                                 100.0 MHz     2974.4 MHz     10.000        0.336         9.664      inferred                                                                 Inferred_clkgroup_0_3
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        3.421      declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        -0.387     declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        3.421      declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        -0.387     declared                                                                 default_clkgroup     
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                               100.0 MHz     NA             10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_5
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                               100.0 MHz     NA             10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_4
System                                                                                                                 100.0 MHz     925.9 MHz      10.000        1.080         8.920      system                                                                   system_clkgroup      
=========================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT116 |Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  



Clock Relationships
*******************

Clocks                                                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                                            Ending                                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                              System                                                                                                              |  10.000      8.920   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  25.000      22.907  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      8.729   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       4.098   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  1.000       -0.387  |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       7.658   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  8.000       3.421   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       4.098   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  1.000       -0.387  |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       7.658   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  8.000       3.421   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                            FTDI_CLK                                                                                                            |  8.000       4.088   |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            System                                                                                                              |  25.000      23.746  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  25.000      22.483  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     FTDI_CLK                                                                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      3.439   |  10.000      6.919  |  5.000       2.580  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Top|N_6_inferred_clock                                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     |  10.000      6.315   |  No paths    -      |  No paths    -      |  No paths    -    
Top|N_6_inferred_clock                                                                                              Top|N_6_inferred_clock                                                                                              |  10.000      9.664   |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                            Starting                                                                                                       Arrival           
Instance                                                                                                                                    Reference                                                    Type     Pin     Net                              Time        Slack 
                                                                                                                                            Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       Chain[1]                         0.218       -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqEn     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       I_XCVR_CORELANEMSTR_0_RQI[0]     0.201       23.004
=============================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                         Starting                                                                               Required           
Instance                                                                                                                                                 Reference                                                    Type     Pin     Net      Time         Slack 
                                                                                                                                                         Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]      Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]      Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
===================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                    Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                        Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                    Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                        Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                 SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                     Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                         Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]     SLE      ALn      In      -         2.327 r     -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                 SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                     Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                         Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]     SLE      ALn      In      -         2.327 r     -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                            SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                                                    Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.327 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FTDI_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                             Arrival          
Instance                                                                                                             Reference     Type     Pin     Net                   Time        Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                 FTDI_CLK      SLE      Q       state_reg[3]          0.218       4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[8]      0.201       4.194
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5]                                                 FTDI_CLK      SLE      Q       state_reg[5]          0.218       4.206
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[0]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[0]      0.201       4.211
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[9]      0.218       4.221
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[10]     0.218       4.286
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[1]      0.218       4.293
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[11]     0.218       4.318
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[3]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[3]      0.218       4.337
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[4]                                                 FTDI_CLK      SLE      Q       state_reg[4]          0.218       4.340
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                    Required          
Instance                                                                     Reference     Type     Pin     Net          Time         Slack
                                                                             Clock                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1     FTDI_CLK      SLE      D       re_pulse     8.000        4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[0]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[1]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[2]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[3]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[4]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[5]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[6]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[7]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[8]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      3.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.088

    Number of logic level(s):                3
    Starting point:                          Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3] / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1 / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                   SLE      Q        Out     0.218     0.218 r     -         
state_reg[3]                                                                                                           Net      -        -       0.883     -           40        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     D        In      -         1.101 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     Y        Out     0.363     1.464 r     -         
empty_r_RNIMB2N1_Y                                                                                                     Net      -        -       1.347     -           47        
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     A        In      -         2.811 r     -         
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     Y        Out     0.046     2.858 f     -         
RDATA_r4                                                                                                               Net      -        -       0.889     -           33        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     A        In      -         3.746 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     Y        Out     0.048     3.794 f     -         
re_pulse                                                                                                               Net      -        -       0.118     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1                                               SLE      D        In      -         3.912 f     -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.912 is 0.675(17.3%) logic and 3.237(82.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                                                            Arrival          
Instance                                                                   Reference                                                           Type     Pin     Net                            Time        Slack
                                                                           Clock                                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.580
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.580
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15                   PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff                            0.218       2.792
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[7]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[7]                    0.218       3.439
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[8]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[8]                    0.218       3.489
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[9]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[9]                    0.218       3.506
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[9]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[9]                    0.218       3.523
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[8]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[8]                    0.218       3.524
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[7]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[7]                    0.218       3.668
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_466_i      5.000        2.580
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_23_i       5.000        2.580
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_464_i      5.000        2.580
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_19_i       5.000        2.580
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.580

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                 Net      -        -       0.579     -           5         
Controler_0.SPI_LMX_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.797 r     -         
Controler_0.SPI_LMX_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.945 r     -         
receive_transmit_0_sqmuxa                                                  Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.492 r     -         
Controler_0.SPI_LMX_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.543 r     -         
un1_receive_transmit_0_sqmuxa_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer_RNO[0]                        CFG4     D        In      -         2.090 r     -         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer_RNO[0]                        CFG4     Y        Out     0.212     2.302 f     -         
N_23_i                                                                     Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]                            SLE      D        In      -         2.420 f     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 2.420 is 0.629(26.0%) logic and 1.791(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                         Starting                                                                                                       Arrival          
Instance                                                                                                                                                 Reference                                                           Type        Pin           Net              Time        Slack
                                                                                                                                                         Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
=========================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                                                           Required          
Instance                                                                                               Reference                                                           Type     Pin     Net           Time         Slack
                                                                                                       Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.315

    Number of logic level(s):                2
    Starting point:                          Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     RAM1K20     A_DOUT[0]     Out     3.023     3.023 r     -         
RDATA_int[0]                                                                                                                                             Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        C             In      -         3.147 r     -         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        Y             Out     0.148     3.295 r     -         
int_MEMRD_fwft_1[0]                                                                                                                                      Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        C             In      -         3.419 r     -         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        Y             Out     0.148     3.567 r     -         
dout_4[0]                                                                                                                                                Net         -             -       0.118     -           1         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                                                       SLE         D             In      -         3.685 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.685 is 3.319(90.1%) logic and 0.366(9.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Top|N_6_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                 Arrival          
Instance                    Reference                  Type     Pin     Net          Time        Slack
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     Top|N_6_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
======================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                 Required          
Instance                    Reference                  Type     Pin     Net          Time         Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[1]     Top|N_6_inferred_clock     SLE      D       Chain[0]     10.000       9.664
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Synchronizer_0.Chain[0] / Q
    Ending point:                            Synchronizer_0.Chain[1] / D
    The start point is clocked by            Top|N_6_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Top|N_6_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                    Net      -        -       0.118     -           1         
Synchronizer_0.Chain[1]     SLE      D        In      -         0.336 r     -         
======================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                                                                                                                                                       Arrival          
Instance                                                                                                      Reference                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                              Clock                                                                                                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       3.499
==============================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                      Starting                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                              Reference                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        7.197        3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        7.197        3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        7.197        3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        7.197        3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     7.197        3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     7.197        3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     7.197        3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     7.197        3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     7.197        3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       7.197        3.499
=================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.197

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.421

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin B_CLK

Instance / Net                                                                                                                                                                                                       Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                  Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                     Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                    Starting                                                                                                                                                                             Arrival           
Instance                                                                                                                                                                                            Reference                                                                                                              Type        Pin           Net                                 Time        Slack 
                                                                                                                                                                                                    Clock                                                                                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY                0.201       4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid                        0.218       4.157 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C13_0_EMPTY                0.218       4.234 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]                       3.023       4.315 
===========================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                        Starting                                                                                                                                                                    Required           
Instance                                                                                                                                                Reference                                                                                                              Type     Pin     Net                                 Time         Slack 
                                                                                                                                                        Clock                                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.000        -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.000        -0.166
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
=======================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.387

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                 Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                                            Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.166

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                 SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                                         Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     SLE      D        In      -         1.166 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.166 is 0.218(18.7%) logic and 0.948(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                                                                                                                                                       Arrival          
Instance                                                                                                      Reference                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                              Clock                                                                                                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       3.499
==============================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                      Starting                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                              Reference                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        7.197        3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        7.197        3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        7.197        3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        7.197        3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     7.197        3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     7.197        3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     7.197        3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     7.197        3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     7.197        3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       7.197        3.499
=================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.197

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.421

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin B_CLK

Instance / Net                                                                                                                                                                                                       Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                  Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                     Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                    Starting                                                                                                                                                                             Arrival           
Instance                                                                                                                                                                                            Reference                                                                                                              Type        Pin           Net                                 Time        Slack 
                                                                                                                                                                                                    Clock                                                                                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY                0.201       4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid                        0.218       4.157 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C13_0_EMPTY                0.218       4.234 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]                       3.023       4.315 
===========================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                        Starting                                                                                                                                                                    Required           
Instance                                                                                                                                                Reference                                                                                                              Type     Pin     Net                                 Time         Slack 
                                                                                                                                                        Clock                                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.000        -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.000        -0.166
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
=======================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.387

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                 Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                                            Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.166

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                 SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                                         Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     SLE      D        In      -         1.166 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.166 is 0.218(18.7%) logic and 0.948(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                       Starting                                                                                       Arrival           
Instance                                                                                                               Reference     Type                 Pin               Net                                       Time        Slack 
                                                                                                                       Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT                                                         System        INIT                 UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:04m:19s; CPU Time elapsed 0h:00m:52s; Memory used current: 430MB peak: 502MB)


Finished timing report (Real Time elapsed 0h:04m:19s; CPU Time elapsed 0h:00m:52s; Memory used current: 430MB peak: 502MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            6 uses
CLKINT          15 uses
CORELNKTMR_V    2 uses
DFN1            4 uses
ICB_CLKDIV      1 use
INIT            1 use
INV             18 uses
OR2             12 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             3 uses
RCLKINT         4 uses
TX_PLL          2 uses
XCVR_8B10B      2 uses
XCVR_APB_LINK_V2  2 uses
CFG1           172 uses
CFG2           22737 uses
CFG3           7273 uses
CFG4           45117 uses

Carry cells:
ARI1            4079 uses - used for arithmetic functions
ARI1            29825 uses - used for Wide-Mux implementation
Total ARI1      33904 uses


Sequential Cells: 
SLE            32511 uses
SLE_DEBUG      2 uses
Total SLE          32513 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 125
I/O primitives: 108
BIBUF          34 uses
INBUF          19 uses
INBUF_DIFF     2 uses
OUTBUF         43 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 19

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 933 of 952 (98%)

Total LUTs:    109203

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 33588; LUTs = 33588;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  32513 + 0 + 33588 + 0 = 66101;
Total number of LUTs after P&R:  109203 + 0 + 33588 + 0 = 142791;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:20s; CPU Time elapsed 0h:00m:53s; Memory used current: 90MB peak: 502MB)

Process took 0h:04m:20s realtime, 0h:00m:53s cputime
# Fri Apr 19 21:33:25 2024

###########################################################]
