{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701576336418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701576336418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:05:36 2023 " "Processing started: Sun Dec 03 12:05:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701576336418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701576336418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC " "Command: quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701576336418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1701576336590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "101detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 101detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 101Detector " "Found entity 1: 101Detector" {  } { { "101Detector.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "011detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 011detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 011Detector " "Found entity 1: 011Detector" {  } { { "011Detector.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/011Detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA1 " "Found entity 1: FA1" {  } { { "FA1.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/MUX4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datareg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataReg " "Found entity 1: DataReg" {  } { { "DataReg.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/DataReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wsc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wsc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WSC " "Found entity 1: WSC" {  } { { "WSC.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701576336621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WSC " "Elaborating entity \"WSC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 FA4:inst21 " "Elaborating entity \"FA4\" for hierarchy \"FA4:inst21\"" {  } { { "WSC.bdf" "inst21" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { -448 368 728 -352 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA1 FA4:inst21\|FA1:inst " "Elaborating entity \"FA1\" for hierarchy \"FA4:inst21\|FA1:inst\"" {  } { { "FA4.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA4.bdf" { { 184 160 256 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 FA4:inst21\|gnd_1:inst20 " "Elaborating entity \"gnd_1\" for hierarchy \"FA4:inst21\|gnd_1:inst20\"" {  } { { "FA4.bdf" "inst20" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA4.bdf" { { 288 704 776 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:inst1 " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:inst1\"" {  } { { "WSC.bdf" "inst1" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { -296 432 528 -200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/mux_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/mux_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/mux_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 MUX4:inst1\|mux_2:inst28 " "Elaborating entity \"mux_2\" for hierarchy \"MUX4:inst1\|mux_2:inst28\"" {  } { { "MUX4.bdf" "inst28" { Schematic "C:/altera/13.1/Lab2/Lab2_3/MUX4.bdf" { { 128 736 832 224 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "101Detector 101Detector:inst2 " "Elaborating entity \"101Detector\" for hierarchy \"101Detector:inst2\"" {  } { { "WSC.bdf" "inst2" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { 240 544 640 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 101Detector:inst2\|and_2:inst3 " "Elaborating entity \"and_2\" for hierarchy \"101Detector:inst2\|and_2:inst3\"" {  } { { "101Detector.bdf" "inst3" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { { 112 648 744 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/dff_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/dff_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/dff_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 101Detector:inst2\|DFF_1:inst " "Elaborating entity \"DFF_1\" for hierarchy \"101Detector:inst2\|DFF_1:inst\"" {  } { { "101Detector.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { { 72 200 296 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/or_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 101Detector:inst2\|or_3:inst4 " "Elaborating entity \"or_3\" for hierarchy \"101Detector:inst2\|or_3:inst4\"" {  } { { "101Detector.bdf" "inst4" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { { 216 184 280 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 101Detector:inst2\|and_3:inst5 " "Elaborating entity \"and_3\" for hierarchy \"101Detector:inst2\|and_3:inst5\"" {  } { { "101Detector.bdf" "inst5" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { { 360 88 184 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/not_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/not_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/not_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 101Detector:inst2\|not_1:inst2 " "Elaborating entity \"not_1\" for hierarchy \"101Detector:inst2\|not_1:inst2\"" {  } { { "101Detector.bdf" "inst2" { Schematic "C:/altera/13.1/Lab2/Lab2_3/101Detector.bdf" { { 264 -48 48 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "011Detector 011Detector:inst " "Elaborating entity \"011Detector\" for hierarchy \"011Detector:inst\"" {  } { { "WSC.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { 240 328 424 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 011Detector:inst\|or_2:inst6 " "Elaborating entity \"or_2\" for hierarchy \"011Detector:inst\|or_2:inst6\"" {  } { { "011Detector.bdf" "inst6" { Schematic "C:/altera/13.1/Lab2/Lab2_3/011Detector.bdf" { { 248 272 368 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/vcc_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/vcc_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vcc_1 " "Found entity 1: vcc_1" {  } { { "vcc_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/vcc_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701576336683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701576336683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vcc_1 vcc_1:inst9 " "Elaborating entity \"vcc_1\" for hierarchy \"vcc_1:inst9\"" {  } { { "WSC.bdf" "inst9" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { -16 -216 -120 16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataReg DataReg:inst23 " "Elaborating entity \"DataReg\" for hierarchy \"DataReg:inst23\"" {  } { { "WSC.bdf" "inst23" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { -728 408 712 -632 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst24 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst24\"" {  } { { "WSC.bdf" "inst24" { Schematic "C:/altera/13.1/Lab2/Lab2_3/WSC.bdf" { { -1008 88 272 -912 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701576336699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701576337090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701576337230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701576337230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701576337246 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701576337246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701576337246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701576337246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701576337261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:05:37 2023 " "Processing ended: Sun Dec 03 12:05:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701576337261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701576337261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701576337261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701576337261 ""}
