v 20060906 1
P 3500 10900 3200 10900 1 0 0
{
T 3300 10950 5 8 1 1 0 0 1
pinnumber=C4
T 3300 10850 5 8 0 1 0 2 1
pinseq=1
T 3150 10900 9 8 1 1 0 6 1
pinlabel=IO/ASDO
T 3150 10900 5 8 0 1 0 8 1
pintype=io
}
P 3500 10500 3200 10500 1 0 0
{
T 3300 10550 5 8 1 1 0 0 1
pinnumber=C3
T 3300 10450 5 8 0 1 0 2 1
pinseq=2
T 3150 10500 9 8 1 1 0 6 1
pinlabel=IO/_nCSO_
T 3150 10500 5 8 0 1 0 8 1
pintype=io
}
P 3500 10100 3200 10100 1 0 0
{
T 3300 10150 5 8 1 1 0 0 1
pinnumber=D3
T 3300 10050 5 8 0 1 0 2 1
pinseq=3
T 3150 10100 9 8 1 1 0 6 1
pinlabel=IO/LVDS26P/CRC\_ERROR
T 3150 10100 5 8 0 1 0 8 1
pintype=io
}
P 3500 9700 3200 9700 1 0 0
{
T 3300 9750 5 8 1 1 0 0 1
pinnumber=D4
T 3300 9650 5 8 0 1 0 2 1
pinseq=4
T 3150 9700 9 8 1 1 0 6 1
pinlabel=IO/_LVDS26N_/CLKUSR
T 3150 9700 5 8 0 1 0 8 1
pintype=io
}
P 100 10900 400 10900 1 0 0
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=D5
T 300 10850 5 8 0 1 0 8 1
pinseq=5
T 450 10900 9 8 1 1 0 0 1
pinlabel=IO/PLL3\_OUTP
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 100 10500 400 10500 1 0 0
{
T 300 10550 5 8 1 1 0 6 1
pinnumber=D6
T 300 10450 5 8 0 1 0 8 1
pinseq=6
T 450 10500 9 8 1 1 0 0 1
pinlabel=IO/_PLL3\_OUTN_
T 450 10500 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=E3
T 300 10050 5 8 0 1 0 8 1
pinseq=7
T 450 10100 9 8 1 1 0 0 1
pinlabel=IO/LVDS25P
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 100 9700 400 9700 1 0 0
{
T 300 9750 5 8 1 1 0 6 1
pinnumber=E4
T 300 9650 5 8 0 1 0 8 1
pinseq=8
T 450 9700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS25N_
T 450 9700 5 8 0 1 0 2 1
pintype=io
}
P 100 9300 400 9300 1 0 0
{
T 300 9350 5 8 1 1 0 6 1
pinnumber=C1
T 300 9250 5 8 0 1 0 8 1
pinseq=9
T 450 9300 9 8 1 1 0 0 1
pinlabel=IO/LVDS24P
T 450 9300 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=C2
T 300 8850 5 8 0 1 0 8 1
pinseq=10
T 450 8900 9 8 1 1 0 0 1
pinlabel=IO/_LVDS24N_
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=F4
T 300 8450 5 8 0 1 0 8 1
pinseq=11
T 450 8500 9 8 1 1 0 0 1
pinlabel=IO/VREFB2N0
T 450 8500 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=G6
T 300 8050 5 8 0 1 0 8 1
pinseq=12
T 450 8100 9 8 1 1 0 0 1
pinlabel=IO/LVDS23P
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=G5
T 300 7650 5 8 0 1 0 8 1
pinseq=13
T 450 7700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS23N_
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=F3
T 300 7250 5 8 0 1 0 8 1
pinseq=14
T 450 7300 9 8 1 1 0 0 1
pinlabel=IO
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=D1
T 300 6850 5 8 0 1 0 8 1
pinseq=15
T 450 6900 9 8 1 1 0 0 1
pinlabel=IO/LVDS22P
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=D2
T 300 6450 5 8 0 1 0 8 1
pinseq=16
T 450 6500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS22N_
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=G3
T 300 6050 5 8 0 1 0 8 1
pinseq=17
T 450 6100 9 8 1 1 0 0 1
pinlabel=IO/LVDS21P
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=H4
T 300 5650 5 8 0 1 0 8 1
pinseq=18
T 450 5700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS21N_
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=H5
T 300 5250 5 8 0 1 0 8 1
pinseq=19
T 450 5300 9 8 1 1 0 0 1
pinlabel=IO/LVDS20P
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=H6
T 300 4850 5 8 0 1 0 8 1
pinseq=20
T 450 4900 9 8 1 1 0 0 1
pinlabel=IO/_LVDS20N_
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=E1
T 300 4450 5 8 0 1 0 8 1
pinseq=21
T 450 4500 9 8 1 1 0 0 1
pinlabel=IO/LVDS19P
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=E2
T 300 4050 5 8 0 1 0 8 1
pinseq=22
T 450 4100 9 8 1 1 0 0 1
pinlabel=IO/_LVDS19N_
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=F1
T 300 3650 5 8 0 1 0 8 1
pinseq=23
T 450 3700 9 8 1 1 0 0 1
pinlabel=IO/LVDS18P
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=F2
T 300 3250 5 8 0 1 0 8 1
pinseq=24
T 450 3300 9 8 1 1 0 0 1
pinlabel=IO/_LVDS18N_
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=H1
T 300 2850 5 8 0 1 0 8 1
pinseq=25
T 450 2900 9 8 1 1 0 0 1
pinlabel=IO/LVDS17P
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=H2
T 300 2450 5 8 0 1 0 8 1
pinseq=26
T 450 2500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS17N_
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=L8
T 300 2050 5 8 0 1 0 8 1
pinseq=27
T 450 2100 9 8 1 1 0 0 1
pinlabel=IO
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=H3
T 300 1650 5 8 0 1 0 8 1
pinseq=28
T 450 1700 9 8 1 1 0 0 1
pinlabel=IO/VREFB2N1
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=J4
T 300 1250 5 8 0 1 0 8 1
pinseq=29
T 450 1300 9 8 1 1 0 0 1
pinlabel=IO
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=J1
T 300 850 5 8 0 1 0 8 1
pinseq=30
T 450 900 9 8 1 1 0 0 1
pinlabel=IO/LVDS16P
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=J2
T 300 450 5 8 0 1 0 8 1
pinseq=31
T 450 500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS16N_
T 450 500 5 8 0 1 0 2 1
pintype=io
}
P 3500 9300 3200 9300 1 0 0
{
T 3300 9350 5 8 1 1 0 0 1
pinnumber=L1
T 3300 9250 5 8 0 1 0 2 1
pinseq=32
T 3075 9300 9 8 1 1 0 6 1
pinlabel=CLK0/LVDSCLK0P
T 3075 9300 5 8 0 1 0 8 1
pintype=clk
}
L 3100 9300 3200 9225 3 0 0 0 -1 -1
L 3100 9300 3200 9375 3 0 0 0 -1 -1
P 3500 8900 3200 8900 1 0 0
{
T 3300 8950 5 8 1 1 0 0 1
pinnumber=L2
T 3300 8850 5 8 0 1 0 2 1
pinseq=33
T 3075 8900 9 8 1 1 0 6 1
pinlabel=CLK1/_LVDSCLK0N_
T 3075 8900 5 8 0 1 0 8 1
pintype=clk
}
L 3100 8900 3200 8825 3 0 0 0 -1 -1
L 3100 8900 3200 8975 3 0 0 0 -1 -1
B 400 100 2800 11200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3200 11400 8 10 1 1 0 6 1
refdes=U?
T 400 11400 9 10 1 0 0 0 1
EP2C20-F484-IO2
T 400 11600 5 10 0 0 0 0 1
device=EP2C20-F484
T 400 11800 5 10 0 0 0 0 1
footprint=FG484
T 400 12000 5 10 0 0 0 0 1
author=mettus
T 400 12200 5 10 0 0 0 0 1
documentation=http://www.altera.com
T 400 12400 5 10 0 0 0 0 1
description=EP2C20 Cyclone II FPGA
T 400 12600 5 10 0 0 0 0 1
numslots=0
