[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678890",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678890",
        "articleTitle": "A VLSI inner product macrocell",
        "volume": "6",
        "issue": "2",
        "startPage": "292",
        "endPage": "298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274197700,
                "preferredName": "L. Breveglieri",
                "firstName": "L.",
                "lastName": "Breveglieri"
            },
            {
                "id": 37348906200,
                "preferredName": "L. Dadda",
                "firstName": "L.",
                "lastName": "Dadda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678857",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678857",
        "articleTitle": "FPGA '97: 1997 ACM/SIGDA International Symposium on Field Programmable Gate Arrays",
        "volume": "6",
        "issue": "2",
        "startPage": null,
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.678859",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678859",
        "articleTitle": "IEEE International Conference on innovative Systems in Silicon (ISIS '96)",
        "volume": "6",
        "issue": "2",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711317",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711317",
        "articleTitle": "Wave-pipelining: a tutorial and research survey",
        "volume": "6",
        "issue": "3",
        "startPage": "464",
        "endPage": "474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273906500,
                "preferredName": "W.P. Burleson",
                "firstName": "W.P.",
                "lastName": "Burleson"
            },
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            },
            {
                "id": 37373310600,
                "preferredName": "F. Klass",
                "firstName": "F.",
                "lastName": "Klass"
            },
            {
                "id": 37279763700,
                "preferredName": "W. Liu",
                "firstName": "W.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678870",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678870",
        "articleTitle": "Low overhead fault-tolerant FPGA systems",
        "volume": "6",
        "issue": "2",
        "startPage": "212",
        "endPage": "221",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274887900,
                "preferredName": "J. Lach",
                "firstName": "J.",
                "lastName": "Lach"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736129",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736129",
        "articleTitle": "Working-zone encoding for reducing the energy in microprocessor address buses",
        "volume": "6",
        "issue": "4",
        "startPage": "568",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37354434600,
                "preferredName": "E. Musoll",
                "firstName": "E.",
                "lastName": "Musoll"
            },
            {
                "id": 37284101800,
                "preferredName": "T. Lang",
                "firstName": "T.",
                "lastName": "Lang"
            },
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661252",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661252",
        "articleTitle": "Efficient semisystolic architectures for finite-field arithmetic",
        "volume": "6",
        "issue": "1",
        "startPage": "101",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37610807000,
                "preferredName": "S.K. Jain",
                "firstName": "S.K.",
                "lastName": "Jain"
            },
            {
                "id": 37332178200,
                "preferredName": "L. Song",
                "firstName": "L.",
                "lastName": "Song"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736128",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736128",
        "articleTitle": "Modeling and comparing CMOS implementations of the C-element",
        "volume": "6",
        "issue": "4",
        "startPage": "563",
        "endPage": "567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272816600,
                "preferredName": "M. Shams",
                "firstName": "M.",
                "lastName": "Shams"
            },
            {
                "id": 37298967600,
                "preferredName": "J.C. Ebergen",
                "firstName": "J.C.",
                "lastName": "Ebergen"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711312",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711312",
        "articleTitle": "On chip testing data converters using static parameters",
        "volume": "6",
        "issue": "3",
        "startPage": "409",
        "endPage": "419",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266713900,
                "preferredName": "K. Arabi",
                "firstName": "K.",
                "lastName": "Arabi"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            },
            {
                "id": 37276702600,
                "preferredName": "M. Sawan",
                "firstName": "M.",
                "lastName": "Sawan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678891",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678891",
        "articleTitle": "Energy optimization of multilevel cache architectures for RISC and CISC processors",
        "volume": "6",
        "issue": "2",
        "startPage": "299",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37349786100,
                "preferredName": "U. Ko",
                "firstName": "U.",
                "lastName": "Ko"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            },
            {
                "id": 37295798500,
                "preferredName": "A.K. Nanda",
                "firstName": "A.K.",
                "lastName": "Nanda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736138",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736138",
        "articleTitle": "The design and verification of a high-performance low-control-overhead asynchronous differential equation solver",
        "volume": "6",
        "issue": "4",
        "startPage": "643",
        "endPage": "655",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            },
            {
                "id": 37373950700,
                "preferredName": "V. Vakilotojar",
                "firstName": "V.",
                "lastName": "Vakilotojar"
            },
            {
                "id": 37371647500,
                "preferredName": "A.E. Dooply",
                "firstName": "A.E.",
                "lastName": "Dooply"
            },
            {
                "id": 37348732800,
                "preferredName": "J. Arceo",
                "firstName": "J.",
                "lastName": "Arceo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678867",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678867",
        "articleTitle": "The Transmogrifier-2: a 1 million gate rapid-prototyping system",
        "volume": "6",
        "issue": "2",
        "startPage": "188",
        "endPage": "198",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273187500,
                "preferredName": "D.M. Lewis",
                "firstName": "D.M.",
                "lastName": "Lewis"
            },
            {
                "id": 38179758900,
                "preferredName": "D.R. Galloway",
                "firstName": "D.R.",
                "lastName": "Galloway"
            },
            {
                "id": 37281660100,
                "preferredName": "M. Van Ierssel",
                "firstName": "M.",
                "lastName": "Van Ierssel"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37266119000,
                "preferredName": "P. Chow",
                "firstName": "P.",
                "lastName": "Chow"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711306",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711306",
        "articleTitle": "VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration",
        "volume": "6",
        "issue": "3",
        "startPage": "346",
        "endPage": "353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277454500,
                "preferredName": "V.K. Jain",
                "firstName": "V.K.",
                "lastName": "Jain"
            },
            {
                "id": 37274037900,
                "preferredName": "S. Horiguchi",
                "firstName": "S.",
                "lastName": "Horiguchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736133",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736133",
        "articleTitle": "Synthesis of folded pipelined architectures for multirate DSP algorithms",
        "volume": "6",
        "issue": "4",
        "startPage": "595",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352467100,
                "preferredName": "T.C. Denk",
                "firstName": "T.C.",
                "lastName": "Denk"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661258",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661258",
        "articleTitle": "Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's",
        "volume": "6",
        "issue": "1",
        "startPage": "158",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351800000,
                "preferredName": "L.M. Guerra",
                "firstName": "L.M.",
                "lastName": "Guerra"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711315",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711315",
        "articleTitle": "Effect of the prefabricated routing track distribution on FPGA area-efficiency",
        "volume": "6",
        "issue": "3",
        "startPage": "445",
        "endPage": "456",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283817300,
                "preferredName": "V. Betz",
                "firstName": "V.",
                "lastName": "Betz"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736131",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736131",
        "articleTitle": "Robust RTL power macromodels",
        "volume": "6",
        "issue": "4",
        "startPage": "578",
        "endPage": "581",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274096900,
                "preferredName": "A. Bogliolo",
                "firstName": "A.",
                "lastName": "Bogliolo"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661241",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661241",
        "articleTitle": "A CORDIC processor for FFT computation and its implementation using gallium arsenide technology",
        "volume": "6",
        "issue": "1",
        "startPage": "18",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270386500,
                "preferredName": "R. Sarmiento",
                "firstName": "R.",
                "lastName": "Sarmiento"
            },
            {
                "id": 38319731500,
                "preferredName": "F. Tobajas",
                "firstName": "F.",
                "lastName": "Tobajas"
            },
            {
                "id": 37270386200,
                "preferredName": "V. de Armas",
                "firstName": "V.",
                "lastName": "de Armas"
            },
            {
                "id": 38317358600,
                "preferredName": "R. Esper-Chain",
                "firstName": "R.",
                "lastName": "Esper-Chain"
            },
            {
                "id": 37324120900,
                "preferredName": "J.F. Lopez",
                "firstName": "J.F.",
                "lastName": "Lopez"
            },
            {
                "id": 38274961200,
                "preferredName": "J.A. Montiel-Nelson",
                "firstName": "J.A.",
                "lastName": "Montiel-Nelson"
            },
            {
                "id": 37347336000,
                "preferredName": "A. Nunez",
                "firstName": "A.",
                "lastName": "Nunez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661261",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661261",
        "articleTitle": "Dynamic fault dictionaries and two-stage fault isolation",
        "volume": "6",
        "issue": "1",
        "startPage": "176",
        "endPage": "180",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37345802800,
                "preferredName": "P.G. Ryan",
                "firstName": "P.G.",
                "lastName": "Ryan"
            },
            {
                "id": 37087385435,
                "preferredName": "W. Kent Fuchs",
                "firstName": "W.",
                "lastName": "Kent Fuchs"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711318",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711318",
        "articleTitle": "Efficient VLSI for Lempel-Ziv compression in wireless data communication networks",
        "volume": "6",
        "issue": "3",
        "startPage": "475",
        "endPage": "483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087144959,
                "preferredName": "Bongjin Jung",
                "firstName": null,
                "lastName": "Bongjin Jung"
            },
            {
                "id": 37273906500,
                "preferredName": "W.P. Burleson",
                "firstName": "W.P.",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661245",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661245",
        "articleTitle": "Overview of complementary GaAs technology for high-speed VLSI circuits",
        "volume": "6",
        "issue": "1",
        "startPage": "47",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273730500,
                "preferredName": "R.B. Brown",
                "firstName": "R.B.",
                "lastName": "Brown"
            },
            {
                "id": 37352041700,
                "preferredName": "B. Bernhardt",
                "firstName": "B.",
                "lastName": "Bernhardt"
            },
            {
                "id": 37349301800,
                "preferredName": "M. LaMacchia",
                "firstName": "M.",
                "lastName": "LaMacchia"
            },
            {
                "id": 37294019800,
                "preferredName": "J. Abrokwah",
                "firstName": "J.",
                "lastName": "Abrokwah"
            },
            {
                "id": 37374204200,
                "preferredName": "P.N. Parakh",
                "firstName": "P.N.",
                "lastName": "Parakh"
            },
            {
                "id": 37447516500,
                "preferredName": "T.D. Basso",
                "firstName": "T.D.",
                "lastName": "Basso"
            },
            {
                "id": 37363553600,
                "preferredName": "S.M. Gold",
                "firstName": "S.M.",
                "lastName": "Gold"
            },
            {
                "id": 37448814500,
                "preferredName": "S. Stetson",
                "firstName": "S.",
                "lastName": "Stetson"
            },
            {
                "id": 37327265400,
                "preferredName": "C.R. Gauthier",
                "firstName": "C.R.",
                "lastName": "Gauthier"
            },
            {
                "id": 37355347400,
                "preferredName": "D. Foster",
                "firstName": "D.",
                "lastName": "Foster"
            },
            {
                "id": 37349307100,
                "preferredName": "B. Crawforth",
                "firstName": "B.",
                "lastName": "Crawforth"
            },
            {
                "id": 37088786015,
                "preferredName": "T. McQuire",
                "firstName": "T.",
                "lastName": "McQuire"
            },
            {
                "id": 37267054100,
                "preferredName": "K. Sakallah",
                "firstName": "K.",
                "lastName": "Sakallah"
            },
            {
                "id": 37374723200,
                "preferredName": "R.J. Lomax",
                "firstName": "R.J.",
                "lastName": "Lomax"
            },
            {
                "id": 37267150400,
                "preferredName": "T.N. Mudge",
                "firstName": "T.N.",
                "lastName": "Mudge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711307",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711307",
        "articleTitle": "Computing support-minimal subfunctions during functional decomposition",
        "volume": "6",
        "issue": "3",
        "startPage": "354",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355129000,
                "preferredName": "C. Legl",
                "firstName": "C.",
                "lastName": "Legl"
            },
            {
                "id": 37355228900,
                "preferredName": "B. Wurth",
                "firstName": "B.",
                "lastName": "Wurth"
            },
            {
                "id": 37355121600,
                "preferredName": "K. Eckl",
                "firstName": "K.",
                "lastName": "Eckl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678893",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678893",
        "articleTitle": "Zero-aliasing space compaction of test responses using multiple parity signatures",
        "volume": "6",
        "issue": "2",
        "startPage": "309",
        "endPage": "313",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678876",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678876",
        "articleTitle": "Some experiments about wave pipelining on FPGA's",
        "volume": "6",
        "issue": "2",
        "startPage": "232",
        "endPage": "237",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284001600,
                "preferredName": "E.I. Boemo",
                "firstName": "E.I.",
                "lastName": "Boemo"
            },
            {
                "id": 38274613100,
                "preferredName": "S. Lopez-Buedo",
                "firstName": "S.",
                "lastName": "Lopez-Buedo"
            },
            {
                "id": 37283998300,
                "preferredName": "J.M. Meneses",
                "firstName": "J.M.",
                "lastName": "Meneses"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661259",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661259",
        "articleTitle": "Accurate area and delay estimation from RTL descriptions",
        "volume": "6",
        "issue": "1",
        "startPage": "168",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37380608200,
                "preferredName": "A. Srinivasan",
                "firstName": "A.",
                "lastName": "Srinivasan"
            },
            {
                "id": 37087561304,
                "preferredName": "G.D. Huber",
                "firstName": "G.D.",
                "lastName": "Huber"
            },
            {
                "id": 37352306600,
                "preferredName": "D.P. LaPotin",
                "firstName": "D.P.",
                "lastName": "LaPotin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661260",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661260",
        "articleTitle": "A novel design of a two operand normalization circuit",
        "volume": "6",
        "issue": "1",
        "startPage": "173",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37324550600,
                "preferredName": "E. Antelo",
                "firstName": "E.",
                "lastName": "Antelo"
            },
            {
                "id": 37299964800,
                "preferredName": "M. Boo",
                "firstName": "M.",
                "lastName": "Boo"
            },
            {
                "id": 37265870900,
                "preferredName": "J.D. Bruguera",
                "firstName": "J.D.",
                "lastName": "Bruguera"
            },
            {
                "id": 37281859900,
                "preferredName": "E.L. Zapata",
                "firstName": "E.L.",
                "lastName": "Zapata"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711309",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711309",
        "articleTitle": "High-speed CMOS switch designs for free-space optoelectronic MIN's",
        "volume": "6",
        "issue": "3",
        "startPage": "372",
        "endPage": "386",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370228400,
                "preferredName": "O. Kibar",
                "firstName": "O.",
                "lastName": "Kibar"
            },
            {
                "id": 37337452900,
                "preferredName": "P.J. Marchand",
                "firstName": "P.J.",
                "lastName": "Marchand"
            },
            {
                "id": 37321038300,
                "preferredName": "S.C. Esener",
                "firstName": "S.C.",
                "lastName": "Esener"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736144",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736144",
        "articleTitle": "Algorithm-based low-power transform coding architectures: the multirate approach",
        "volume": "6",
        "issue": "4",
        "startPage": "707",
        "endPage": "718",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087200900,
                "preferredName": "An-Yeu Wu",
                "firstName": null,
                "lastName": "An-Yeu Wu"
            },
            {
                "id": 37278620900,
                "preferredName": "K.J. Ray Liu",
                "firstName": "K.J. Ray",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661247",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661247",
        "articleTitle": "Architectural optimization for low-power nonpipelined asynchronous systems",
        "volume": "6",
        "issue": "1",
        "startPage": "56",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37313153100,
                "preferredName": "L.A. Plana",
                "firstName": "L.A.",
                "lastName": "Plana"
            },
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661246",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661246",
        "articleTitle": "A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's",
        "volume": "6",
        "issue": "1",
        "startPage": "52",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37345479000,
                "preferredName": "P.M. Campbell",
                "firstName": "P.M.",
                "lastName": "Campbell"
            },
            {
                "id": 37298834800,
                "preferredName": "H.J. Greub",
                "firstName": "H.J.",
                "lastName": "Greub"
            },
            {
                "id": 37358357900,
                "preferredName": "A. Garg",
                "firstName": "A.",
                "lastName": "Garg"
            },
            {
                "id": 37088780528,
                "preferredName": "A. Steidl",
                "firstName": "A.",
                "lastName": "Steidl"
            },
            {
                "id": 37267448500,
                "preferredName": "S. Carlough",
                "firstName": "S.",
                "lastName": "Carlough"
            },
            {
                "id": 37267446100,
                "preferredName": "M. Ernest",
                "firstName": "M.",
                "lastName": "Ernest"
            },
            {
                "id": 37370694800,
                "preferredName": "R. Philhower",
                "firstName": "R.",
                "lastName": "Philhower"
            },
            {
                "id": 37341628900,
                "preferredName": "C. Maier",
                "firstName": "C.",
                "lastName": "Maier"
            },
            {
                "id": 37267443400,
                "preferredName": "R.P. Kraft",
                "firstName": "R.P.",
                "lastName": "Kraft"
            },
            {
                "id": 37275721700,
                "preferredName": "J.F. McDonald",
                "firstName": "J.F.",
                "lastName": "McDonald"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736130",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736130",
        "articleTitle": "LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family",
        "volume": "6",
        "issue": "4",
        "startPage": "573",
        "endPage": "577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285025700,
                "preferredName": "D. Somasekhar",
                "firstName": "D.",
                "lastName": "Somasekhar"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661249",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661249",
        "articleTitle": "Statistical estimation of average power dissipation using nonparametric techniques",
        "volume": "6",
        "issue": "1",
        "startPage": "65",
        "endPage": "73",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087163438,
                "preferredName": "Li-Pen Yuan",
                "firstName": null,
                "lastName": "Li-Pen Yuan"
            },
            {
                "id": 37087164324,
                "preferredName": "Chin-Chi Teng",
                "firstName": null,
                "lastName": "Chin-Chi Teng"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661240",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661240",
        "articleTitle": "Mixed signal integrated circuits based on GaAs HEMTs",
        "volume": "6",
        "issue": "1",
        "startPage": "6",
        "endPage": "17",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269510400,
                "preferredName": "A. Thiede",
                "firstName": "A.",
                "lastName": "Thiede"
            },
            {
                "id": 37088783332,
                "preferredName": "Zhi-Gong",
                "firstName": null,
                "lastName": "Zhi-Gong"
            },
            {
                "id": 37300898100,
                "preferredName": "M. Schlechtweg",
                "firstName": "M.",
                "lastName": "Schlechtweg"
            },
            {
                "id": 37275264600,
                "preferredName": "M. Lang",
                "firstName": "M.",
                "lastName": "Lang"
            },
            {
                "id": 37394046500,
                "preferredName": "P. Leber",
                "firstName": "P.",
                "lastName": "Leber"
            },
            {
                "id": 37087420917,
                "preferredName": "Zhihao Lao",
                "firstName": null,
                "lastName": "Zhihao Lao"
            },
            {
                "id": 37275274000,
                "preferredName": "U. Nowotny",
                "firstName": "U.",
                "lastName": "Nowotny"
            },
            {
                "id": 37300338800,
                "preferredName": "V. Hurm",
                "firstName": "V.",
                "lastName": "Hurm"
            },
            {
                "id": 38272470600,
                "preferredName": "M. Rieger-Motzer",
                "firstName": "M.",
                "lastName": "Rieger-Motzer"
            },
            {
                "id": 37328554200,
                "preferredName": "M. Ludwig",
                "firstName": "M.",
                "lastName": "Ludwig"
            },
            {
                "id": 37297742800,
                "preferredName": "M. Sedler",
                "firstName": "M.",
                "lastName": "Sedler"
            },
            {
                "id": 37280116100,
                "preferredName": "K. Kohler",
                "firstName": "K.",
                "lastName": "Kohler"
            },
            {
                "id": 37266207900,
                "preferredName": "W. Bronner",
                "firstName": "W.",
                "lastName": "Bronner"
            },
            {
                "id": 37371347900,
                "preferredName": "J. Hornung",
                "firstName": "J.",
                "lastName": "Hornung"
            },
            {
                "id": 37300339200,
                "preferredName": "A. Hulsmann",
                "firstName": "A.",
                "lastName": "Hulsmann"
            },
            {
                "id": 37272032200,
                "preferredName": "G. Kaufel",
                "firstName": "G.",
                "lastName": "Kaufel"
            },
            {
                "id": 37294796200,
                "preferredName": "B. Raynor",
                "firstName": "B.",
                "lastName": "Raynor"
            },
            {
                "id": 37293368600,
                "preferredName": "J. Schneider",
                "firstName": "J.",
                "lastName": "Schneider"
            },
            {
                "id": 37371346100,
                "preferredName": "T. Jakobus",
                "firstName": "T.",
                "lastName": "Jakobus"
            },
            {
                "id": 37299697400,
                "preferredName": "J. Schroth",
                "firstName": "J.",
                "lastName": "Schroth"
            },
            {
                "id": 37275043400,
                "preferredName": "M. Berroth",
                "firstName": "M.",
                "lastName": "Berroth"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711320",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711320",
        "articleTitle": "Low-power arithmetic for the processing of video signals",
        "volume": "6",
        "issue": "3",
        "startPage": "493",
        "endPage": "497",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089059119,
                "preferredName": "M. Winzker",
                "firstName": "M.",
                "lastName": "Winzker"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661257",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661257",
        "articleTitle": "A dynamically reconfigurable interconnect for array processors",
        "volume": "6",
        "issue": "1",
        "startPage": "150",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266694600,
                "preferredName": "L.K. John",
                "firstName": "L.K.",
                "lastName": "John"
            },
            {
                "id": 37282444400,
                "preferredName": "E. John",
                "firstName": "E.",
                "lastName": "John"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736137",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736137",
        "articleTitle": "On circuit clustering for area/delay tradeoff under capacity and pin constraints",
        "volume": "6",
        "issue": "4",
        "startPage": "634",
        "endPage": "642",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087259471,
                "preferredName": "Juinn-Dar Huang",
                "firstName": null,
                "lastName": "Juinn-Dar Huang"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            },
            {
                "id": 37087170223,
                "preferredName": "Wen-Zen Shen",
                "firstName": null,
                "lastName": "Wen-Zen Shen"
            },
            {
                "id": 37087965364,
                "preferredName": "Hsien-Ho Chuang",
                "firstName": null,
                "lastName": "Hsien-Ho Chuang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711319",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711319",
        "articleTitle": "Efficient statistical approach to estimate power considering uncertain properties of primary inputs",
        "volume": "6",
        "issue": "3",
        "startPage": "484",
        "endPage": "492",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087310636,
                "preferredName": "Zhanping Chen",
                "firstName": null,
                "lastName": "Zhanping Chen"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37087149417,
                "preferredName": "Tan-Li Chou",
                "firstName": null,
                "lastName": "Tan-Li Chou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711321",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711321",
        "articleTitle": "Routability improvement using dynamic interconnect architecture",
        "volume": "6",
        "issue": "3",
        "startPage": "498",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087248127,
                "preferredName": "Jianmin Li",
                "firstName": null,
                "lastName": "Jianmin Li"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661253",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661253",
        "articleTitle": "On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard",
        "volume": "6",
        "issue": "1",
        "startPage": "114",
        "endPage": "121",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37369991900,
                "preferredName": "M. Aberbour",
                "firstName": "M.",
                "lastName": "Aberbour"
            },
            {
                "id": 37349224600,
                "preferredName": "A. Houelle",
                "firstName": "A.",
                "lastName": "Houelle"
            },
            {
                "id": 37284092100,
                "preferredName": "H. Mehrez",
                "firstName": "H.",
                "lastName": "Mehrez"
            },
            {
                "id": 37349222800,
                "preferredName": "N. Vaucher",
                "firstName": "N.",
                "lastName": "Vaucher"
            },
            {
                "id": 37350468700,
                "preferredName": "A. Guyot",
                "firstName": "A.",
                "lastName": "Guyot"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678889",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678889",
        "articleTitle": "A MIMD-based video signal processing architecture suitable for large area integration and a 16.6-cm/sup 2/ monolithic implementation",
        "volume": "6",
        "issue": "2",
        "startPage": "284",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38495497000,
                "preferredName": "K. Herrmann",
                "firstName": "K.",
                "lastName": "Herrmann"
            },
            {
                "id": 37354584500,
                "preferredName": "J. Otterstedt",
                "firstName": "J.",
                "lastName": "Otterstedt"
            },
            {
                "id": 37357490100,
                "preferredName": "H. Jeschke",
                "firstName": "H.",
                "lastName": "Jeschke"
            },
            {
                "id": 37354531600,
                "preferredName": "M. Kuboschek",
                "firstName": "M.",
                "lastName": "Kuboschek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711323",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711323",
        "articleTitle": "Testability analysis and behavioral testing of the Hopfield neural paradigm",
        "volume": "6",
        "issue": "3",
        "startPage": "507",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279180000,
                "preferredName": "C. Alippi",
                "firstName": "C.",
                "lastName": "Alippi"
            },
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37274535900,
                "preferredName": "V. Piuri",
                "firstName": "V.",
                "lastName": "Piuri"
            },
            {
                "id": 37267187400,
                "preferredName": "M. Sami",
                "firstName": "M.",
                "lastName": "Sami"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711316",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711316",
        "articleTitle": "Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers",
        "volume": "6",
        "issue": "3",
        "startPage": "457",
        "endPage": "463",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37345523100,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37354713900,
                "preferredName": "J. Willis",
                "firstName": "J.",
                "lastName": "Willis"
            },
            {
                "id": 37273687500,
                "preferredName": "L. Pileggi",
                "firstName": "L.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711322",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711322",
        "articleTitle": "Automatic generation of error control codes for computer applications",
        "volume": "6",
        "issue": "3",
        "startPage": "502",
        "endPage": "506",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37295776300,
                "preferredName": "C. Silvano",
                "firstName": "C.",
                "lastName": "Silvano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661243",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661243",
        "articleTitle": "Sampling phase detector using a resonant tunneling high electron mobility transistor for microwave phase-locked oscillators",
        "volume": "6",
        "issue": "1",
        "startPage": "39",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37297913000,
                "preferredName": "H. Okazaki",
                "firstName": "H.",
                "lastName": "Okazaki"
            },
            {
                "id": 37268280500,
                "preferredName": "T. Nakagawa",
                "firstName": "T.",
                "lastName": "Nakagawa"
            },
            {
                "id": 37266232400,
                "preferredName": "M. Muraguchi",
                "firstName": "M.",
                "lastName": "Muraguchi"
            },
            {
                "id": 37266201900,
                "preferredName": "H. Fukuyama",
                "firstName": "H.",
                "lastName": "Fukuyama"
            },
            {
                "id": 37267413700,
                "preferredName": "K. Maezawa",
                "firstName": "K.",
                "lastName": "Maezawa"
            },
            {
                "id": 37292391100,
                "preferredName": "M. Yamamoto",
                "firstName": "M.",
                "lastName": "Yamamoto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736142",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736142",
        "articleTitle": "Low-power and high-quality signal transmission baseband LSIC for personal communications",
        "volume": "6",
        "issue": "4",
        "startPage": "687",
        "endPage": "696",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280356300,
                "preferredName": "K. Kobayashi",
                "firstName": "K.",
                "lastName": "Kobayashi"
            },
            {
                "id": 37266418200,
                "preferredName": "S. Kubota",
                "firstName": "S.",
                "lastName": "Kubota"
            },
            {
                "id": 37342144500,
                "preferredName": "K. Enomoto",
                "firstName": "K.",
                "lastName": "Enomoto"
            },
            {
                "id": 37350943700,
                "preferredName": "K. Seki",
                "firstName": "K.",
                "lastName": "Seki"
            },
            {
                "id": 37356535700,
                "preferredName": "K. Kawazoe",
                "firstName": "K.",
                "lastName": "Kawazoe"
            },
            {
                "id": 37287066500,
                "preferredName": "T. Sakata",
                "firstName": "T.",
                "lastName": "Sakata"
            },
            {
                "id": 37345697300,
                "preferredName": "Y. Matsumoto",
                "firstName": "Y.",
                "lastName": "Matsumoto"
            },
            {
                "id": 37286895000,
                "preferredName": "T. Hattori",
                "firstName": "T.",
                "lastName": "Hattori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661244",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661244",
        "articleTitle": "A 150 mW 8:1 MUX and a 170 mW 1:8 DEMUX for 2.4 gb/s optical-fiber communication systems using n-AlGaAs/i-InGaAs HJFET's",
        "volume": "6",
        "issue": "1",
        "startPage": "43",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37287427400,
                "preferredName": "M. Fujii",
                "firstName": "M.",
                "lastName": "Fujii"
            },
            {
                "id": 37328501900,
                "preferredName": "K. Numata",
                "firstName": "K.",
                "lastName": "Numata"
            },
            {
                "id": 37273758900,
                "preferredName": "T. Maeda",
                "firstName": "T.",
                "lastName": "Maeda"
            },
            {
                "id": 37329418200,
                "preferredName": "M. Tokushima",
                "firstName": "M.",
                "lastName": "Tokushima"
            },
            {
                "id": 37275436600,
                "preferredName": "S. Wada",
                "firstName": "S.",
                "lastName": "Wada"
            },
            {
                "id": 37328243300,
                "preferredName": "M. Fukaishi",
                "firstName": "M.",
                "lastName": "Fukaishi"
            },
            {
                "id": 37348194600,
                "preferredName": "M. Ishikawa",
                "firstName": "M.",
                "lastName": "Ishikawa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736135",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736135",
        "articleTitle": "Redundancy revisited",
        "volume": "6",
        "issue": "4",
        "startPage": "620",
        "endPage": "624",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267256400,
                "preferredName": "J. Savir",
                "firstName": "J.",
                "lastName": "Savir"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.736122",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736122",
        "articleTitle": "Special Section on Low-Power Electronics and Design",
        "volume": "6",
        "issue": "4",
        "startPage": "518",
        "endPage": "519",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 597399749260011,
                "preferredName": "A. Chandrakasan",
                "firstName": "A.",
                "lastName": "Chandrakasan"
            },
            {
                "id": 812351731017236,
                "preferredName": "E.H.M. Sha",
                "firstName": "E.H.M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736124",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736124",
        "articleTitle": "Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings",
        "volume": "6",
        "issue": "4",
        "startPage": "529",
        "endPage": "537",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351824700,
                "preferredName": "S. Wuytack",
                "firstName": "S.",
                "lastName": "Wuytack"
            },
            {
                "id": 37089148620,
                "preferredName": "J.-P. Diguet",
                "firstName": "J.-P.",
                "lastName": "Diguet"
            },
            {
                "id": 37275971400,
                "preferredName": "F.V.M. Catthoor",
                "firstName": "F.V.M.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678888",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678888",
        "articleTitle": "Testing configurable LUT-based FPGA's",
        "volume": "6",
        "issue": "2",
        "startPage": "276",
        "endPage": "283",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087178934,
                "preferredName": "Wei Kang Huang",
                "firstName": null,
                "lastName": "Wei Kang Huang"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37087302253,
                "preferredName": "Xiao-Tao Chen",
                "firstName": null,
                "lastName": "Xiao-Tao Chen"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661251",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661251",
        "articleTitle": "SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design",
        "volume": "6",
        "issue": "1",
        "startPage": "84",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37087181493,
                "preferredName": "Jie Gong",
                "firstName": null,
                "lastName": "Jie Gong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711310",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711310",
        "articleTitle": "Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties",
        "volume": "6",
        "issue": "3",
        "startPage": "387",
        "endPage": "399",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37264971500,
                "preferredName": "D. Mange",
                "firstName": "D.",
                "lastName": "Mange"
            },
            {
                "id": 37277847900,
                "preferredName": "E. Sanchez",
                "firstName": "E.",
                "lastName": "Sanchez"
            },
            {
                "id": 37264970500,
                "preferredName": "A. Stauffer",
                "firstName": "A.",
                "lastName": "Stauffer"
            },
            {
                "id": 37264973600,
                "preferredName": "G. Tempesti",
                "firstName": "G.",
                "lastName": "Tempesti"
            },
            {
                "id": 37341340900,
                "preferredName": "P. Marchal",
                "firstName": "P.",
                "lastName": "Marchal"
            },
            {
                "id": 37276620100,
                "preferredName": "C. Piguet",
                "firstName": "C.",
                "lastName": "Piguet"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736127",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736127",
        "articleTitle": "Power optimization of core-based systems by address bus encoding",
        "volume": "6",
        "issue": "4",
        "startPage": "554",
        "endPage": "562",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37295829000,
                "preferredName": "S. Quer",
                "firstName": "S.",
                "lastName": "Quer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678873",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678873",
        "articleTitle": "FPGA routing and routability estimation via Boolean satisfiability",
        "volume": "6",
        "issue": "2",
        "startPage": "222",
        "endPage": "231",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088063801,
                "preferredName": "R.G. Wood",
                "firstName": "R.G.",
                "lastName": "Wood"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678880",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678880",
        "articleTitle": "Improving functional density using run-time circuit reconfiguration [FPGAs]",
        "volume": "6",
        "issue": "2",
        "startPage": "247",
        "endPage": "256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283898600,
                "preferredName": "M.J. Wirthlin",
                "firstName": "M.J.",
                "lastName": "Wirthlin"
            },
            {
                "id": 37283898200,
                "preferredName": "B.L. Hutchings",
                "firstName": "B.L.",
                "lastName": "Hutchings"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661255",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661255",
        "articleTitle": "Maximum power estimation for CMOS circuits using deterministic and statistical approaches",
        "volume": "6",
        "issue": "1",
        "startPage": "134",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087150640,
                "preferredName": "Chuan-Yu Wang",
                "firstName": null,
                "lastName": "Chuan-Yu Wang"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661250",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661250",
        "articleTitle": "Efficient retiming of large circuits",
        "volume": "6",
        "issue": "1",
        "startPage": "74",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37354617300,
                "preferredName": "N. Maheshwari",
                "firstName": "N.",
                "lastName": "Maheshwari"
            },
            {
                "id": 37276061900,
                "preferredName": "S. Sapatnekar",
                "firstName": "S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678887",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678887",
        "articleTitle": "Power estimation of embedded systems: a hardware/software codesign approach",
        "volume": "6",
        "issue": "2",
        "startPage": "266",
        "endPage": "275",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282132600,
                "preferredName": "W. Fornaciari",
                "firstName": "W.",
                "lastName": "Fornaciari"
            },
            {
                "id": 37297179000,
                "preferredName": "P. Gubian",
                "firstName": "P.",
                "lastName": "Gubian"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37295776300,
                "preferredName": "C. Silvano",
                "firstName": "C.",
                "lastName": "Silvano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736141",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736141",
        "articleTitle": "High-level address optimization and synthesis techniques for data-transfer-intensive applications",
        "volume": "6",
        "issue": "4",
        "startPage": "677",
        "endPage": "686",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275969500,
                "preferredName": "M.A. Miranda",
                "firstName": "M.A.",
                "lastName": "Miranda"
            },
            {
                "id": 37275971400,
                "preferredName": "F.V.M. Catthoor",
                "firstName": "F.V.M.",
                "lastName": "Catthoor"
            },
            {
                "id": 37358851100,
                "preferredName": "M. Janssen",
                "firstName": "M.",
                "lastName": "Janssen"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736132",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736132",
        "articleTitle": "ILP-based cost-optimal DSP synthesis with module selection and data format conversion",
        "volume": "6",
        "issue": "4",
        "startPage": "582",
        "endPage": "594",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278681300,
                "preferredName": "K. Ito",
                "firstName": "K.",
                "lastName": "Ito"
            },
            {
                "id": 37352324900,
                "preferredName": "L.E. Lucke",
                "firstName": "L.E.",
                "lastName": "Lucke"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736125",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736125",
        "articleTitle": "Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits",
        "volume": "6",
        "issue": "4",
        "startPage": "538",
        "endPage": "545",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327562000,
                "preferredName": "P. Pant",
                "firstName": "P.",
                "lastName": "Pant"
            },
            {
                "id": 37268283400,
                "preferredName": "V.K. De",
                "firstName": "V.K.",
                "lastName": "De"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736139",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736139",
        "articleTitle": "On-line fault detection for bus-based field programmable gate arrays",
        "volume": "6",
        "issue": "4",
        "startPage": "656",
        "endPage": "666",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282337200,
                "preferredName": "N.R. Shnidman",
                "firstName": "N.R.",
                "lastName": "Shnidman"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736126",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736126",
        "articleTitle": "Low-power realization of FIR filters on programmable DSPs",
        "volume": "6",
        "issue": "4",
        "startPage": "546",
        "endPage": "553",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37341869200,
                "preferredName": "M. Mehendale",
                "firstName": "M.",
                "lastName": "Mehendale"
            },
            {
                "id": 37352311400,
                "preferredName": "S.D. Sherlekar",
                "firstName": "S.D.",
                "lastName": "Sherlekar"
            },
            {
                "id": 37355292800,
                "preferredName": "G. Venkatesh",
                "firstName": "G.",
                "lastName": "Venkatesh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736136",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736136",
        "articleTitle": "Interleaving buffer insertion and transistor sizing into a single optimization",
        "volume": "6",
        "issue": "4",
        "startPage": "625",
        "endPage": "633",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087817573,
                "preferredName": "Yanbin Jiang",
                "firstName": null,
                "lastName": "Yanbin Jiang"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37355130000,
                "preferredName": "C. Bamji",
                "firstName": "C.",
                "lastName": "Bamji"
            },
            {
                "id": 37087269543,
                "preferredName": "Juho Kim",
                "firstName": null,
                "lastName": "Juho Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736134",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736134",
        "articleTitle": "Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits",
        "volume": "6",
        "issue": "4",
        "startPage": "608",
        "endPage": "619",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37350679600,
                "preferredName": "S. Bhatia",
                "firstName": "S.",
                "lastName": "Bhatia"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736145",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736145",
        "articleTitle": "Scheduling of uniform multidimensional systems under resource constraints",
        "volume": "6",
        "issue": "4",
        "startPage": "719",
        "endPage": "730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295940900,
                "preferredName": "N.L. Passos",
                "firstName": "N.L.",
                "lastName": "Passos"
            },
            {
                "id": 37087577335,
                "preferredName": "Edwin Hsing-Mean Sha",
                "firstName": null,
                "lastName": "Edwin Hsing-Mean Sha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678878",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678878",
        "articleTitle": "Signal processing at 250 MHz using high-performance FPGA's",
        "volume": "6",
        "issue": "2",
        "startPage": "238",
        "endPage": "246",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086978990,
                "preferredName": "B. Von Herzen",
                "firstName": "B.",
                "lastName": "Von Herzen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736123",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736123",
        "articleTitle": "Cycle-accurate macro-models for RT-level power analysis",
        "volume": "6",
        "issue": "4",
        "startPage": "520",
        "endPage": "528",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087172590,
                "preferredName": "Qing Wu",
                "firstName": null,
                "lastName": "Qing Wu"
            },
            {
                "id": 37087194286,
                "preferredName": "Qinru Qiu",
                "firstName": null,
                "lastName": "Qinru Qiu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37087174610,
                "preferredName": "Chih-Shun Ding",
                "firstName": null,
                "lastName": "Chih-Shun Ding"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678895",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678895",
        "articleTitle": "Time multiplexed color image processing based on a CNN with cell-state outputs",
        "volume": "6",
        "issue": "2",
        "startPage": "314",
        "endPage": "322",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087209463,
                "preferredName": "Lei Wang",
                "firstName": null,
                "lastName": "Lei Wang"
            },
            {
                "id": 37266910700,
                "preferredName": "J.P. De Gyvez",
                "firstName": "J.P.",
                "lastName": "De Gyvez"
            },
            {
                "id": 37269843200,
                "preferredName": "E. Sanchez-Sinencio",
                "firstName": "E.",
                "lastName": "Sanchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661242",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661242",
        "articleTitle": "The use of nanoelectronic devices in highly parallel computing systems",
        "volume": "6",
        "issue": "1",
        "startPage": "31",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370771100,
                "preferredName": "T.J. Fountain",
                "firstName": "T.J.",
                "lastName": "Fountain"
            },
            {
                "id": 37375252100,
                "preferredName": "M.J.B. Duff",
                "firstName": "M.J.B.",
                "lastName": "Duff"
            },
            {
                "id": 38180494200,
                "preferredName": "D.G. Crawley",
                "firstName": "D.G.",
                "lastName": "Crawley"
            },
            {
                "id": 37089695982,
                "preferredName": "C.D. Tomlinson",
                "firstName": "C.D.",
                "lastName": "Tomlinson"
            },
            {
                "id": 37087666693,
                "preferredName": "C.D. Moffat",
                "firstName": "C.D.",
                "lastName": "Moffat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661256",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661256",
        "articleTitle": "Minimizing the complexity of SRT tables",
        "volume": "6",
        "issue": "1",
        "startPage": "141",
        "endPage": "149",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352364500,
                "preferredName": "S.F. Oberman",
                "firstName": "S.F.",
                "lastName": "Oberman"
            },
            {
                "id": 37306152500,
                "preferredName": "M.J. Flynn",
                "firstName": "M.J.",
                "lastName": "Flynn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711311",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711311",
        "articleTitle": "Mesh routing topologies for multi-FPGA systems",
        "volume": "6",
        "issue": "3",
        "startPage": "400",
        "endPage": "408",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37283164000,
                "preferredName": "G. Borriello",
                "firstName": "G.",
                "lastName": "Borriello"
            },
            {
                "id": 37284732400,
                "preferredName": "C. Ebeling",
                "firstName": "C.",
                "lastName": "Ebeling"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736140",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736140",
        "articleTitle": "Efficient test-point selection for scan-based BIST",
        "volume": "6",
        "issue": "4",
        "startPage": "667",
        "endPage": "676",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087309458,
                "preferredName": "Huan-Chih Tsai",
                "firstName": null,
                "lastName": "Huan-Chih Tsai"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37087173910,
                "preferredName": "Chih-Jen Lin",
                "firstName": null,
                "lastName": "Chih-Jen Lin"
            },
            {
                "id": 37370270900,
                "preferredName": "S. Bhawmik",
                "firstName": "S.",
                "lastName": "Bhawmik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736143",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736143",
        "articleTitle": "Synthesis of area-efficient and high-throughput rate data format converters",
        "volume": "6",
        "issue": "4",
        "startPage": "697",
        "endPage": "706",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087455764,
                "preferredName": "Jongwoo Bae",
                "firstName": null,
                "lastName": "Jongwoo Bae"
            },
            {
                "id": 37273497500,
                "preferredName": "V.K. Prasanna",
                "firstName": "V.K.",
                "lastName": "Prasanna"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711308",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711308",
        "articleTitle": "High-performance automatic target recognition through data-specific VLSI",
        "volume": "6",
        "issue": "3",
        "startPage": "364",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088086253,
                "preferredName": "Kang-Ngee Chia",
                "firstName": null,
                "lastName": "Kang-Ngee Chia"
            },
            {
                "id": 37087385796,
                "preferredName": "Hea Joung Kim",
                "firstName": null,
                "lastName": "Hea Joung Kim"
            },
            {
                "id": 38342532000,
                "preferredName": "S. Lansing",
                "firstName": "S.",
                "lastName": "Lansing"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37086979346,
                "preferredName": "J. Villasensor",
                "firstName": "J.",
                "lastName": "Villasensor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678897",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678897",
        "articleTitle": "A rated-clock test method for path delay faults",
        "volume": "6",
        "issue": "2",
        "startPage": "323",
        "endPage": "331",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37367475500,
                "preferredName": "S. Bose",
                "firstName": "S.",
                "lastName": "Bose"
            },
            {
                "id": 37266484100,
                "preferredName": "P. Agrawal",
                "firstName": "P.",
                "lastName": "Agrawal"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.736146",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736146",
        "articleTitle": "Micropipelined asynchronous discrete cosine transform (DCT/IDCT) processor",
        "volume": "6",
        "issue": "4",
        "startPage": "731",
        "endPage": "740",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37347512700,
                "preferredName": "D. Johnson",
                "firstName": "D.",
                "lastName": "Johnson"
            },
            {
                "id": 37273557300,
                "preferredName": "V. Akella",
                "firstName": "V.",
                "lastName": "Akella"
            },
            {
                "id": 37282077400,
                "preferredName": "B. Stott",
                "firstName": "B.",
                "lastName": "Stott"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678883",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678883",
        "articleTitle": "Fault-tolerant self-organizing map implemented by wafer-scale integration",
        "volume": "6",
        "issue": "2",
        "startPage": "257",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281962000,
                "preferredName": "M. Yasunaga",
                "firstName": "M.",
                "lastName": "Yasunaga"
            },
            {
                "id": 37354590600,
                "preferredName": "I. Hachiya",
                "firstName": "I.",
                "lastName": "Hachiya"
            },
            {
                "id": 37087923521,
                "preferredName": "K. Moki",
                "firstName": "K.",
                "lastName": "Moki"
            },
            {
                "id": 37087377591,
                "preferredName": "Jung Hwan Kim",
                "firstName": null,
                "lastName": "Jung Hwan Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711314",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711314",
        "articleTitle": "On methods to match a test pattern generator to a circuit-under-test",
        "volume": "6",
        "issue": "3",
        "startPage": "432",
        "endPage": "444",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678868",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678868",
        "articleTitle": "ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing",
        "volume": "6",
        "issue": "2",
        "startPage": "199",
        "endPage": "211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37349586100,
                "preferredName": "A. Tsutsui",
                "firstName": "A.",
                "lastName": "Tsutsui"
            },
            {
                "id": 37536190000,
                "preferredName": "T. Miyazaki",
                "firstName": "T.",
                "lastName": "Miyazaki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.711313",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "711313",
        "articleTitle": "Bounds on pseudoexhaustive test lengths",
        "volume": "6",
        "issue": "3",
        "startPage": "420",
        "endPage": "431",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37301843300,
                "preferredName": "R. Srinivasan",
                "firstName": "R.",
                "lastName": "Srinivasan"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.661254",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661254",
        "articleTitle": "Fast fault translation",
        "volume": "6",
        "issue": "1",
        "startPage": "122",
        "endPage": "133",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282339700,
                "preferredName": "B. Vinnakota",
                "firstName": "B.",
                "lastName": "Vinnakota"
            },
            {
                "id": 37380421800,
                "preferredName": "J. Andrews",
                "firstName": "J.",
                "lastName": "Andrews"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.678900",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678900",
        "articleTitle": "Concurrent fault simulation on message passing multicomputers",
        "volume": "6",
        "issue": "2",
        "startPage": "332",
        "endPage": "342",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37367475500,
                "preferredName": "S. Bose",
                "firstName": "S.",
                "lastName": "Bose"
            },
            {
                "id": 37266484100,
                "preferredName": "P. Agrawal",
                "firstName": "P.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.678866",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "678866",
        "articleTitle": "Guest Editorial Special Section On Field Programmable Gate Arrays",
        "volume": "6",
        "issue": "2",
        "startPage": "186",
        "endPage": "187",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.661239",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "661239",
        "articleTitle": "Guest Editorial Special Section On Impacts Of Emerging Technologies On VLSI Systems",
        "volume": "6",
        "issue": "1",
        "startPage": "4",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088604428,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.736148",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736148",
        "articleTitle": "Subject index",
        "volume": "6",
        "issue": "4",
        "startPage": "745",
        "endPage": "753",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1998.736147",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736147",
        "articleTitle": "Author index",
        "volume": "6",
        "issue": "4",
        "startPage": "742",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]