// Seed: 1376887277
module module_0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3
);
  logic id_5;
  module_0 modCall_1 ();
  wire [1 : -1 'b0] id_6;
endmodule
module module_2 #(
    parameter id_1  = 32'd13,
    parameter id_12 = 32'd38
) (
    input tri1 id_0,
    output supply0 _id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    input wire id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10
    , id_15,
    output wor id_11,
    input tri0 _id_12,
    output supply1 id_13
);
  module_0 modCall_1 ();
  assign id_15[id_12] = 1 ? id_15 : (id_6) - 1;
  logic [-1 : id_1] id_16 = id_2;
  or primCall (id_11, id_15, id_2, id_4, id_6, id_7);
endmodule
