
optiboot_atmega1284p_8MHz.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001fa  0001fc00  0001fc00  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .debug_aranges 00000028  00000000  00000000  0000024e  2**0
                  CONTENTS, READONLY, DEBUGGING
  2 .debug_pubnames 0000005f  00000000  00000000  00000276  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   0000029c  00000000  00000000  000002d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000016b  00000000  00000000  00000571  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   0000041e  00000000  00000000  000006dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_frame  00000080  00000000  00000000  00000afc  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000142  00000000  00000000  00000b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000002c9  00000000  00000000  00000cbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .version      00000002  00000000  00000000  00000f87  2**0
                  CONTENTS, READONLY
 10 .debug_ranges 00000078  00000000  00000000  00000f89  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001fc00 <main>:
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
#endif

/* main program starts here */
int main(void) {
   1fc00:	11 24       	eor	r1, r1
#ifdef __AVR_ATmega8__
  SP=RAMEND;  // This is done by hardware reset
#endif

  // Adaboot no-wait mod
  ch = MCUSR;
   1fc02:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
   1fc04:	14 be       	out	0x34, r1	; 52
  if (!(ch & _BV(EXTRF))) appStart();
   1fc06:	81 ff       	sbrs	r24, 1
   1fc08:	f3 d0       	rcall	.+486    	; 0x1fdf0 <appStart>

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
   1fc0a:	85 e0       	ldi	r24, 0x05	; 5
   1fc0c:	80 93 81 00 	sts	0x0081, r24
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UCSR0A = _BV(U2X0); //Double speed mode USART0
   1fc10:	82 e0       	ldi	r24, 0x02	; 2
   1fc12:	80 93 c0 00 	sts	0x00C0, r24
  UCSR0B = _BV(RXEN0) | _BV(TXEN0);
   1fc16:	88 e1       	ldi	r24, 0x18	; 24
   1fc18:	80 93 c1 00 	sts	0x00C1, r24
  UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
   1fc1c:	86 e0       	ldi	r24, 0x06	; 6
   1fc1e:	80 93 c2 00 	sts	0x00C2, r24
  UBRR0L = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
   1fc22:	80 e1       	ldi	r24, 0x10	; 16
   1fc24:	80 93 c4 00 	sts	0x00C4, r24
#endif
#endif

  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);
   1fc28:	8e e0       	ldi	r24, 0x0E	; 14
   1fc2a:	cc d0       	rcall	.+408    	; 0x1fdc4 <watchdogConfig>

  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
   1fc2c:	21 9a       	sbi	0x04, 1	; 4
   1fc2e:	86 e0       	ldi	r24, 0x06	; 6
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc30:	28 e1       	ldi	r18, 0x18	; 24
   1fc32:	3e ef       	ldi	r19, 0xFE	; 254
    TIFR1 = _BV(TOV1);
   1fc34:	91 e0       	ldi	r25, 0x01	; 1
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc36:	30 93 85 00 	sts	0x0085, r19
   1fc3a:	20 93 84 00 	sts	0x0084, r18
    TIFR1 = _BV(TOV1);
   1fc3e:	96 bb       	out	0x16, r25	; 22
    while(!(TIFR1 & _BV(TOV1)));
   1fc40:	b0 9b       	sbis	0x16, 0	; 22
   1fc42:	fe cf       	rjmp	.-4      	; 0x1fc40 <main+0x40>
#ifdef __AVR_ATmega8__
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
   1fc44:	19 9a       	sbi	0x03, 1	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fc46:	a8 95       	wdr
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
   1fc48:	81 50       	subi	r24, 0x01	; 1
   1fc4a:	a9 f7       	brne	.-22     	; 0x1fc36 <main+0x36>
   1fc4c:	cc 24       	eor	r12, r12
   1fc4e:	dd 24       	eor	r13, r13
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fc50:	aa 24       	eor	r10, r10
   1fc52:	a3 94       	inc	r10
      __boot_page_write_short((uint16_t)(void*)address);
      boot_spm_busy_wait();

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fc54:	a1 e1       	ldi	r26, 0x11	; 17
   1fc56:	9a 2e       	mov	r9, r26
      do *bufPtr++ = getch();
      while (--length);

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fc58:	f3 e0       	ldi	r31, 0x03	; 3
   1fc5a:	bf 2e       	mov	r11, r31
#endif

  /* Forever loop */
  for (;;) {
    /* get character from UART */
    ch = getch();
   1fc5c:	a7 d0       	rcall	.+334    	; 0x1fdac <getch>

    if(ch == STK_GET_PARAMETER) {
   1fc5e:	81 34       	cpi	r24, 0x41	; 65
   1fc60:	69 f4       	brne	.+26     	; 0x1fc7c <main+0x7c>
      unsigned char which = getch();
   1fc62:	a4 d0       	rcall	.+328    	; 0x1fdac <getch>
   1fc64:	08 2f       	mov	r16, r24
      verifySpace();
   1fc66:	b4 d0       	rcall	.+360    	; 0x1fdd0 <verifySpace>
      if (which == 0x82) {
   1fc68:	02 38       	cpi	r16, 0x82	; 130
   1fc6a:	09 f4       	brne	.+2      	; 0x1fc6e <main+0x6e>
   1fc6c:	8d c0       	rjmp	.+282    	; 0x1fd88 <main+0x188>
  /*
   * Send optiboot version as "minor SW version"
   */
  putch(OPTIBOOT_MINVER);
      } else if (which == 0x81) {
   1fc6e:	01 38       	cpi	r16, 0x81	; 129
   1fc70:	11 f4       	brne	.+4      	; 0x1fc76 <main+0x76>
    putch(OPTIBOOT_MAJVER);
   1fc72:	84 e0       	ldi	r24, 0x04	; 4
   1fc74:	01 c0       	rjmp	.+2      	; 0x1fc78 <main+0x78>
      } else {
  /*
   * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
   */
  putch(0x03);
   1fc76:	83 e0       	ldi	r24, 0x03	; 3
   1fc78:	91 d0       	rcall	.+290    	; 0x1fd9c <putch>
   1fc7a:	8d c0       	rjmp	.+282    	; 0x1fd96 <main+0x196>
      }
    }
    else if(ch == STK_SET_DEVICE) {
   1fc7c:	82 34       	cpi	r24, 0x42	; 66
   1fc7e:	11 f4       	brne	.+4      	; 0x1fc84 <main+0x84>
      // SET DEVICE is ignored
      getNch(20);
   1fc80:	84 e1       	ldi	r24, 0x14	; 20
   1fc82:	03 c0       	rjmp	.+6      	; 0x1fc8a <main+0x8a>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
   1fc84:	85 34       	cpi	r24, 0x45	; 69
   1fc86:	19 f4       	brne	.+6      	; 0x1fc8e <main+0x8e>
      // SET DEVICE EXT is ignored
      getNch(5);
   1fc88:	85 e0       	ldi	r24, 0x05	; 5
   1fc8a:	aa d0       	rcall	.+340    	; 0x1fde0 <getNch>
   1fc8c:	84 c0       	rjmp	.+264    	; 0x1fd96 <main+0x196>
    }
    else if(ch == STK_LOAD_ADDRESS) {
   1fc8e:	85 35       	cpi	r24, 0x55	; 85
   1fc90:	a1 f4       	brne	.+40     	; 0x1fcba <main+0xba>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
   1fc92:	8c d0       	rcall	.+280    	; 0x1fdac <getch>
      newAddress = (newAddress & 0xff) | (getch() << 8);
   1fc94:	08 2f       	mov	r16, r24
   1fc96:	10 e0       	ldi	r17, 0x00	; 0
   1fc98:	89 d0       	rcall	.+274    	; 0x1fdac <getch>
   1fc9a:	e8 2e       	mov	r14, r24
   1fc9c:	ff 24       	eor	r15, r15
   1fc9e:	fe 2c       	mov	r15, r14
   1fca0:	ee 24       	eor	r14, r14
   1fca2:	e0 2a       	or	r14, r16
   1fca4:	f1 2a       	or	r15, r17
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
   1fca6:	8f 2d       	mov	r24, r15
   1fca8:	88 1f       	adc	r24, r24
   1fcaa:	88 27       	eor	r24, r24
   1fcac:	88 1f       	adc	r24, r24
   1fcae:	8b bf       	out	0x3b, r24	; 59
#endif
      newAddress += newAddress; // Convert from word address to byte address
   1fcb0:	ee 0c       	add	r14, r14
   1fcb2:	ff 1c       	adc	r15, r15
      address = newAddress;
      verifySpace();
   1fcb4:	8d d0       	rcall	.+282    	; 0x1fdd0 <verifySpace>
   1fcb6:	67 01       	movw	r12, r14
   1fcb8:	6e c0       	rjmp	.+220    	; 0x1fd96 <main+0x196>
    }
    else if(ch == STK_UNIVERSAL) {
   1fcba:	86 35       	cpi	r24, 0x56	; 86
   1fcbc:	21 f4       	brne	.+8      	; 0x1fcc6 <main+0xc6>
      // UNIVERSAL command is ignored
      getNch(4);
   1fcbe:	84 e0       	ldi	r24, 0x04	; 4
   1fcc0:	8f d0       	rcall	.+286    	; 0x1fde0 <getNch>
      putch(0x00);
   1fcc2:	80 e0       	ldi	r24, 0x00	; 0
   1fcc4:	d9 cf       	rjmp	.-78     	; 0x1fc78 <main+0x78>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
   1fcc6:	84 36       	cpi	r24, 0x64	; 100
   1fcc8:	09 f0       	breq	.+2      	; 0x1fccc <main+0xcc>
   1fcca:	41 c0       	rjmp	.+130    	; 0x1fd4e <main+0x14e>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint16_t addrPtr;

      getch();      /* getlen() */
   1fccc:	6f d0       	rcall	.+222    	; 0x1fdac <getch>
      length = getch();
   1fcce:	6e d0       	rcall	.+220    	; 0x1fdac <getch>
   1fcd0:	08 2f       	mov	r16, r24
      getch();
   1fcd2:	6c d0       	rcall	.+216    	; 0x1fdac <getch>

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fcd4:	80 e0       	ldi	r24, 0x00	; 0
   1fcd6:	c8 16       	cp	r12, r24
   1fcd8:	80 ee       	ldi	r24, 0xE0	; 224
   1fcda:	d8 06       	cpc	r13, r24
   1fcdc:	18 f4       	brcc	.+6      	; 0x1fce4 <main+0xe4>
   1fcde:	f6 01       	movw	r30, r12
   1fce0:	b7 be       	out	0x37, r11	; 55
   1fce2:	e8 95       	spm
   1fce4:	c0 e0       	ldi	r28, 0x00	; 0
   1fce6:	d1 e0       	ldi	r29, 0x01	; 1

      // While that is going on, read in page contents
      bufPtr = buff;
      do *bufPtr++ = getch();
   1fce8:	61 d0       	rcall	.+194    	; 0x1fdac <getch>
   1fcea:	89 93       	st	Y+, r24
      while (--length);
   1fcec:	0c 17       	cp	r16, r28
   1fcee:	e1 f7       	brne	.-8      	; 0x1fce8 <main+0xe8>

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fcf0:	f0 e0       	ldi	r31, 0x00	; 0
   1fcf2:	cf 16       	cp	r12, r31
   1fcf4:	f0 ee       	ldi	r31, 0xE0	; 224
   1fcf6:	df 06       	cpc	r13, r31
   1fcf8:	18 f0       	brcs	.+6      	; 0x1fd00 <main+0x100>
   1fcfa:	f6 01       	movw	r30, r12
   1fcfc:	b7 be       	out	0x37, r11	; 55
   1fcfe:	e8 95       	spm

      // Read command terminator, start reply
      verifySpace();
   1fd00:	67 d0       	rcall	.+206    	; 0x1fdd0 <verifySpace>

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      boot_spm_busy_wait();
   1fd02:	07 b6       	in	r0, 0x37	; 55
   1fd04:	00 fc       	sbrc	r0, 0
   1fd06:	fd cf       	rjmp	.-6      	; 0x1fd02 <main+0x102>
   1fd08:	a6 01       	movw	r20, r12
   1fd0a:	a0 e0       	ldi	r26, 0x00	; 0
   1fd0c:	b1 e0       	ldi	r27, 0x01	; 1
      bufPtr = buff;
      addrPtr = (uint16_t)(void*)address;
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
   1fd0e:	2c 91       	ld	r18, X
   1fd10:	30 e0       	ldi	r19, 0x00	; 0
        a |= (*bufPtr++) << 8;
   1fd12:	11 96       	adiw	r26, 0x01	; 1
   1fd14:	8c 91       	ld	r24, X
   1fd16:	11 97       	sbiw	r26, 0x01	; 1
   1fd18:	90 e0       	ldi	r25, 0x00	; 0
   1fd1a:	98 2f       	mov	r25, r24
   1fd1c:	88 27       	eor	r24, r24
   1fd1e:	82 2b       	or	r24, r18
   1fd20:	93 2b       	or	r25, r19
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
#endif

/* main program starts here */
int main(void) {
   1fd22:	12 96       	adiw	r26, 0x02	; 2
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fd24:	fa 01       	movw	r30, r20
   1fd26:	0c 01       	movw	r0, r24
   1fd28:	a7 be       	out	0x37, r10	; 55
   1fd2a:	e8 95       	spm
   1fd2c:	11 24       	eor	r1, r1
        addrPtr += 2;
   1fd2e:	4e 5f       	subi	r20, 0xFE	; 254
   1fd30:	5f 4f       	sbci	r21, 0xFF	; 255
      } while (--ch);
   1fd32:	f2 e0       	ldi	r31, 0x02	; 2
   1fd34:	a0 30       	cpi	r26, 0x00	; 0
   1fd36:	bf 07       	cpc	r27, r31
   1fd38:	51 f7       	brne	.-44     	; 0x1fd0e <main+0x10e>

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
   1fd3a:	85 e0       	ldi	r24, 0x05	; 5
   1fd3c:	f6 01       	movw	r30, r12
   1fd3e:	87 bf       	out	0x37, r24	; 55
   1fd40:	e8 95       	spm
      boot_spm_busy_wait();
   1fd42:	07 b6       	in	r0, 0x37	; 55
   1fd44:	00 fc       	sbrc	r0, 0
   1fd46:	fd cf       	rjmp	.-6      	; 0x1fd42 <main+0x142>

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fd48:	97 be       	out	0x37, r9	; 55
   1fd4a:	e8 95       	spm
   1fd4c:	24 c0       	rjmp	.+72     	; 0x1fd96 <main+0x196>
#endif

    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
   1fd4e:	84 37       	cpi	r24, 0x74	; 116
   1fd50:	a1 f4       	brne	.+40     	; 0x1fd7a <main+0x17a>
      // READ PAGE - we only read flash
      getch();      /* getlen() */
   1fd52:	2c d0       	rcall	.+88     	; 0x1fdac <getch>
      length = getch();
   1fd54:	2b d0       	rcall	.+86     	; 0x1fdac <getch>
   1fd56:	e8 2e       	mov	r14, r24
      getch();
   1fd58:	29 d0       	rcall	.+82     	; 0x1fdac <getch>

      verifySpace();
   1fd5a:	3a d0       	rcall	.+116    	; 0x1fdd0 <verifySpace>
   1fd5c:	e6 01       	movw	r28, r12
   1fd5e:	0e 2d       	mov	r16, r14
// Since RAMPZ should already be set, we need to use EPLM directly.
//      do putch(pgm_read_byte_near(address++));
//      while (--length);
      do {
        uint8_t result;
        __asm__ ("elpm %0,Z\n":"=r"(result):"z"(address));
   1fd60:	fe 01       	movw	r30, r28
   1fd62:	86 91       	elpm	r24, Z+
        putch(result);
   1fd64:	1b d0       	rcall	.+54     	; 0x1fd9c <putch>
        address++;
   1fd66:	21 96       	adiw	r28, 0x01	; 1
      }
      while (--length);
   1fd68:	01 50       	subi	r16, 0x01	; 1
   1fd6a:	d1 f7       	brne	.-12     	; 0x1fd60 <main+0x160>
#define rstVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+4))
#define wdtVect (*(uint16_t*)(RAMSTART+SPM_PAGESIZE*2+6))
#endif

/* main program starts here */
int main(void) {
   1fd6c:	08 94       	sec
   1fd6e:	c1 1c       	adc	r12, r1
   1fd70:	d1 1c       	adc	r13, r1
   1fd72:	ea 94       	dec	r14
   1fd74:	ce 0c       	add	r12, r14
   1fd76:	d1 1c       	adc	r13, r1
   1fd78:	0e c0       	rjmp	.+28     	; 0x1fd96 <main+0x196>
#endif
#endif
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
   1fd7a:	85 37       	cpi	r24, 0x75	; 117
   1fd7c:	39 f4       	brne	.+14     	; 0x1fd8c <main+0x18c>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
   1fd7e:	28 d0       	rcall	.+80     	; 0x1fdd0 <verifySpace>
      putch(SIGNATURE_0);
   1fd80:	8e e1       	ldi	r24, 0x1E	; 30
   1fd82:	0c d0       	rcall	.+24     	; 0x1fd9c <putch>
      putch(SIGNATURE_1);
   1fd84:	87 e9       	ldi	r24, 0x97	; 151
   1fd86:	0a d0       	rcall	.+20     	; 0x1fd9c <putch>
      putch(SIGNATURE_2);
   1fd88:	85 e0       	ldi	r24, 0x05	; 5
   1fd8a:	76 cf       	rjmp	.-276    	; 0x1fc78 <main+0x78>
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
   1fd8c:	81 35       	cpi	r24, 0x51	; 81
   1fd8e:	11 f4       	brne	.+4      	; 0x1fd94 <main+0x194>
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
   1fd90:	88 e0       	ldi	r24, 0x08	; 8
   1fd92:	18 d0       	rcall	.+48     	; 0x1fdc4 <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
   1fd94:	1d d0       	rcall	.+58     	; 0x1fdd0 <verifySpace>
    }
    putch(STK_OK);
   1fd96:	80 e1       	ldi	r24, 0x10	; 16
   1fd98:	01 d0       	rcall	.+2      	; 0x1fd9c <putch>
   1fd9a:	60 cf       	rjmp	.-320    	; 0x1fc5c <main+0x5c>

0001fd9c <putch>:
  }
}

void putch(char ch) {
   1fd9c:	98 2f       	mov	r25, r24
#ifndef SOFT_UART
  while (!(UCSR0A & _BV(UDRE0)));
   1fd9e:	80 91 c0 00 	lds	r24, 0x00C0
   1fda2:	85 ff       	sbrs	r24, 5
   1fda4:	fc cf       	rjmp	.-8      	; 0x1fd9e <putch+0x2>
  UDR0 = ch;
   1fda6:	90 93 c6 00 	sts	0x00C6, r25
      [uartBit] "I" (UART_TX_BIT)
    :
      "r25"
  );
#endif
}
   1fdaa:	08 95       	ret

0001fdac <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UCSR0A & _BV(RXC0)))
   1fdac:	80 91 c0 00 	lds	r24, 0x00C0
   1fdb0:	87 ff       	sbrs	r24, 7
   1fdb2:	fc cf       	rjmp	.-8      	; 0x1fdac <getch>
    ;
  if (!(UCSR0A & _BV(FE0))) {
   1fdb4:	80 91 c0 00 	lds	r24, 0x00C0
   1fdb8:	84 fd       	sbrc	r24, 4
   1fdba:	01 c0       	rjmp	.+2      	; 0x1fdbe <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fdbc:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UDR0;
   1fdbe:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
   1fdc2:	08 95       	ret

0001fdc4 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fdc4:	e0 e6       	ldi	r30, 0x60	; 96
   1fdc6:	f0 e0       	ldi	r31, 0x00	; 0
   1fdc8:	98 e1       	ldi	r25, 0x18	; 24
   1fdca:	90 83       	st	Z, r25
  WDTCSR = x;
   1fdcc:	80 83       	st	Z, r24
}
   1fdce:	08 95       	ret

0001fdd0 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
   1fdd0:	ed df       	rcall	.-38     	; 0x1fdac <getch>
   1fdd2:	80 32       	cpi	r24, 0x20	; 32
   1fdd4:	19 f0       	breq	.+6      	; 0x1fddc <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
   1fdd6:	88 e0       	ldi	r24, 0x08	; 8
   1fdd8:	f5 df       	rcall	.-22     	; 0x1fdc4 <watchdogConfig>
   1fdda:	ff cf       	rjmp	.-2      	; 0x1fdda <verifySpace+0xa>
    while (1)           // and busy-loop so that WD causes
      ;             //  a reset and app start.
  }
  putch(STK_INSYNC);
   1fddc:	84 e1       	ldi	r24, 0x14	; 20
}
   1fdde:	de cf       	rjmp	.-68     	; 0x1fd9c <putch>

0001fde0 <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
   1fde0:	1f 93       	push	r17
   1fde2:	18 2f       	mov	r17, r24
  do getch(); while (--count);
   1fde4:	e3 df       	rcall	.-58     	; 0x1fdac <getch>
   1fde6:	11 50       	subi	r17, 0x01	; 1
   1fde8:	e9 f7       	brne	.-6      	; 0x1fde4 <getNch+0x4>
  verifySpace();
   1fdea:	f2 df       	rcall	.-28     	; 0x1fdd0 <verifySpace>
}
   1fdec:	1f 91       	pop	r17
   1fdee:	08 95       	ret

0001fdf0 <appStart>:
  WDTCSR = _BV(WDCE) | _BV(WDE);
  WDTCSR = x;
}

void appStart() {
  watchdogConfig(WATCHDOG_OFF);
   1fdf0:	80 e0       	ldi	r24, 0x00	; 0
   1fdf2:	e8 df       	rcall	.-48     	; 0x1fdc4 <watchdogConfig>
  __asm__ __volatile__ (
   1fdf4:	ee 27       	eor	r30, r30
   1fdf6:	ff 27       	eor	r31, r31
   1fdf8:	09 94       	ijmp
