{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 17:07:43 2021 " "Info: Processing started: Fri Mar 19 17:07:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] c_out 10.503 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"c_out\" is 10.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns a\[1\] 1 PIN PIN_C11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; PIN Node = 'a\[1\]'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "hw2.v" "" { Text "C:/Users/s1081/Downloads/s1081447_lab2/新增資料夾/hw2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.567 ns) + CELL(0.225 ns) 5.601 ns plus:mod1\|out_1~0 2 COMB LCCOMB_X18_Y13_N0 3 " "Info: 2: + IC(4.567 ns) + CELL(0.225 ns) = 5.601 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 3; COMB Node = 'plus:mod1\|out_1~0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.792 ns" { a[1] plus:mod1|out_1~0 } "NODE_NAME" } } { "hw2.v" "" { Text "C:/Users/s1081/Downloads/s1081447_lab2/新增資料夾/hw2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 6.068 ns plus:mod3\|out_1~0 3 COMB LCCOMB_X18_Y13_N6 1 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 6.068 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 1; COMB Node = 'plus:mod3\|out_1~0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { plus:mod1|out_1~0 plus:mod3|out_1~0 } "NODE_NAME" } } { "hw2.v" "" { Text "C:/Users/s1081/Downloads/s1081447_lab2/新增資料夾/hw2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(1.942 ns) 10.503 ns c_out 4 PIN PIN_U7 0 " "Info: 4: + IC(2.493 ns) + CELL(1.942 ns) = 10.503 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'c_out'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { plus:mod3|out_1~0 c_out } "NODE_NAME" } } { "hw2.v" "" { Text "C:/Users/s1081/Downloads/s1081447_lab2/新增資料夾/hw2.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.204 ns ( 30.51 % ) " "Info: Total cell delay = 3.204 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.299 ns ( 69.49 % ) " "Info: Total interconnect delay = 7.299 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.503 ns" { a[1] plus:mod1|out_1~0 plus:mod3|out_1~0 c_out } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.503 ns" { a[1] {} a[1]~combout {} plus:mod1|out_1~0 {} plus:mod3|out_1~0 {} c_out {} } { 0.000ns 0.000ns 4.567ns 0.239ns 2.493ns } { 0.000ns 0.809ns 0.225ns 0.228ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 17:07:43 2021 " "Info: Processing ended: Fri Mar 19 17:07:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
