// Seed: 575947501
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6,
    input supply0 id_7,
    output supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply1 id_12
);
  assign id_9 = 1;
endmodule
module module_1 (
    inout  tri1 id_0,
    input  wand id_1,
    output wand id_2
);
  reg id_4 = 1;
  always @(posedge 1 or posedge id_0 or posedge 1) begin
    id_4 <= id_1 * 1 - id_1;
  end
  module_0(
      id_1, id_0, id_0, id_1, id_1, id_1, id_1, id_1, id_2, id_0, id_0, id_1, id_2
  );
endmodule
