{
  "ProjectName": "fresh z80",
  "DLSVersion_LastSaved": "2.1.4",
  "DLSVersion_EarliestCompatible": "2.0.0",
  "CreationTime": "2025-06-06T17:43:21.217-07:00",
  "LastSaveTime": "2025-06-08T01:35:19.482-07:00",
  "Prefs_MainPinNamesDisplayMode": 2,
  "Prefs_ChipPinNamesDisplayMode": 1,
  "Prefs_GridDisplayMode": 1,
  "Prefs_Snapping": 1,
  "Prefs_StraightWires": 0,
  "Prefs_SimPaused": false,
  "Prefs_SimTargetStepsPerSecond": 9000,
  "Prefs_SimStepsPerClockTick": 250,
  "AllCustomChipNames":[
    "XOR",
    "AND",
    "D latch",
    "D M-S Flip-Flop",
    "NOT",
    "AND-4",
    "8i8o Test harness",
    "8x2 EQU",
    "OR",
    "4x2 EQU",
    "D Flip-Flop test",
    "Flip Flop",
    "8 bit counter",
    "8 bit register",
    "8 bit 3 state",
    "4 bit 3 state",
    "8i8o test",
    "16i8o test 8b register",
    "16 bit register",
    "1 bit adder",
    "1-bit adder test",
    "4-bit adder",
    "8-bit adder",
    "16-bit adder",
    "16-bit MAR",
    "16-bit MUX",
    "8-bit inverter",
    "OR 4",
    "16-bit 3 state",
    "4v4 OR",
    "test 4CLK",
    "4CLK RESET",
    "4CLK phase and rst",
    "AND 3",
    "ALU",
    "8v8 AND",
    "8v8 XOR",
    "8v8 OR",
    "4to1 8bit MUX",
    "8-bit MUX",
    "IsZero",
    "Parity",
    "Flag Register",
    "Z80 Register File",
    "3 bit decode",
    "2 bit ~decode v2",
    "2 NANDs",
    "Z80 Banked Register",
    "Z80 Instruction Decode",
    "4-bit MUX",
    "4 bit 7",
    "16i8o flip-flop test",
    "16i16o test",
    "16i16o OpDecode test",
    "Z80"
  ],
  "StarredList":[
    {
      "Name":"IN/OUT",
      "IsCollection":true
    },
    {
      "Name":"BASIC",
      "IsCollection":true
    },
    {
      "Name":"MERGE/SPLIT",
      "IsCollection":true
    },
    {
      "Name":"GATES",
      "IsCollection":true
    },
    {
      "Name":"Parts",
      "IsCollection":true
    },
    {
      "Name":"Z80 Register File",
      "IsCollection":false
    },
    {
      "Name":"Z80 Instruction Decode",
      "IsCollection":false
    },
    {
      "Name":"4-bit MUX",
      "IsCollection":false
    },
    {
      "Name":"4 bit 7",
      "IsCollection":false
    },
    {
      "Name":"16i8o flip-flop test",
      "IsCollection":false
    },
    {
      "Name":"16i16o test",
      "IsCollection":false
    },
    {
      "Name":"16i16o OpDecode test",
      "IsCollection":false
    },
    {
      "Name":"Z80",
      "IsCollection":false
    }
  ],
  "ChipCollections":[
    {
      "Chips":["CLOCK","PULSE","KEY","3-STATE BUFFER"],
      "IsToggledOpen":false,
      "Name":"BASIC"
    },
    {
      "Chips":["IN-1","IN-4","IN-8","OUT-1","OUT-4","OUT-8"],
      "IsToggledOpen":false,
      "Name":"IN/OUT"
    },
    {
      "Chips":["1-4BIT","1-8BIT","4-8BIT","4-1BIT","8-4BIT","8-1BIT"],
      "IsToggledOpen":false,
      "Name":"MERGE/SPLIT"
    },
    {
      "Chips":["BUS-1","BUS-4","BUS-8"],
      "IsToggledOpen":false,
      "Name":"BUS"
    },
    {
      "Chips":["NAND","XOR","AND","NOT","OR","AND-4","OR 4","4v4 OR","AND 3","8v8 AND","8v8 XOR","8v8 OR"],
      "IsToggledOpen":false,
      "Name":"GATES"
    },
    {
      "Chips":["7-SEGMENT","DOT DISPLAY","RGB DISPLAY","LED"],
      "IsToggledOpen":false,
      "Name":"DISPLAY"
    },
    {
      "Chips":["ROM 256Ã—16"],
      "IsToggledOpen":false,
      "Name":"MEMORY"
    },
    {
      "Chips":["D latch","8i8o Test harness","8x2 EQU","4x2 EQU","D Flip-Flop test","Flip Flop","8i8o test","16i8o test 8b register","1 bit adder","1-bit adder test","4-bit adder","8-bit adder","16-bit MUX","8-bit inverter","16-bit 3 state","test 4CLK","4CLK RESET","4CLK phase and rst","ALU","4to1 8bit MUX","8-bit MUX","IsZero","Parity","Flag Register","Z80 Register File"],
      "IsToggledOpen":true,
      "Name":"OTHER"
    },
    {
      "Chips":["8 bit register","16 bit register","4 bit 3 state","8 bit 3 state","8 bit counter","D M-S Flip-Flop","16-bit adder","16-bit MAR"],
      "IsToggledOpen":true,
      "Name":"Parts"
    }
  ]
}