INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/i2c_sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_sender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/ov7670_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/ov7670_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/cntl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/ovo_7670_caputre.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ovo_7670_caputre'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_ov7670_controller_0_0_1/sim/design_1_ov7670_controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ov7670_controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_cntl_0_0_1/sim/design_1_cntl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_cntl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_ovo_7670_caputre_0_0_1/sim/design_1_ovo_7670_caputre_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ovo_7670_caputre_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_vga_0_0_1/sim/design_1_vga_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_vga_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/design_1_wrapper_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper_tb'
