

================================================================
== Vitis HLS Report for 'fft_stage_last'
================================================================
* Date:           Fri Oct 21 00:40:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_lastStage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:16]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 0, i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 512, i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 56 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 57 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%e2_V = load i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 58 'load' 'e2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %e2_V, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 60 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp_8, void %for.inc.split, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 63 'load' 'j_load' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_10 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 64 'trunc' 'empty_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%e2_V_cast6 = zext i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 65 'zext' 'e2_V_cast6' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_12 = trunc i11 %j_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 66 'trunc' 'empty_12' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %e2_V_cast6" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 67 'getelementptr' 'W_real_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 68 'load' 'c2' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %e2_V_cast6" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 69 'getelementptr' 'W_imag_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 70 'load' 's2' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln886 = or i9 %empty_10, i9 1"   --->   Operation 71 'or' 'or_ln886' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i9 %or_ln886" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 72 'zext' 'zext_ln39' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %j_load, i32 8, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 73 'partselect' 'lshr_ln' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %empty_12" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 74 'zext' 'zext_ln39_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 75 'getelementptr' 'X_R_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 76 'load' 'X_R_2_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 77 'getelementptr' 'X_R_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 78 'load' 'X_R_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 79 'getelementptr' 'X_I_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 80 'load' 'X_I_2_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 81 'getelementptr' 'X_I_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 82 'load' 'X_I_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i11 %j_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 83 'trunc' 'trunc_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln42 = icmp_eq  i2 %trunc_ln42, i2 0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 84 'icmp' 'icmp_ln42' <Predicate = (!tmp_8)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln42_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %j_load, i32 2, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 85 'partselect' 'lshr_ln42_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %arrayidx236.case.2, void %arrayidx236.case.0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 86 'br' 'br_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 87 'getelementptr' 'W_real_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 88 'load' 'c2_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 89 'getelementptr' 'W_imag_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 90 'load' 's2_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln886 = add i10 %e2_V, i10 2"   --->   Operation 91 'add' 'add_ln886' <Predicate = (!tmp_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln39 = or i8 %empty_12, i8 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 92 'or' 'or_ln39' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i8 %or_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 93 'zext' 'zext_ln39_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%X_R_2_addr_1 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 94 'getelementptr' 'X_R_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 95 'load' 'X_R_2_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%X_R_3_addr_1 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 96 'getelementptr' 'X_R_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 97 'load' 'X_R_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%X_I_2_addr_1 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 98 'getelementptr' 'X_I_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 99 'load' 'X_I_2_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%X_I_3_addr_1 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 100 'getelementptr' 'X_I_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 101 'load' 'X_I_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %arrayidx23.114.case.3, void %arrayidx23.114.case.1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 102 'br' 'br_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%j_load_1 = load i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:47]   --->   Operation 103 'load' 'j_load_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %j_load_1, i11 2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:47]   --->   Operation 104 'add' 'add_ln47' <Predicate = (!tmp_8)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 %add_ln886, i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 105 'store' 'store_ln32' <Predicate = (!tmp_8)> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 %add_ln47, i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 106 'store' 'store_ln32' <Predicate = (!tmp_8)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 107 'br' 'br_ln32' <Predicate = (!tmp_8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 108 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 109 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 110 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 111 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 112 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 113 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39, i32 %bitcast_ln39_1, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 114 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 115 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 116 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 117 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 118 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_2, i32 %bitcast_ln39_3, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 119 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 120 'load' 'c2_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 121 'load' 's2_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 122 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i32 %X_R_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 123 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 124 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i32 %X_R_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 125 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_4, i32 %bitcast_ln39_5, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 126 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 127 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln39_6 = bitcast i32 %X_I_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 128 'bitcast' 'bitcast_ln39_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 129 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %X_I_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 130 'bitcast' 'bitcast_ln39_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_6, i32 %bitcast_ln39_7, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 131 'mux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 132 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 133 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 134 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 135 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 136 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [4/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 137 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [4/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 138 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [4/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 139 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 140 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 141 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 142 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 143 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 144 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 145 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 146 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 147 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 148 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 148 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 149 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 150 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 151 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 152 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 153 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 154 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 155 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 156 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 156 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 157 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 158 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 159 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 160 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 161 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 162 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 163 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 164 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 164 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 165 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [5/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 166 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [5/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 167 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 168 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 168 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 169 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [4/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 170 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [4/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 171 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 172 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 172 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 173 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 174 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [3/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 175 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%empty_11 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 176 'trunc' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln39_1 = or i8 %empty_11, i8 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 177 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 178 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 179 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %e2_V, i32 8" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 180 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %empty_11" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 181 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 182 'getelementptr' 'X_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 183 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 184 'getelementptr' 'X_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 185 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 186 'getelementptr' 'X_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 187 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 188 'getelementptr' 'X_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 189 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 190 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp_eq  i2 %trunc_ln44, i2 0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 191 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %e2_V, i32 2, i32 8" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 192 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %arrayidx338.case.2, void %arrayidx338.case.0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 193 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [2/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 194 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [2/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 195 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i8 %or_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 196 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 197 'getelementptr' 'X_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 198 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 199 'getelementptr' 'X_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [2/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 200 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 201 'getelementptr' 'X_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 202 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 203 'getelementptr' 'X_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [2/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 204 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %arrayidx33.116.case.3, void %arrayidx33.116.case.1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 205 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 206 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 206 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 207 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 208 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 209 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 210 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 211 'bitcast' 'bitcast_ln42_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (1.58ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln42, i32 %bitcast_ln42_1, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 212 'mux' 'tmp_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 213 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 214 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 215 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 216 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.58ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln43, i32 %bitcast_ln43_1, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 217 'mux' 'tmp_3' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 218 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 219 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 220 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %X_R_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 221 'bitcast' 'bitcast_ln42_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 222 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %X_R_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 223 'bitcast' 'bitcast_ln42_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.58ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln42_3, i32 %bitcast_ln42_4, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 224 'mux' 'tmp_6' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 225 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln43_3 = bitcast i32 %X_I_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 226 'bitcast' 'bitcast_ln43_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 227 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln43_4 = bitcast i32 %X_I_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 228 'bitcast' 'bitcast_ln43_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (1.58ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln43_3, i32 %bitcast_ln43_4, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 229 'mux' 'tmp_7' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 230 [5/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 230 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 231 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [5/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 232 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 233 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [5/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 234 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [5/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 235 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [5/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 236 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [5/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 237 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 238 [4/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 238 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 239 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [4/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 240 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 241 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 242 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [4/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 243 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [4/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 244 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [4/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 245 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 246 [3/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 246 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 247 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [3/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 248 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 249 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [3/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 250 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [3/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 251 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [3/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 252 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [3/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 253 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 254 [2/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 254 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 255 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [2/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 256 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 257 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [2/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 258 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 259 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [2/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 260 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [2/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 261 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 262 [1/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 262 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 263 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 264 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 265 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 266 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 267 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %sub16_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 268 'bitcast' 'bitcast_ln42_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln43_5 = bitcast i32 %sub21_s" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 269 'bitcast' 'bitcast_ln43_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 270 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 271 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %add26_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 272 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %add31_s" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 273 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:49]   --->   Operation 321 'ret' 'ret_ln49' <Predicate = (tmp_8)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27]   --->   Operation 274 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %sub" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 275 'bitcast' 'bitcast_ln42_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %lshr_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 276 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast i32 %sub1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 277 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 278 'getelementptr' 'OUT_R_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_2, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 279 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 280 'getelementptr' 'OUT_I_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_2, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 281 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx236.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 282 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 283 'getelementptr' 'OUT_R_0_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_2, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 284 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 285 'getelementptr' 'OUT_I_0_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_2, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 286 'store' 'store_ln43' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx236.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 287 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %add" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 288 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %lshr_ln2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 289 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %add1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 290 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 291 'getelementptr' 'OUT_R_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %OUT_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 292 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 293 'getelementptr' 'OUT_I_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %OUT_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 294 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx338.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 295 'br' 'br_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 296 'getelementptr' 'OUT_R_0_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %OUT_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 297 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 298 'getelementptr' 'OUT_I_0_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %OUT_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 299 'store' 'store_ln45' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx338.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 300 'br' 'br_ln45' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 301 'getelementptr' 'OUT_R_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_5, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 302 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 303 'getelementptr' 'OUT_I_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_5, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 304 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx23.114.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 305 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 306 'getelementptr' 'OUT_R_1_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_5, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 307 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 308 'getelementptr' 'OUT_I_1_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_5, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 309 'store' 'store_ln43' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx23.114.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 310 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 311 'getelementptr' 'OUT_R_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44_1, i8 %OUT_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 312 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 313 'getelementptr' 'OUT_I_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i8 %OUT_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 314 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx33.116.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 315 'br' 'br_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 316 'getelementptr' 'OUT_R_1_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44_1, i8 %OUT_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 317 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 318 'getelementptr' 'OUT_I_1_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i8 %OUT_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 319 'store' 'store_ln45' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx33.116.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 320 'br' 'br_ln45' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('e2.V', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) on local variable 'i' [58]  (0 ns)
	'add' operation ('add_ln886') [163]  (1.73 ns)
	'store' operation ('store_ln32', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32) of variable 'add_ln886' on local variable 'i' [239]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('X_R_2_load_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) on array 'X_R_2' [167]  (3.25 ns)
	'mux' operation ('tmp_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [172]  (1.83 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [173]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [173]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [173]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [173]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [182]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [182]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [182]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [182]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39) [182]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add26_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [219]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [137]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [137]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add26_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [219]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add26_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [219]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_R_3_addr_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) [225]  (0 ns)
	'store' operation ('store_ln44', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44) of variable 'bitcast_ln44_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44 on array 'OUT_R_3' [226]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
