Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 299e3dd921ad4d6b9445da91903c475b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Register_Memory_tb_behav xil_defaultlib.Register_Memory_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.Register_Memory [\Register_Memory(address_width=3...]
Compiling architecture testbench of entity xil_defaultlib.register_memory_tb
Built simulation snapshot Register_Memory_tb_behav
