

Microchip Technology PIC Macro Assembler V1.41 build -162212810 
                                                                                                           Sun Nov 05 00:21:26 2017


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.41
     3                           	; Copyright (C) 1984-2017 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --CHIP=16F18313 -OVVVF - 01 - 16F18313.hex \
    11                           	; --OUTDIR=C:\17\D\GitHub\17\PIC\1\16F18qxx VVVF - 01\Output \
    12                           	; --OBJDIR=C:\17\D\GitHub\17\PIC\1\16F18qxx VVVF - 01\Temp \
    13                           	; C:\17\D\GitHub\17\PIC\1\16F18qxx VVVF - 01\Main.c \
    14                           	; C:\17\D\GitHub\17\PIC\1\16F18qxx VVVF - 01\Voix.c \
    15                           	; C:\17\D\GitHub\17\PIC\1\16F18qxx VVVF - 01\Config.c
    16                           	;
    17                           
    18                           
    19                           	processor	16F18313
    20                           
    21                           	global	_main,start,reset_vec
    22                           	fnroot	_main
    23                           	psect	config,class=CONFIG,delta=2,noexec
    24                           	psect	idloc,class=IDLOC,delta=2,noexec
    25                           	psect	code,class=CODE,delta=2
    26                           	psect	powerup,class=CODE,delta=2
    27                           	psect	reset_vec,class=CODE,delta=2
    28                           	psect	maintext,class=CODE,delta=2
    29  0000                     	Z	set	2
    30  0002                     	PCL	set	2
    31  0002                     	INDF	set	0
    32  0000                     
    33                           	STATUS	equ	3
    34  0003                     	BSR	equ	8
    35  0008                     	PCLATH	equ	0Ah
    36  000A                     	psect	eeprom_data,class=EEDATA,delta=2,space=3,noexec
    37                           	psect	strings,class=CODE,delta=2,reloc=256
    38                           	psect	intentry,class=CODE,delta=2
    39                           	psect	functab,class=CODE,delta=2
    40                           	global	intlevel0,intlevel1,intlevel2, intlevel3, intlevel4, intlevel5
    41                           intlevel0:
    42  0000                     intlevel1:
    43  0000                     intlevel2:
    44  0000                     intlevel3:
    45  0000                     intlevel4:
    46  0000                     intlevel5:
    47  0000                     	psect	init,class=CODE,delta=2
    48                           	psect	cinit,class=CODE,delta=2
    49                           	psect	text,class=CODE,delta=2
    50                           	psect	end_init,class=CODE,delta=2
    51                           	psect	clrtext,class=CODE,delta=2
    52                           	INDF0	set	0
    53  0000                     	INDF1	set	1
    54  0001                     	PCL	set	2
    55  0002                     	STATUS	set	3
    56  0003                     	FSR0L	set	4
    57  0004                     	FSR0H	set	5
    58  0005                     	FSR1L	set	6
    59  0006                     	FSR1H	set	7
    60  0007                     	BSR	set	8
    61  0008                     	WREG	set	9
    62  0009                     	PCLATH	set	10
    63  000A                     	INTCON	set	11
    64  000B                     
    65                           	psect	reset_vec
    66                           reset_vec:
    67  0000                     	; No powerup routine
    68                           	global start
    69                           
    70                           ; jump to start
    71                           	ljmp	start
    72  0000  2838               
    73                           
    74                           	psect	init
    75                           start
    76  0038                     
    77                           ;Initialize the stack pointer (FSR1)
    78                           ;Stack space: 0207Ah-0209Fh (38 bytes)
    79                           
    80                           	fsr1l	equ	6
    81  0006                     	fsr1h	equ	7
    82  0007                     	global stacklo, stackhi
    83                           	stacklo	equ	0207Ah
    84  207A                     	stackhi	equ	0209Fh
    85  209F                     
    86                           
    87                           	psect	stack,class=STACK,space=2,noexec
    88                           	global ___sp,___int_sp
    89                           	___sp:
    90  0000                     	___int_sp:
    91  0000                     
    92                           	psect	end_init
    93                           	global start_initialization
    94                           	ljmp start_initialization	;jump to C runtime clear & initialization
    95  0038  2839               
    96                           ; Config register CONFIG1 @ 0x8007
    97                           ;	FEXTOSC External Oscillator mode Selection bits
    98                           ;	FEXTOSC = OFF, Oscillator not enabled
    99                           ;	Power-up default value for COSC bits
   100                           ;	RSTOSC = HFINT32, HFINTOSC with 2x PLL (32MHz)
   101                           ;	Clock Out Enable bit
   102                           ;	CLKOUTEN = OFF, CLKOUT function is disabled; I/O or oscillator function on OSC2
   103                           ;	Clock Switch Enable bit
   104                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   105                           ;	Fail-Safe Clock Monitor Enable
   106                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   107                           
   108                           	psect	config
   109                           		org 0x0
   110  8007                     		dw 0xDF8C
   111  8007  DF8C               
   112                           ; Config register CONFIG2 @ 0x8008
   113                           ;	Master Clear Enable bit
   114                           ;	MCLRE = OFF, MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under 
                                 control of port pin's WPU control bit.
   115                           ;	Power-up Timer Enable bit
   116                           ;	PWRTE = ON, PWRT enabled
   117                           ;	Watchdog Timer Enable bits
   118                           ;	WDTE = OFF, WDT disabled; SWDTEN is ignored
   119                           ;	Low-power BOR enable bit
   120                           ;	LPBOREN = OFF, ULPBOR disabled
   121                           ;	Brown-out Reset Enable bits
   122                           ;	BOREN = ON, Brown-out Reset enabled, SBOREN bit ignored
   123                           ;	Brown-out Reset Voltage selection bit
   124                           ;	BORV = LOW, Brown-out voltage (Vbor) set to 2.45V
   125                           ;	PPSLOCK bit One-Way Set Enable bit
   126                           ;	PPS1WAY = OFF, The PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)

   127                           ;	Stack Overflow/Underflow Reset Enable bit
   128                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   129                           ;	Debugger enable bit
   130                           ;	DEBUG = OFF, Background debugger disabled
   131                           
   132                           	psect	config
   133                           		org 0x1
   134  8008                     		dw 0xF7F0
   135  8008  F7F0               
   136                           ; Config register CONFIG3 @ 0x8009
   137                           ;	User NVM self-write protection bits
   138                           ;	WRT = OFF, Write protection off
   139                           ;	Low Voltage Programming Enable bit
   140                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming.
   141                           
   142                           	psect	config
   143                           		org 0x2
   144  8009                     		dw 0xDFFF
   145  8009  DFFF               
   146                           ; Config register CONFIG4 @ 0x800A
   147                           ;	User NVM Program Memory Code Protection bit
   148                           ;	CP = OFF, User NVM code protection disabled
   149                           ;	Data NVM Memory Code Protection bit
   150                           ;	CPD = OFF, Data NVM code protection disabled
   151                           
   152                           	psect	config
   153                           		org 0x3
   154  800A                     		dw 0xFFFF
   155  800A  FFFF               


Microchip Technology PIC Macro Assembler V1.41 build -162212810 
Symbol Table                                                                                               Sun Nov 05 00:21:26 2017

               ___sp 0000                 _main 036C                 start 0038               stackhi 209F  
             stacklo 207A  start_initialization 0039             ___int_sp 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             intlevel4 0000  
           intlevel5 0000             reset_vec 0000  
