vhdl xil_defaultlib  \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_0/sim/bd_bd72_eth_buf_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_axi4_lite_ipif_top.vhd" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_2/sim/bd_bd72_c_shift_ram_0_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_3/sim/bd_bd72_c_counter_binary_0_0.vhd" \
"../../../bd/Micro/ip/Micro_microblaze_0_1/sim/Micro_microblaze_0_1.vhd" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_dma_2/sim/Micro_axi_ethernet_0_dma_2.vhd" \
"../../../bd/Micro/ip/Micro_dlmb_v10_1/sim/Micro_dlmb_v10_1.vhd" \
"../../../bd/Micro/ip/Micro_ilmb_v10_1/sim/Micro_ilmb_v10_1.vhd" \
"../../../bd/Micro/ip/Micro_dlmb_bram_if_cntlr_1/sim/Micro_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/Micro/ip/Micro_ilmb_bram_if_cntlr_1/sim/Micro_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/Micro/ip/Micro_mdm_1_1/sim/Micro_mdm_1_1.vhd" \
"../../../bd/Micro/ip/Micro_rst_mig_7series_0_100M_0/sim/Micro_rst_mig_7series_0_100M_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_1/sim/bd_c7a3_psr0_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_2/sim/bd_c7a3_psr_aclk_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_3/sim/bd_c7a3_psr_aclk1_0.vhd" \
"../../../bd/Micro/ip/Micro_rst_mig_7series_0_200M_1/sim/Micro_rst_mig_7series_0_200M_1.vhd" \
"../../../bd/Micro/ip/Micro_axi_uartlite_0_1/sim/Micro_axi_uartlite_0_1.vhd" \
"../../../bd/Micro/ip/Micro_axi_gpio_0_1/sim/Micro_axi_gpio_0_1.vhd" \

nosort
