<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › ints-priority.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ints-priority.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Set up the interrupt priorities</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">program_IAR</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Program the IAR0 Register with the configured priority */</span>
	<span class="n">bfin_write_SIC_IAR0</span><span class="p">(((</span><span class="n">CONFIG_IRQ_PLL_WAKEUP</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PLL_WAKEUP_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_IMDMA_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_IMDMA_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PPI0_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PPI0_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PPI1_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PPI1_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT1_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_ERROR_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR1</span><span class="p">(((</span><span class="n">CONFIG_IRQ_SPI_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_UART_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_RESERVED_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RESERVED_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_0_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_3_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_4</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_4_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR2</span><span class="p">(((</span><span class="n">CONFIG_IRQ_DMA1_5</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_5_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_6</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_6_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_7</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_7_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_8</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_8_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_9</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_9_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_10</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_10_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_11</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_11_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_0_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR3</span><span class="p">(((</span><span class="n">CONFIG_IRQ_DMA2_1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_3_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_4</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_4_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_5</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_5_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_6</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_6_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_7</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_7_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_8</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_8_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR4</span><span class="p">(((</span><span class="n">CONFIG_IRQ_DMA2_9</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_9_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_10</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_10_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_11</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_11_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER0_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER3_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER4</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER4_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR5</span><span class="p">(((</span><span class="n">CONFIG_IRQ_TIMER5</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER5_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER6</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER6_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER7</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER7_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER8</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER8_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER9</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER9_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER10</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER10_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER11</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER11_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PROG0_INTA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG0_INTA_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR6</span><span class="p">(((</span><span class="n">CONFIG_IRQ_PROG0_INTB</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG0_INTB_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PROG1_INTA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG1_INTA_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PROG1_INTB</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG1_INTB_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PROG2_INTA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG2_INTA_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PROG2_INTB</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG2_INTB_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_WRRD0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_WRRD0_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA1_WRRD1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA1_WRRD1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_DMA2_WRRD0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_WRRD0_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR7</span><span class="p">(((</span><span class="n">CONFIG_IRQ_DMA2_WRRD1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA2_WRRD1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_IMDMA_WRRD0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_IMDMA_WRRD0_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_IMDMA_WRRD1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_IMDMA_WRRD1_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_WDTIMER</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_WDTIMER_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RESERVED_1_POS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RESERVED_2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SUPPLE_0_POS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SUPPLE_1_POS</span><span class="p">));</span>

	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
