0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU.v,1675314182,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,,ALU,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,1675314182,verilog,,,,RICV_tb,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.sim/sim_1/behav/xsim/glbl.v,1675314182,verilog,,,,glbl,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/ALU_control_tb.v,1675326238,verilog,,,,ALU_control_tb,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/cu_tb.v,1675321513,verilog,,,,cu_tb,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/imm_gen_tb.v,1675330751,verilog,,,,imm_gen_tb,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/mux4_tb.v,1675331414,verilog,,,,mux4_tb,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sources_1/new/ALU_control_gen.v,1675314182,verilog,,C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/ALU_control_tb.v,,ALU_control_gen,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sources_1/new/control_unit.v,1675314473,verilog,,C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/cu_tb.v,,control_unit,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sources_1/new/immediate_data_gen.v,1675314182,verilog,,C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/imm_gen_tb.v,,immediate_data_gen,,,,,,,,
C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sources_1/new/mux_4.v,1675314399,verilog,,C:/Users/Chathuni/Documents/RISCV-implementation/RISCV.srcs/sim_1/new/mux4_tb.v,,mux_4,,,,,,,,
