
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={5,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={5,rS,rT,offset}                               IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={5,rS,rT,offset}                              Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={5,rS,rT,offset}                              Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= IR_ID.Out20_16=>GPR.RReg2                              Premise(F12)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F13)
	S21= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F14)
	S22= FU.OutID1=>A_EX.In                                     Premise(F15)
	S23= GPR.Rdata2=>FU.InID2                                   Premise(F16)
	S24= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F17)
	S25= FU.OutID2=>B_EX.In                                     Premise(F18)
	S26= IR_ID.Out=>IR_EX.In                                    Premise(F19)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F20)
	S28= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S29= IR_EX.Out=>FU.IR_EX                                    Premise(F22)
	S30= IR_EX.Out31_26=>CU_EX.Op                               Premise(F23)
	S31= IR_EX.Out15_0=>SEXT.In                                 Premise(F24)
	S32= PC.CIA=>ALU.A                                          Premise(F25)
	S33= SEXT.Out=>ALU.B                                        Premise(F26)
	S34= ALU.Out=>ALUOut_MEM.In                                 Premise(F27)
	S35= A_EX.Out=>CMPU.A                                       Premise(F28)
	S36= B_EX.Out=>CMPU.B                                       Premise(F29)
	S37= CMPU.zero=>ConditionReg_MEM.In                         Premise(F30)
	S38= IR_EX.Out=>IR_MEM.In                                   Premise(F31)
	S39= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S40= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F33)
	S41= ALUOut_MEM.Out=>PC.In                                  Premise(F34)
	S42= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F35)
	S43= IR_MEM.Out=>IR_WB.In                                   Premise(F36)
	S44= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F37)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F38)
	S46= IR_WB.Out31_26=>CU_WB.Op                               Premise(F39)
	S47= CtrlPC=0                                               Premise(F40)
	S48= CtrlPCInc=1                                            Premise(F41)
	S49= PC[Out]=addr+4                                         PC-Inc(S1,S47,S48)
	S50= PC[CIA]=addr                                           PC-Inc(S1,S47,S48)
	S51= CtrlIMem=0                                             Premise(F42)
	S52= IMem[{pid,addr}]={5,rS,rT,offset}                      IMem-Hold(S2,S51)
	S53= CtrlASIDIn=0                                           Premise(F43)
	S54= CtrlCP0=0                                              Premise(F44)
	S55= CP0[ASID]=pid                                          CP0-Hold(S0,S54)
	S56= CtrlEPCIn=0                                            Premise(F45)
	S57= CtrlExCodeIn=0                                         Premise(F46)
	S58= CtrlIR_ID=1                                            Premise(F47)
	S59= [IR_ID]={5,rS,rT,offset}                               IR_ID-Write(S13,S58)
	S60= CtrlGPR=0                                              Premise(F48)
	S61= CtrlA_EX=0                                             Premise(F49)
	S62= CtrlB_EX=0                                             Premise(F50)
	S63= CtrlIR_EX=0                                            Premise(F51)
	S64= CtrlALUOut_MEM=0                                       Premise(F52)
	S65= CtrlConditionReg_MEM=0                                 Premise(F53)
	S66= CtrlIR_MEM=0                                           Premise(F54)
	S67= CtrlIR_WB=0                                            Premise(F55)
	S68= CtrlConditionReg_WB=0                                  Premise(F56)
	S69= GPR[rS]=a                                              Premise(F57)
	S70= GPR[rT]=b                                              Premise(F58)

ID	S71= PC.Out=addr+4                                          PC-Out(S49)
	S72= PC.CIA=addr                                            PC-Out(S50)
	S73= PC.CIA31_28=addr[31:28]                                PC-Out(S50)
	S74= CP0.ASID=pid                                           CP0-Read-ASID(S55)
	S75= IR_ID.Out={5,rS,rT,offset}                             IR-Out(S59)
	S76= IR_ID.Out31_26=5                                       IR-Out(S59)
	S77= IR_ID.Out25_21=rS                                      IR-Out(S59)
	S78= IR_ID.Out20_16=rT                                      IR-Out(S59)
	S79= IR_ID.Out15_0=offset                                   IR-Out(S59)
	S80= PC.Out=>IMem.RAddr                                     Premise(F59)
	S81= IMem.RAddr=addr+4                                      Path(S71,S80)
	S82= CP0.ASID=>IMem.ASID                                    Premise(F60)
	S83= IMem.ASID=pid                                          Path(S74,S82)
	S84= IMem.Out=>FU.IR_IF                                     Premise(F61)
	S85= IMem.Out=>IR_ID.In                                     Premise(F62)
	S86= FU.Halt_IF=>CU_IF.Halt                                 Premise(F63)
	S87= FU.Bub_IF=>CU_IF.Bub                                   Premise(F64)
	S88= IR_ID.Out=>FU.IR_ID                                    Premise(F65)
	S89= FU.IR_ID={5,rS,rT,offset}                              Path(S75,S88)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S91= CU_ID.Op=5                                             Path(S76,S90)
	S92= IR_ID.Out25_21=>GPR.RReg1                              Premise(F67)
	S93= GPR.RReg1=rS                                           Path(S77,S92)
	S94= GPR.Rdata1=a                                           GPR-Read(S93,S69)
	S95= IR_ID.Out20_16=>GPR.RReg2                              Premise(F68)
	S96= GPR.RReg2=rT                                           Path(S78,S95)
	S97= GPR.Rdata2=b                                           GPR-Read(S96,S70)
	S98= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S99= FU.InID1=a                                             Path(S94,S98)
	S100= FU.OutID1=FU(a)                                       FU-Forward(S99)
	S101= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F70)
	S102= FU.InID1_RReg=rS                                      Path(S77,S101)
	S103= FU.OutID1=>A_EX.In                                    Premise(F71)
	S104= A_EX.In=FU(a)                                         Path(S100,S103)
	S105= GPR.Rdata2=>FU.InID2                                  Premise(F72)
	S106= FU.InID2=b                                            Path(S97,S105)
	S107= FU.OutID2=FU(b)                                       FU-Forward(S106)
	S108= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F73)
	S109= FU.InID2_RReg=rT                                      Path(S78,S108)
	S110= FU.OutID2=>B_EX.In                                    Premise(F74)
	S111= B_EX.In=FU(b)                                         Path(S107,S110)
	S112= IR_ID.Out=>IR_EX.In                                   Premise(F75)
	S113= IR_EX.In={5,rS,rT,offset}                             Path(S75,S112)
	S114= FU.Halt_ID=>CU_ID.Halt                                Premise(F76)
	S115= FU.Bub_ID=>CU_ID.Bub                                  Premise(F77)
	S116= IR_EX.Out=>FU.IR_EX                                   Premise(F78)
	S117= IR_EX.Out31_26=>CU_EX.Op                              Premise(F79)
	S118= IR_EX.Out15_0=>SEXT.In                                Premise(F80)
	S119= PC.CIA=>ALU.A                                         Premise(F81)
	S120= ALU.A=addr                                            Path(S72,S119)
	S121= SEXT.Out=>ALU.B                                       Premise(F82)
	S122= ALU.Out=>ALUOut_MEM.In                                Premise(F83)
	S123= A_EX.Out=>CMPU.A                                      Premise(F84)
	S124= B_EX.Out=>CMPU.B                                      Premise(F85)
	S125= CMPU.zero=>ConditionReg_MEM.In                        Premise(F86)
	S126= IR_EX.Out=>IR_MEM.In                                  Premise(F87)
	S127= IR_MEM.Out=>FU.IR_MEM                                 Premise(F88)
	S128= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F89)
	S129= ALUOut_MEM.Out=>PC.In                                 Premise(F90)
	S130= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F91)
	S131= IR_MEM.Out=>IR_WB.In                                  Premise(F92)
	S132= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F93)
	S133= IR_WB.Out=>FU.IR_WB                                   Premise(F94)
	S134= IR_WB.Out31_26=>CU_WB.Op                              Premise(F95)
	S135= CtrlPC=0                                              Premise(F96)
	S136= CtrlPCInc=0                                           Premise(F97)
	S137= PC[CIA]=addr                                          PC-Hold(S50,S136)
	S138= PC[Out]=addr+4                                        PC-Hold(S49,S135,S136)
	S139= CtrlIMem=0                                            Premise(F98)
	S140= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S52,S139)
	S141= CtrlASIDIn=0                                          Premise(F99)
	S142= CtrlCP0=0                                             Premise(F100)
	S143= CP0[ASID]=pid                                         CP0-Hold(S55,S142)
	S144= CtrlEPCIn=0                                           Premise(F101)
	S145= CtrlExCodeIn=0                                        Premise(F102)
	S146= CtrlIR_ID=0                                           Premise(F103)
	S147= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S59,S146)
	S148= CtrlGPR=0                                             Premise(F104)
	S149= GPR[rS]=a                                             GPR-Hold(S69,S148)
	S150= GPR[rT]=b                                             GPR-Hold(S70,S148)
	S151= CtrlA_EX=1                                            Premise(F105)
	S152= [A_EX]=FU(a)                                          A_EX-Write(S104,S151)
	S153= CtrlB_EX=1                                            Premise(F106)
	S154= [B_EX]=FU(b)                                          B_EX-Write(S111,S153)
	S155= CtrlIR_EX=1                                           Premise(F107)
	S156= [IR_EX]={5,rS,rT,offset}                              IR_EX-Write(S113,S155)
	S157= CtrlALUOut_MEM=0                                      Premise(F108)
	S158= CtrlConditionReg_MEM=0                                Premise(F109)
	S159= CtrlIR_MEM=0                                          Premise(F110)
	S160= CtrlIR_WB=0                                           Premise(F111)
	S161= CtrlConditionReg_WB=0                                 Premise(F112)

EX	S162= PC.CIA=addr                                           PC-Out(S137)
	S163= PC.CIA31_28=addr[31:28]                               PC-Out(S137)
	S164= PC.Out=addr+4                                         PC-Out(S138)
	S165= CP0.ASID=pid                                          CP0-Read-ASID(S143)
	S166= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S147)
	S167= IR_ID.Out31_26=5                                      IR-Out(S147)
	S168= IR_ID.Out25_21=rS                                     IR-Out(S147)
	S169= IR_ID.Out20_16=rT                                     IR-Out(S147)
	S170= IR_ID.Out15_0=offset                                  IR-Out(S147)
	S171= A_EX.Out=FU(a)                                        A_EX-Out(S152)
	S172= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S152)
	S173= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S152)
	S174= B_EX.Out=FU(b)                                        B_EX-Out(S154)
	S175= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S154)
	S176= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S154)
	S177= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S156)
	S178= IR_EX.Out31_26=5                                      IR_EX-Out(S156)
	S179= IR_EX.Out25_21=rS                                     IR_EX-Out(S156)
	S180= IR_EX.Out20_16=rT                                     IR_EX-Out(S156)
	S181= IR_EX.Out15_0=offset                                  IR_EX-Out(S156)
	S182= PC.Out=>IMem.RAddr                                    Premise(F113)
	S183= IMem.RAddr=addr+4                                     Path(S164,S182)
	S184= CP0.ASID=>IMem.ASID                                   Premise(F114)
	S185= IMem.ASID=pid                                         Path(S165,S184)
	S186= IMem.Out=>FU.IR_IF                                    Premise(F115)
	S187= IMem.Out=>IR_ID.In                                    Premise(F116)
	S188= FU.Halt_IF=>CU_IF.Halt                                Premise(F117)
	S189= FU.Bub_IF=>CU_IF.Bub                                  Premise(F118)
	S190= IR_ID.Out=>FU.IR_ID                                   Premise(F119)
	S191= FU.IR_ID={5,rS,rT,offset}                             Path(S166,S190)
	S192= IR_ID.Out31_26=>CU_ID.Op                              Premise(F120)
	S193= CU_ID.Op=5                                            Path(S167,S192)
	S194= IR_ID.Out25_21=>GPR.RReg1                             Premise(F121)
	S195= GPR.RReg1=rS                                          Path(S168,S194)
	S196= GPR.Rdata1=a                                          GPR-Read(S195,S149)
	S197= IR_ID.Out20_16=>GPR.RReg2                             Premise(F122)
	S198= GPR.RReg2=rT                                          Path(S169,S197)
	S199= GPR.Rdata2=b                                          GPR-Read(S198,S150)
	S200= GPR.Rdata1=>FU.InID1                                  Premise(F123)
	S201= FU.InID1=a                                            Path(S196,S200)
	S202= FU.OutID1=FU(a)                                       FU-Forward(S201)
	S203= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F124)
	S204= FU.InID1_RReg=rS                                      Path(S168,S203)
	S205= FU.OutID1=>A_EX.In                                    Premise(F125)
	S206= A_EX.In=FU(a)                                         Path(S202,S205)
	S207= GPR.Rdata2=>FU.InID2                                  Premise(F126)
	S208= FU.InID2=b                                            Path(S199,S207)
	S209= FU.OutID2=FU(b)                                       FU-Forward(S208)
	S210= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F127)
	S211= FU.InID2_RReg=rT                                      Path(S169,S210)
	S212= FU.OutID2=>B_EX.In                                    Premise(F128)
	S213= B_EX.In=FU(b)                                         Path(S209,S212)
	S214= IR_ID.Out=>IR_EX.In                                   Premise(F129)
	S215= IR_EX.In={5,rS,rT,offset}                             Path(S166,S214)
	S216= FU.Halt_ID=>CU_ID.Halt                                Premise(F130)
	S217= FU.Bub_ID=>CU_ID.Bub                                  Premise(F131)
	S218= IR_EX.Out=>FU.IR_EX                                   Premise(F132)
	S219= FU.IR_EX={5,rS,rT,offset}                             Path(S177,S218)
	S220= IR_EX.Out31_26=>CU_EX.Op                              Premise(F133)
	S221= CU_EX.Op=5                                            Path(S178,S220)
	S222= IR_EX.Out15_0=>SEXT.In                                Premise(F134)
	S223= SEXT.In=offset                                        Path(S181,S222)
	S224= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S223)
	S225= PC.CIA=>ALU.A                                         Premise(F135)
	S226= ALU.A=addr                                            Path(S162,S225)
	S227= SEXT.Out=>ALU.B                                       Premise(F136)
	S228= ALU.B={14{offset[15]},offset,2{0}}                    Path(S224,S227)
	S229= ALU.Func=6'b010010                                    Premise(F137)
	S230= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S226,S228)
	S231= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S226,S228)
	S232= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S226,S228)
	S233= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S226,S228)
	S234= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S226,S228)
	S235= ALU.Out=>ALUOut_MEM.In                                Premise(F138)
	S236= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S230,S235)
	S237= A_EX.Out=>CMPU.A                                      Premise(F139)
	S238= CMPU.A=FU(a)                                          Path(S171,S237)
	S239= B_EX.Out=>CMPU.B                                      Premise(F140)
	S240= CMPU.B=FU(b)                                          Path(S174,S239)
	S241= CMPU.Func=6'b000011                                   Premise(F141)
	S242= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S238,S240)
	S243= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S238,S240)
	S244= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S238,S240)
	S245= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S238,S240)
	S246= CMPU.zero=>ConditionReg_MEM.In                        Premise(F142)
	S247= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S243,S246)
	S248= IR_EX.Out=>IR_MEM.In                                  Premise(F143)
	S249= IR_MEM.In={5,rS,rT,offset}                            Path(S177,S248)
	S250= FU.InEX_WReg=5'b00000                                 Premise(F144)
	S251= IR_MEM.Out=>FU.IR_MEM                                 Premise(F145)
	S252= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F146)
	S253= ALUOut_MEM.Out=>PC.In                                 Premise(F147)
	S254= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F148)
	S255= IR_MEM.Out=>IR_WB.In                                  Premise(F149)
	S256= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F150)
	S257= IR_WB.Out=>FU.IR_WB                                   Premise(F151)
	S258= IR_WB.Out31_26=>CU_WB.Op                              Premise(F152)
	S259= CtrlPC=0                                              Premise(F153)
	S260= CtrlPCInc=0                                           Premise(F154)
	S261= PC[CIA]=addr                                          PC-Hold(S137,S260)
	S262= PC[Out]=addr+4                                        PC-Hold(S138,S259,S260)
	S263= CtrlIMem=0                                            Premise(F155)
	S264= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S140,S263)
	S265= CtrlASIDIn=0                                          Premise(F156)
	S266= CtrlCP0=0                                             Premise(F157)
	S267= CP0[ASID]=pid                                         CP0-Hold(S143,S266)
	S268= CtrlEPCIn=0                                           Premise(F158)
	S269= CtrlExCodeIn=0                                        Premise(F159)
	S270= CtrlIR_ID=0                                           Premise(F160)
	S271= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S147,S270)
	S272= CtrlGPR=0                                             Premise(F161)
	S273= GPR[rS]=a                                             GPR-Hold(S149,S272)
	S274= GPR[rT]=b                                             GPR-Hold(S150,S272)
	S275= CtrlA_EX=0                                            Premise(F162)
	S276= [A_EX]=FU(a)                                          A_EX-Hold(S152,S275)
	S277= CtrlB_EX=0                                            Premise(F163)
	S278= [B_EX]=FU(b)                                          B_EX-Hold(S154,S277)
	S279= CtrlIR_EX=0                                           Premise(F164)
	S280= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S156,S279)
	S281= CtrlALUOut_MEM=1                                      Premise(F165)
	S282= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S236,S281)
	S283= CtrlConditionReg_MEM=1                                Premise(F166)
	S284= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S247,S283)
	S285= CtrlIR_MEM=1                                          Premise(F167)
	S286= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Write(S249,S285)
	S287= CtrlIR_WB=0                                           Premise(F168)
	S288= CtrlConditionReg_WB=0                                 Premise(F169)

MEM	S289= PC.CIA=addr                                           PC-Out(S261)
	S290= PC.CIA31_28=addr[31:28]                               PC-Out(S261)
	S291= PC.Out=addr+4                                         PC-Out(S262)
	S292= CP0.ASID=pid                                          CP0-Read-ASID(S267)
	S293= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S271)
	S294= IR_ID.Out31_26=5                                      IR-Out(S271)
	S295= IR_ID.Out25_21=rS                                     IR-Out(S271)
	S296= IR_ID.Out20_16=rT                                     IR-Out(S271)
	S297= IR_ID.Out15_0=offset                                  IR-Out(S271)
	S298= A_EX.Out=FU(a)                                        A_EX-Out(S276)
	S299= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S276)
	S300= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S276)
	S301= B_EX.Out=FU(b)                                        B_EX-Out(S278)
	S302= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S278)
	S303= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S278)
	S304= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S280)
	S305= IR_EX.Out31_26=5                                      IR_EX-Out(S280)
	S306= IR_EX.Out25_21=rS                                     IR_EX-Out(S280)
	S307= IR_EX.Out20_16=rT                                     IR_EX-Out(S280)
	S308= IR_EX.Out15_0=offset                                  IR_EX-Out(S280)
	S309= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S282)
	S310= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S282)
	S311= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S282)
	S312= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S284)
	S313= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S284)
	S314= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S284)
	S315= IR_MEM.Out={5,rS,rT,offset}                           IR_MEM-Out(S286)
	S316= IR_MEM.Out31_26=5                                     IR_MEM-Out(S286)
	S317= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S286)
	S318= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S286)
	S319= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S286)
	S320= PC.Out=>IMem.RAddr                                    Premise(F170)
	S321= IMem.RAddr=addr+4                                     Path(S291,S320)
	S322= CP0.ASID=>IMem.ASID                                   Premise(F171)
	S323= IMem.ASID=pid                                         Path(S292,S322)
	S324= IMem.Out=>FU.IR_IF                                    Premise(F172)
	S325= IMem.Out=>IR_ID.In                                    Premise(F173)
	S326= FU.Halt_IF=>CU_IF.Halt                                Premise(F174)
	S327= FU.Bub_IF=>CU_IF.Bub                                  Premise(F175)
	S328= IR_ID.Out=>FU.IR_ID                                   Premise(F176)
	S329= FU.IR_ID={5,rS,rT,offset}                             Path(S293,S328)
	S330= IR_ID.Out31_26=>CU_ID.Op                              Premise(F177)
	S331= CU_ID.Op=5                                            Path(S294,S330)
	S332= IR_ID.Out25_21=>GPR.RReg1                             Premise(F178)
	S333= GPR.RReg1=rS                                          Path(S295,S332)
	S334= GPR.Rdata1=a                                          GPR-Read(S333,S273)
	S335= IR_ID.Out20_16=>GPR.RReg2                             Premise(F179)
	S336= GPR.RReg2=rT                                          Path(S296,S335)
	S337= GPR.Rdata2=b                                          GPR-Read(S336,S274)
	S338= GPR.Rdata1=>FU.InID1                                  Premise(F180)
	S339= FU.InID1=a                                            Path(S334,S338)
	S340= FU.OutID1=FU(a)                                       FU-Forward(S339)
	S341= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F181)
	S342= FU.InID1_RReg=rS                                      Path(S295,S341)
	S343= FU.OutID1=>A_EX.In                                    Premise(F182)
	S344= A_EX.In=FU(a)                                         Path(S340,S343)
	S345= GPR.Rdata2=>FU.InID2                                  Premise(F183)
	S346= FU.InID2=b                                            Path(S337,S345)
	S347= FU.OutID2=FU(b)                                       FU-Forward(S346)
	S348= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F184)
	S349= FU.InID2_RReg=rT                                      Path(S296,S348)
	S350= FU.OutID2=>B_EX.In                                    Premise(F185)
	S351= B_EX.In=FU(b)                                         Path(S347,S350)
	S352= IR_ID.Out=>IR_EX.In                                   Premise(F186)
	S353= IR_EX.In={5,rS,rT,offset}                             Path(S293,S352)
	S354= FU.Halt_ID=>CU_ID.Halt                                Premise(F187)
	S355= FU.Bub_ID=>CU_ID.Bub                                  Premise(F188)
	S356= IR_EX.Out=>FU.IR_EX                                   Premise(F189)
	S357= FU.IR_EX={5,rS,rT,offset}                             Path(S304,S356)
	S358= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S359= CU_EX.Op=5                                            Path(S305,S358)
	S360= IR_EX.Out15_0=>SEXT.In                                Premise(F191)
	S361= SEXT.In=offset                                        Path(S308,S360)
	S362= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S361)
	S363= PC.CIA=>ALU.A                                         Premise(F192)
	S364= ALU.A=addr                                            Path(S289,S363)
	S365= SEXT.Out=>ALU.B                                       Premise(F193)
	S366= ALU.B={14{offset[15]},offset,2{0}}                    Path(S362,S365)
	S367= ALU.Out=>ALUOut_MEM.In                                Premise(F194)
	S368= A_EX.Out=>CMPU.A                                      Premise(F195)
	S369= CMPU.A=FU(a)                                          Path(S298,S368)
	S370= B_EX.Out=>CMPU.B                                      Premise(F196)
	S371= CMPU.B=FU(b)                                          Path(S301,S370)
	S372= CMPU.zero=>ConditionReg_MEM.In                        Premise(F197)
	S373= IR_EX.Out=>IR_MEM.In                                  Premise(F198)
	S374= IR_MEM.In={5,rS,rT,offset}                            Path(S304,S373)
	S375= IR_MEM.Out=>FU.IR_MEM                                 Premise(F199)
	S376= FU.IR_MEM={5,rS,rT,offset}                            Path(S315,S375)
	S377= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F200)
	S378= CU_MEM.Op=5                                           Path(S316,S377)
	S379= ALUOut_MEM.Out=>PC.In                                 Premise(F201)
	S380= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S309,S379)
	S381= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F202)
	S382= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S312,S381)
	S383= IR_MEM.Out=>IR_WB.In                                  Premise(F203)
	S384= IR_WB.In={5,rS,rT,offset}                             Path(S315,S383)
	S385= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F204)
	S386= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S312,S385)
	S387= FU.InMEM_WReg=5'b00000                                Premise(F205)
	S388= IR_WB.Out=>FU.IR_WB                                   Premise(F206)
	S389= IR_WB.Out31_26=>CU_WB.Op                              Premise(F207)
	S390= CtrlPC=1                                              Premise(F208)
	S391= CtrlPCInc=0                                           Premise(F209)
	S392= PC[CIA]=addr                                          PC-Hold(S261,S391)
	S393= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S380,S390,S391)
	S394= CtrlIMem=0                                            Premise(F210)
	S395= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S264,S394)
	S396= CtrlASIDIn=0                                          Premise(F211)
	S397= CtrlCP0=0                                             Premise(F212)
	S398= CP0[ASID]=pid                                         CP0-Hold(S267,S397)
	S399= CtrlEPCIn=0                                           Premise(F213)
	S400= CtrlExCodeIn=0                                        Premise(F214)
	S401= CtrlIR_ID=0                                           Premise(F215)
	S402= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S271,S401)
	S403= CtrlGPR=0                                             Premise(F216)
	S404= GPR[rS]=a                                             GPR-Hold(S273,S403)
	S405= GPR[rT]=b                                             GPR-Hold(S274,S403)
	S406= CtrlA_EX=0                                            Premise(F217)
	S407= [A_EX]=FU(a)                                          A_EX-Hold(S276,S406)
	S408= CtrlB_EX=0                                            Premise(F218)
	S409= [B_EX]=FU(b)                                          B_EX-Hold(S278,S408)
	S410= CtrlIR_EX=0                                           Premise(F219)
	S411= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S280,S410)
	S412= CtrlALUOut_MEM=0                                      Premise(F220)
	S413= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S282,S412)
	S414= CtrlConditionReg_MEM=0                                Premise(F221)
	S415= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S284,S414)
	S416= CtrlIR_MEM=0                                          Premise(F222)
	S417= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S286,S416)
	S418= CtrlIR_WB=1                                           Premise(F223)
	S419= [IR_WB]={5,rS,rT,offset}                              IR_WB-Write(S384,S418)
	S420= CtrlConditionReg_WB=1                                 Premise(F224)
	S421= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S386,S420)

WB	S422= PC.CIA=addr                                           PC-Out(S392)
	S423= PC.CIA31_28=addr[31:28]                               PC-Out(S392)
	S424= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S393)
	S425= CP0.ASID=pid                                          CP0-Read-ASID(S398)
	S426= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S402)
	S427= IR_ID.Out31_26=5                                      IR-Out(S402)
	S428= IR_ID.Out25_21=rS                                     IR-Out(S402)
	S429= IR_ID.Out20_16=rT                                     IR-Out(S402)
	S430= IR_ID.Out15_0=offset                                  IR-Out(S402)
	S431= A_EX.Out=FU(a)                                        A_EX-Out(S407)
	S432= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S407)
	S433= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S407)
	S434= B_EX.Out=FU(b)                                        B_EX-Out(S409)
	S435= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S409)
	S436= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S409)
	S437= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S411)
	S438= IR_EX.Out31_26=5                                      IR_EX-Out(S411)
	S439= IR_EX.Out25_21=rS                                     IR_EX-Out(S411)
	S440= IR_EX.Out20_16=rT                                     IR_EX-Out(S411)
	S441= IR_EX.Out15_0=offset                                  IR_EX-Out(S411)
	S442= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S413)
	S443= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S413)
	S444= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S413)
	S445= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S415)
	S446= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S415)
	S447= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S415)
	S448= IR_MEM.Out={5,rS,rT,offset}                           IR_MEM-Out(S417)
	S449= IR_MEM.Out31_26=5                                     IR_MEM-Out(S417)
	S450= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S417)
	S451= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S417)
	S452= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S417)
	S453= IR_WB.Out={5,rS,rT,offset}                            IR-Out(S419)
	S454= IR_WB.Out31_26=5                                      IR-Out(S419)
	S455= IR_WB.Out25_21=rS                                     IR-Out(S419)
	S456= IR_WB.Out20_16=rT                                     IR-Out(S419)
	S457= IR_WB.Out15_0=offset                                  IR-Out(S419)
	S458= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S421)
	S459= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S421)
	S460= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S421)
	S461= PC.Out=>IMem.RAddr                                    Premise(F225)
	S462= IMem.RAddr=addr+{14{offset[15]},offset,2{0}}          Path(S424,S461)
	S463= CP0.ASID=>IMem.ASID                                   Premise(F226)
	S464= IMem.ASID=pid                                         Path(S425,S463)
	S465= IMem.Out=>FU.IR_IF                                    Premise(F227)
	S466= IMem.Out=>IR_ID.In                                    Premise(F228)
	S467= FU.Halt_IF=>CU_IF.Halt                                Premise(F229)
	S468= FU.Bub_IF=>CU_IF.Bub                                  Premise(F230)
	S469= IR_ID.Out=>FU.IR_ID                                   Premise(F231)
	S470= FU.IR_ID={5,rS,rT,offset}                             Path(S426,S469)
	S471= IR_ID.Out31_26=>CU_ID.Op                              Premise(F232)
	S472= CU_ID.Op=5                                            Path(S427,S471)
	S473= IR_ID.Out25_21=>GPR.RReg1                             Premise(F233)
	S474= GPR.RReg1=rS                                          Path(S428,S473)
	S475= GPR.Rdata1=a                                          GPR-Read(S474,S404)
	S476= IR_ID.Out20_16=>GPR.RReg2                             Premise(F234)
	S477= GPR.RReg2=rT                                          Path(S429,S476)
	S478= GPR.Rdata2=b                                          GPR-Read(S477,S405)
	S479= GPR.Rdata1=>FU.InID1                                  Premise(F235)
	S480= FU.InID1=a                                            Path(S475,S479)
	S481= FU.OutID1=FU(a)                                       FU-Forward(S480)
	S482= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F236)
	S483= FU.InID1_RReg=rS                                      Path(S428,S482)
	S484= FU.OutID1=>A_EX.In                                    Premise(F237)
	S485= A_EX.In=FU(a)                                         Path(S481,S484)
	S486= GPR.Rdata2=>FU.InID2                                  Premise(F238)
	S487= FU.InID2=b                                            Path(S478,S486)
	S488= FU.OutID2=FU(b)                                       FU-Forward(S487)
	S489= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F239)
	S490= FU.InID2_RReg=rT                                      Path(S429,S489)
	S491= FU.OutID2=>B_EX.In                                    Premise(F240)
	S492= B_EX.In=FU(b)                                         Path(S488,S491)
	S493= IR_ID.Out=>IR_EX.In                                   Premise(F241)
	S494= IR_EX.In={5,rS,rT,offset}                             Path(S426,S493)
	S495= FU.Halt_ID=>CU_ID.Halt                                Premise(F242)
	S496= FU.Bub_ID=>CU_ID.Bub                                  Premise(F243)
	S497= IR_EX.Out=>FU.IR_EX                                   Premise(F244)
	S498= FU.IR_EX={5,rS,rT,offset}                             Path(S437,S497)
	S499= IR_EX.Out31_26=>CU_EX.Op                              Premise(F245)
	S500= CU_EX.Op=5                                            Path(S438,S499)
	S501= IR_EX.Out15_0=>SEXT.In                                Premise(F246)
	S502= SEXT.In=offset                                        Path(S441,S501)
	S503= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S502)
	S504= PC.CIA=>ALU.A                                         Premise(F247)
	S505= ALU.A=addr                                            Path(S422,S504)
	S506= SEXT.Out=>ALU.B                                       Premise(F248)
	S507= ALU.B={14{offset[15]},offset,2{0}}                    Path(S503,S506)
	S508= ALU.Out=>ALUOut_MEM.In                                Premise(F249)
	S509= A_EX.Out=>CMPU.A                                      Premise(F250)
	S510= CMPU.A=FU(a)                                          Path(S431,S509)
	S511= B_EX.Out=>CMPU.B                                      Premise(F251)
	S512= CMPU.B=FU(b)                                          Path(S434,S511)
	S513= CMPU.zero=>ConditionReg_MEM.In                        Premise(F252)
	S514= IR_EX.Out=>IR_MEM.In                                  Premise(F253)
	S515= IR_MEM.In={5,rS,rT,offset}                            Path(S437,S514)
	S516= IR_MEM.Out=>FU.IR_MEM                                 Premise(F254)
	S517= FU.IR_MEM={5,rS,rT,offset}                            Path(S448,S516)
	S518= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F255)
	S519= CU_MEM.Op=5                                           Path(S449,S518)
	S520= ALUOut_MEM.Out=>PC.In                                 Premise(F256)
	S521= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S442,S520)
	S522= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F257)
	S523= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S445,S522)
	S524= IR_MEM.Out=>IR_WB.In                                  Premise(F258)
	S525= IR_WB.In={5,rS,rT,offset}                             Path(S448,S524)
	S526= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F259)
	S527= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S445,S526)
	S528= IR_WB.Out=>FU.IR_WB                                   Premise(F260)
	S529= FU.IR_WB={5,rS,rT,offset}                             Path(S453,S528)
	S530= IR_WB.Out31_26=>CU_WB.Op                              Premise(F261)
	S531= CU_WB.Op=5                                            Path(S454,S530)
	S532= FU.InWB_WReg=5'b00000                                 Premise(F262)
	S533= CtrlPC=0                                              Premise(F263)
	S534= CtrlPCInc=0                                           Premise(F264)
	S535= PC[CIA]=addr                                          PC-Hold(S392,S534)
	S536= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S393,S533,S534)
	S537= CtrlIMem=0                                            Premise(F265)
	S538= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S395,S537)
	S539= CtrlASIDIn=0                                          Premise(F266)
	S540= CtrlCP0=0                                             Premise(F267)
	S541= CP0[ASID]=pid                                         CP0-Hold(S398,S540)
	S542= CtrlEPCIn=0                                           Premise(F268)
	S543= CtrlExCodeIn=0                                        Premise(F269)
	S544= CtrlIR_ID=0                                           Premise(F270)
	S545= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S402,S544)
	S546= CtrlGPR=0                                             Premise(F271)
	S547= GPR[rS]=a                                             GPR-Hold(S404,S546)
	S548= GPR[rT]=b                                             GPR-Hold(S405,S546)
	S549= CtrlA_EX=0                                            Premise(F272)
	S550= [A_EX]=FU(a)                                          A_EX-Hold(S407,S549)
	S551= CtrlB_EX=0                                            Premise(F273)
	S552= [B_EX]=FU(b)                                          B_EX-Hold(S409,S551)
	S553= CtrlIR_EX=0                                           Premise(F274)
	S554= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S411,S553)
	S555= CtrlALUOut_MEM=0                                      Premise(F275)
	S556= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S413,S555)
	S557= CtrlConditionReg_MEM=0                                Premise(F276)
	S558= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S415,S557)
	S559= CtrlIR_MEM=0                                          Premise(F277)
	S560= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S417,S559)
	S561= CtrlIR_WB=0                                           Premise(F278)
	S562= [IR_WB]={5,rS,rT,offset}                              IR_WB-Hold(S419,S561)
	S563= CtrlConditionReg_WB=0                                 Premise(F279)
	S564= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S421,S563)

POST	S535= PC[CIA]=addr                                          PC-Hold(S392,S534)
	S536= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S393,S533,S534)
	S538= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S395,S537)
	S541= CP0[ASID]=pid                                         CP0-Hold(S398,S540)
	S545= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S402,S544)
	S547= GPR[rS]=a                                             GPR-Hold(S404,S546)
	S548= GPR[rT]=b                                             GPR-Hold(S405,S546)
	S550= [A_EX]=FU(a)                                          A_EX-Hold(S407,S549)
	S552= [B_EX]=FU(b)                                          B_EX-Hold(S409,S551)
	S554= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S411,S553)
	S556= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S413,S555)
	S558= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S415,S557)
	S560= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S417,S559)
	S562= [IR_WB]={5,rS,rT,offset}                              IR_WB-Hold(S419,S561)
	S564= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S421,S563)

