/*
*   Copyright 2017 NXP
*/

#ifndef __CPUDEFS_H__
#define __CPUDEFS_H__

#ifdef __cplusplus
extern "C"
{
#endif

    #define LED0                        43U
    #define LED1                        44U
    #define LED2                        45U

    #define HWRGM_FES_DEFAULT           0x0000
    #define CGM_SC_DC0_3_DEFAULT        0x80010000

    #define CPU2_ENABLE                 0x00000000 /* CPU0 is enabled              */
    #define CPU0_ENABLE                 0x00000001 /* CPU2 is enabled              */
    #define MPC574xx_ID                 0x015A0000 /* RCHW boot ID for MPC574xx devices    */

    #define RCHWDATA_Init()  \
    RCHWDATA const unsigned int RCHW2=(const unsigned int)__start; /*/ entry point /*/\
    RCHWDATA const unsigned int RCHW1=RCHW_VAL; 

    #define HWINTC_INTERRUPTS    (1024U)

    /* INTC has some unimplemented inputs (the registers PSR, PRC_SEL are not
       implemented for these inputs). Following array contains bit set where
       each bit corresponds to an INTC input with number of the bit.
       If the value of bit is 1 - INTC input is implemented, 0 - INTC input is
       not implemented */
    #define AVAL_INTC_TABLE { \
        0xff, 0xff, 0x00, 0x00, 0xf1, 0x00, 0xf0, 0xff, /*   0.. 63 */ \
        0xff, 0xff, 0x1f, 0x00, 0x00, 0x00, 0x00, 0x00, /*  64..127 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, /* 128..191 */ \
        0x00, 0x00, 0x00, 0x0f, 0x3c, 0x00, 0x7c, 0xf8, /* 192..255 */ \
        0xf8, 0xf0, 0xe1, 0xc3, 0x07, 0x00, 0x00, 0x00, /* 256..319 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x77, /* 320..383 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 384..447 */ \
        0xe0, 0x7f, 0x00, 0x60, 0x00, 0x03, 0x77, 0x77, /* 448..511 */ \
        0x00, 0xff, 0xe7, 0xff, 0xfc, 0x1f, 0x00, 0xfc, /* 512..575 */ \
        0xc0, 0x0f, 0x3c, 0xfc, 0xfb, 0xe9, 0x0f, 0x7f, /* 576..639 */ \
        0x08, 0x80, 0xff, 0xdf, 0xff, 0x0f, 0x00, 0xf0, /* 640..703 */ \
        0xff, 0xf7, 0xff, 0x17, 0x00, 0x00, 0x00, 0x00, /* 704..765 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 704..765 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 704..765 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 766..829 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 830..893 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 894..957 */ \
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 956..1021 */ \
        0x00                                            /* 1022..1023 */ \
    }

    /* Definition is used in FreeRTOSConfig.h */
    #define configCPU_CLOCK_HZ                         ((unsigned portLONG ) 8000000 )
    /* Panther specific: pit channel to use 0-3 */
    #define configUSE_PIT_CHANNEL                     3
    #define MAX_PIT_CHANNEL                           3

#ifdef __cplusplus
}
#endif

#endif/*__CPUDEFS_H__*/