\hypertarget{struct_p_o_r_t1___type}{}\doxysection{P\+O\+R\+T1\+\_\+\+Type Struct Reference}
\label{struct_p_o_r_t1___type}\index{PORT1\_Type@{PORT1\_Type}}


Port 1 (P\+O\+R\+T1)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for P\+O\+R\+T1\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=165pt]{struct_p_o_r_t1___type__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_ae6f9750515e76d4ce139dc3f8597e6aa}{O\+UT}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_ac2bd4b7c59f1c3da1ed2ca030b92f563}{O\+MR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_afc6990655fbe52cb3bd1ad22ef0c3aa9}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_ac6811ed8816dd5a10717cd9b45766365}{I\+O\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a2019bb9710f74e0ce8b6f79b3038810e}{I\+O\+C\+R4}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_af25c71a7750b54ae112421376916293e}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a532fee3b28fc5a135242b6923b1f7a96}{IN}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a7c665e08af52bbd3c212e17b2e6ebdae}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a0553ee8d86006fdd2397b614be5a5724}{P\+H\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a75a08da09918c5b9dd09780f5ee9ab31}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_ac9e334dc4a4e447c01cb44fd08ceb96f}{P\+D\+I\+SC}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a0f6a46552efdf73b1c1e984b3edc8ab1}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_a9bb1905a8efe3a4b3d21f737c5cfe6bc}{P\+PS}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t1___type_abe2df8ffe646453322fbefe7171d4f11}{H\+W\+S\+EL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Port 1 (P\+O\+R\+T1) 

Definition at line 752 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t1___type_abe2df8ffe646453322fbefe7171d4f11}\label{struct_p_o_r_t1___type_abe2df8ffe646453322fbefe7171d4f11}} 
\index{PORT1\_Type@{PORT1\_Type}!HWSEL@{HWSEL}}
\index{HWSEL@{HWSEL}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{HWSEL}{HWSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+H\+W\+S\+EL}

(@ 0x40040174) Port 1 Pin Hardware Select Register ~\newline
 

Definition at line 766 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a532fee3b28fc5a135242b6923b1f7a96}\label{struct_p_o_r_t1___type_a532fee3b28fc5a135242b6923b1f7a96}} 
\index{PORT1\_Type@{PORT1\_Type}!IN@{IN}}
\index{IN@{IN}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+IN}

(@ 0x40040124) Port 1 Input Register ~\newline
 

Definition at line 759 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_ac6811ed8816dd5a10717cd9b45766365}\label{struct_p_o_r_t1___type_ac6811ed8816dd5a10717cd9b45766365}} 
\index{PORT1\_Type@{PORT1\_Type}!IOCR0@{IOCR0}}
\index{IOCR0@{IOCR0}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR0}{IOCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+I\+O\+C\+R0}

(@ 0x40040110) Port 1 Input/\+Output Control Register 0 ~\newline
 

Definition at line 756 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a2019bb9710f74e0ce8b6f79b3038810e}\label{struct_p_o_r_t1___type_a2019bb9710f74e0ce8b6f79b3038810e}} 
\index{PORT1\_Type@{PORT1\_Type}!IOCR4@{IOCR4}}
\index{IOCR4@{IOCR4}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR4}{IOCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+I\+O\+C\+R4}

(@ 0x40040114) Port 1 Input/\+Output Control Register 4 ~\newline
 

Definition at line 757 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_ac2bd4b7c59f1c3da1ed2ca030b92f563}\label{struct_p_o_r_t1___type_ac2bd4b7c59f1c3da1ed2ca030b92f563}} 
\index{PORT1\_Type@{PORT1\_Type}!OMR@{OMR}}
\index{OMR@{OMR}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{OMR}{OMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+O\+MR}

(@ 0x40040104) Port 1 Output Modification Register ~\newline
 

Definition at line 754 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_ae6f9750515e76d4ce139dc3f8597e6aa}\label{struct_p_o_r_t1___type_ae6f9750515e76d4ce139dc3f8597e6aa}} 
\index{PORT1\_Type@{PORT1\_Type}!OUT@{OUT}}
\index{OUT@{OUT}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{OUT}{OUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+O\+UT}

$<$ (@ 0x40040100) P\+O\+R\+T1 Structure ~\newline
 (@ 0x40040100) Port 1 Output Register ~\newline
 

Definition at line 753 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_ac9e334dc4a4e447c01cb44fd08ceb96f}\label{struct_p_o_r_t1___type_ac9e334dc4a4e447c01cb44fd08ceb96f}} 
\index{PORT1\_Type@{PORT1\_Type}!PDISC@{PDISC}}
\index{PDISC@{PDISC}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{PDISC}{PDISC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+P\+D\+I\+SC}

(@ 0x40040160) Port 1 Pin Function Decision Control Register ~\newline
 

Definition at line 763 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a0553ee8d86006fdd2397b614be5a5724}\label{struct_p_o_r_t1___type_a0553ee8d86006fdd2397b614be5a5724}} 
\index{PORT1\_Type@{PORT1\_Type}!PHCR0@{PHCR0}}
\index{PHCR0@{PHCR0}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{PHCR0}{PHCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+P\+H\+C\+R0}

(@ 0x40040140) Port 1 Pad Hysteresis Control Register 0 ~\newline
 

Definition at line 761 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a9bb1905a8efe3a4b3d21f737c5cfe6bc}\label{struct_p_o_r_t1___type_a9bb1905a8efe3a4b3d21f737c5cfe6bc}} 
\index{PORT1\_Type@{PORT1\_Type}!PPS@{PPS}}
\index{PPS@{PPS}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{PPS}{PPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+P\+PS}

(@ 0x40040170) Port 1 Pin Power Save Register ~\newline
 

Definition at line 765 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_afc6990655fbe52cb3bd1ad22ef0c3aa9}\label{struct_p_o_r_t1___type_afc6990655fbe52cb3bd1ad22ef0c3aa9}} 
\index{PORT1\_Type@{PORT1\_Type}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}



Definition at line 755 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_af25c71a7750b54ae112421376916293e}\label{struct_p_o_r_t1___type_af25c71a7750b54ae112421376916293e}} 
\index{PORT1\_Type@{PORT1\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}3\mbox{]}}



Definition at line 758 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a7c665e08af52bbd3c212e17b2e6ebdae}\label{struct_p_o_r_t1___type_a7c665e08af52bbd3c212e17b2e6ebdae}} 
\index{PORT1\_Type@{PORT1\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}6\mbox{]}}



Definition at line 760 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a75a08da09918c5b9dd09780f5ee9ab31}\label{struct_p_o_r_t1___type_a75a08da09918c5b9dd09780f5ee9ab31}} 
\index{PORT1\_Type@{PORT1\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}7\mbox{]}}



Definition at line 762 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t1___type_a0f6a46552efdf73b1c1e984b3edc8ab1}\label{struct_p_o_r_t1___type_a0f6a46552efdf73b1c1e984b3edc8ab1}} 
\index{PORT1\_Type@{PORT1\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!PORT1\_Type@{PORT1\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T1\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}3\mbox{]}}



Definition at line 764 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
