# mixsignalfpga
Mixed Signal SoC (RISC-V based Core + PLL) on FPGA

### ABOUT THE WORKSHOP
Mixed Signal SoC (RISC-V based Core + PLL) on FPGA
### AUTHOR OF THE WORKSHOP
#### Shivani Shah
#### Mr. Kunal Ghosh
Co-founder of VLSI System Design (VSD) Corporation Private Limited
#### Mr. Steve Hoover
Founder of RedwoodEDA Inc.
### AGENDA
 [Day 1 : ](#Day1)
  * [L1 - Introduction](#L1-Introduction)
  * [L2 - RVMYTH RISC-V Core](#L2-RVMYTH-RISC-V-Core)
  * [L3 - TL Verilog](#L3-TL-Verilog)
  * [L4 Why FPGAs?](#L4-Why-FPGAs?)
  * [L5 - Makerchip](#L5-Makerchip)
  * [L6 - TLV to RTL](#L6-TLV-to-RTL)
  * [L7 - iverilog Simulation](#L7-iverilog-Simulation)
  * [L8 - FPGA - Steps To Create project](#L8-FPGA-Steps-To-Create-project)
  * [L9 - FPGA - Steps To Generate IPs](#L9-FPGA-Steps-To-Generate-IPs)
  * [L10 - FPGA - RTL Simulation](#L10-FPGA-RTL-Simulation)
  * [L11 - FPGA - Synthesis](#L11-FPGA-Synthesis)
  * [L12 - FPGA - Implementation And Timing Analysis](#L12-FPGA-Implementation-And-Timing-Analysis)
  * [L13 - FPGA - Bit Stream Generation FPGA Programming And ILA](#L13-FPGA-Bit-Stream-Generation-FPGA-Programming-And-ILA)
## L1 Introduction 
![](mixfpga/mixfpga.png)
## L2 RVMYTH RISC-V Core
## L3 TL Verilog
## L4 Why FPGAs?
## L5 Makerchip
## L6 TLV to RTL
![](mixfpga/mixfpga_vfiles.png)
![](mixfpga/mixfpga_vfiles_rvmyth.png)
## L7 iverilog Simulation
![](mixfpga/mixfpga_vfiles_gtkwave.png)
![](mixfpga/mixfpga_gtkwave_decimal.png)
![](mixfpga/mixfpga_gtkwave_analog.png)
## L8 FPGA Steps To Create project
![](mixfpga/mixfpga_vivado_project.png)
![](mixfpga/mixfpga_vivado_addfiles.png)
![](mixfpga/mixfpga_vivado_top_SoCv.png)
![](mixfpga/mixfpga_vivado_headerinrvmyth.png)
## L9 FPGA Steps To Generate IPs
![](mixfpga/mixfpga_vivado_ippll.png)
![](mixfpga/mixfpga_vivado_ippllbufin.png)
![](mixfpga/mixfpga_vivado_ila.png)
![](mixfpga/mixfpga_vivado_tb.png)
## L10 FPGA RTL Simulation
![](mixfpga/mixfpga_vivado_runsimulation.png)
![](mixfpga2/mixfpga_vivado_frequencyanalog.png)
![](mixfpga2/mixfpga_vivado_constraint.png)
## L11 FPGA Synthesis
![](mixfpga2/mixfpga_vivado_synthesiscomplete.png)
## L12 FPGA Implementation And Timing Analysis
![mixfpga_vivado_‫implementationfail](https://user-images.githubusercontent.com/93269547/171042124-ef2cba44-1be1-4463-a8c9-192a43aa0210.png)
![mixfpga_vivado_‫holdviolations](https://user-images.githubusercontent.com/93269547/171042146-f7cf61ad-2112-4187-bf86-1eeff1539363.png)
![mixfpga_vivado_‫holdviolationspath69](https://user-images.githubusercontent.com/93269547/171042225-d52fa449-370c-495b-9269-7cf22adc31d9.png)
![mixfpga_vivado_‫constraintedited](https://user-images.githubusercontent.com/93269547/171042246-e9bb9c7b-d0aa-4d51-b5bd-d43ba4a56c64.png)
![](mixfpga2/mixfpga_vivado_implementationcomplete.png)
![](mixfpga2/mixfpga_vivado_implementationcomplete2.png)
## L13 FPGA Bit Stream Generation FPGA Programming And ILA
![](mixfpga2/mixfpga_vivado_generatebitstream.png)
![](mixfpga2/mixfpga_vivado_openmanager.png)
![](mixfpga2/mixfpga_vivado_noboard.png)



