// Seed: 2065260819
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always forever id_4 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_8 = id_4; 1 && 1; id_5 = id_7) begin
    always_comb @(*);
  end
  reg id_9 = id_7;
  module_0(
      id_6, id_2, id_2, id_9, id_6, id_6, id_6, id_2, id_6
  ); id_10 :
  assert property (@(posedge 1) id_10)
  else begin
    if (1) begin
      `define pp_11 0
    end else id_5 <= 1'b0;
    id_4 <= id_7;
  end
endmodule
