<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenAirInterface: DCI2_5MHz_4A_TDD Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structDCI2__5MHz__4A__TDD.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DCI2_5MHz_4A_TDD Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 45 bits)  
 <a href="structDCI2__5MHz__4A__TDD.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af999ee330b1f02a62ed814668c8a6b8a"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#af999ee330b1f02a62ed814668c8a6b8a">padding</a>:19</td></tr>
<tr class="memdesc:af999ee330b1f02a62ed814668c8a6b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">padding for 64-bit  <a href="structDCI2__5MHz__4A__TDD.html#af999ee330b1f02a62ed814668c8a6b8a">More...</a><br /></td></tr>
<tr class="separator:af999ee330b1f02a62ed814668c8a6b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da1c4801378568132c788d643cf851"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">tpmi</a>:6</td></tr>
<tr class="memdesc:a91da1c4801378568132c788d643cf851"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPMI information for precoding.  <a href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">More...</a><br /></td></tr>
<tr class="separator:a91da1c4801378568132c788d643cf851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748d4b581a20759cc3d7b60e7f9f639d"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">rv2</a>:2</td></tr>
<tr class="memdesc:a748d4b581a20759cc3d7b60e7f9f639d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 2.  <a href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">More...</a><br /></td></tr>
<tr class="separator:a748d4b581a20759cc3d7b60e7f9f639d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d28e57b573cd5a78deb4dcdc6201a66"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">ndi2</a>:1</td></tr>
<tr class="memdesc:a4d28e57b573cd5a78deb4dcdc6201a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 2.  <a href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">More...</a><br /></td></tr>
<tr class="separator:a4d28e57b573cd5a78deb4dcdc6201a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83b8696052aee363d5a3bec0764967a"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">mcs2</a>:5</td></tr>
<tr class="memdesc:ae83b8696052aee363d5a3bec0764967a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 2.  <a href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">More...</a><br /></td></tr>
<tr class="separator:ae83b8696052aee363d5a3bec0764967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab366749404e6e08d0abc054617523e57"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">rv1</a>:2</td></tr>
<tr class="memdesc:ab366749404e6e08d0abc054617523e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 1.  <a href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">More...</a><br /></td></tr>
<tr class="separator:ab366749404e6e08d0abc054617523e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e56bc707281ae546c0e05bd7dca70d"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">ndi1</a>:1</td></tr>
<tr class="memdesc:a34e56bc707281ae546c0e05bd7dca70d"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 1.  <a href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">More...</a><br /></td></tr>
<tr class="separator:a34e56bc707281ae546c0e05bd7dca70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834f5f98948e1b4ee4779a992c14b264"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">mcs1</a>:5</td></tr>
<tr class="memdesc:a834f5f98948e1b4ee4779a992c14b264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 1.  <a href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">More...</a><br /></td></tr>
<tr class="separator:a834f5f98948e1b4ee4779a992c14b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1af41a32d4e7b6477743753af0e5e"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">tb_swap</a>:1</td></tr>
<tr class="memdesc:aa7c1af41a32d4e7b6477743753af0e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TB swap.  <a href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">More...</a><br /></td></tr>
<tr class="separator:aa7c1af41a32d4e7b6477743753af0e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4e7c5d7e51d73cf9ad45d298b30485"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">harq_pid</a>:4</td></tr>
<tr class="memdesc:a6e4e7c5d7e51d73cf9ad45d298b30485"><td class="mdescLeft">&#160;</td><td class="mdescRight">HARQ Process.  <a href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">More...</a><br /></td></tr>
<tr class="separator:a6e4e7c5d7e51d73cf9ad45d298b30485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5a00f5ac6d269b50724aeab6fd062f"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">dai</a>:2</td></tr>
<tr class="memdesc:a9a5a00f5ac6d269b50724aeab6fd062f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Downlink Assignment Index.  <a href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">More...</a><br /></td></tr>
<tr class="separator:a9a5a00f5ac6d269b50724aeab6fd062f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e134b0edab4b575068cb141ad2a5ada"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">TPC</a>:2</td></tr>
<tr class="memdesc:a5e134b0edab4b575068cb141ad2a5ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">More...</a><br /></td></tr>
<tr class="separator:a5e134b0edab4b575068cb141ad2a5ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f79c79cc5289508e8a6355e949acd8f"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">rballoc</a>:13</td></tr>
<tr class="memdesc:a2f79c79cc5289508e8a6355e949acd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RB Assignment (ceil(log2(N_RB_DL/P)) bits)  <a href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">More...</a><br /></td></tr>
<tr class="separator:a2f79c79cc5289508e8a6355e949acd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121a16a6001fb246a9fdd6c3a200babd"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">rah</a>:1</td></tr>
<tr class="memdesc:a121a16a6001fb246a9fdd6c3a200babd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resource Allocation Header.  <a href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">More...</a><br /></td></tr>
<tr class="separator:a121a16a6001fb246a9fdd6c3a200babd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 45 bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01155">1155</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af999ee330b1f02a62ed814668c8a6b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af999ee330b1f02a62ed814668c8a6b8a">&#9670;&nbsp;</a></span>padding</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::padding</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>padding for 64-bit </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01157">1157</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a91da1c4801378568132c788d643cf851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91da1c4801378568132c788d643cf851">&#9670;&nbsp;</a></span>tpmi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::tpmi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TPMI information for precoding. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01159">1159</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a748d4b581a20759cc3d7b60e7f9f639d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748d4b581a20759cc3d7b60e7f9f639d">&#9670;&nbsp;</a></span>rv2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::rv2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01161">1161</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a4d28e57b573cd5a78deb4dcdc6201a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d28e57b573cd5a78deb4dcdc6201a66">&#9670;&nbsp;</a></span>ndi2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::ndi2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01163">1163</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="ae83b8696052aee363d5a3bec0764967a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83b8696052aee363d5a3bec0764967a">&#9670;&nbsp;</a></span>mcs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::mcs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01165">1165</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="ab366749404e6e08d0abc054617523e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab366749404e6e08d0abc054617523e57">&#9670;&nbsp;</a></span>rv1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::rv1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01167">1167</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a34e56bc707281ae546c0e05bd7dca70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e56bc707281ae546c0e05bd7dca70d">&#9670;&nbsp;</a></span>ndi1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::ndi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01169">1169</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a834f5f98948e1b4ee4779a992c14b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834f5f98948e1b4ee4779a992c14b264">&#9670;&nbsp;</a></span>mcs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::mcs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01171">1171</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="aa7c1af41a32d4e7b6477743753af0e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1af41a32d4e7b6477743753af0e5e">&#9670;&nbsp;</a></span>tb_swap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::tb_swap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TB swap. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01173">1173</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a6e4e7c5d7e51d73cf9ad45d298b30485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4e7c5d7e51d73cf9ad45d298b30485">&#9670;&nbsp;</a></span>harq_pid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::harq_pid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HARQ Process. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01175">1175</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a9a5a00f5ac6d269b50724aeab6fd062f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5a00f5ac6d269b50724aeab6fd062f">&#9670;&nbsp;</a></span>dai</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::dai</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Downlink Assignment Index. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01177">1177</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a5e134b0edab4b575068cb141ad2a5ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e134b0edab4b575068cb141ad2a5ada">&#9670;&nbsp;</a></span>TPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::TPC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Control. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01179">1179</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a2f79c79cc5289508e8a6355e949acd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f79c79cc5289508e8a6355e949acd8f">&#9670;&nbsp;</a></span>rballoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::rballoc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RB Assignment (ceil(log2(N_RB_DL/P)) bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01181">1181</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a121a16a6001fb246a9fdd6c3a200babd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121a16a6001fb246a9fdd6c3a200babd">&#9670;&nbsp;</a></span>rah</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_4A_TDD::rah</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resource Allocation Header. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01183">1183</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a></li>
    <li class="footer">Generated on Mon Jul 5 2021 11:23:14 for OpenAirInterface by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
