\hypertarget{struct_w_w_d_g___type_def}{}\section{W\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_w_w_d_g___type_def}\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}


Window W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{C\+FR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Window W\+A\+T\+C\+H\+D\+OG. 

\subsection{Member Data Documentation}
\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!C\+FR@{C\+FR}}
\index{C\+FR@{C\+FR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+FR}{CFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+W\+D\+G\+\_\+\+Type\+Def\+::\+C\+FR}\hypertarget{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{}\label{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}
W\+W\+DG Configuration register, Address offset\+: 0x04 \index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+W\+D\+G\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{}\label{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}
W\+W\+DG Control register, Address offset\+: 0x00 \index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+W\+D\+G\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{}\label{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}
W\+W\+DG Status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
