module test (
   input  logic           clk_i,
   input  logic           rst_ni,	
   input  logic  [31:0]  io_sw_i,

   output logic  [31:0]  pc_debug_o,
   output logic  [31:0]  io_lcd_o,
   output logic  [31:0]  io_ledg_o,
   output logic  [31:0]  io_ledr_o,
   output logic  [31:0]  io_hex0_o,
   output logic  [31:0]  io_hex1_o,
   output logic  [31:0]  io_hex2_o,
   output logic  [31:0]  io_hex3_o,
   output logic  [31:0]  io_hex4_o,
   output logic  [31:0]  io_hex5_o,
   output logic  [31:0]  io_hex6_o,
   output logic  [31:0]  io_hex7_o
);
single_cycle single_cycle_1
endmodule
