// Seed: 2148982323
module module_0;
  logic [-1 'd0 : 1] id_1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  uwire id_2,
    output uwire id_3,
    output tri0  id_4
);
  always @(negedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  always @(negedge id_2) begin : LABEL_1
    $clog2(60);
    ;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor  id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  wire id_3,
    output tri  id_4
);
  wire [1 'b0 : "" -  1] id_6 = 1'b0 == id_0;
  module_0 modCall_1 ();
  wire id_7;
endmodule
