{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 10 22:39:08 2022 " "Info: Processing started: Mon Jan 10 22:39:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eJsv32k -c eJsv32k " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eJsv32k -c eJsv32k" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ushifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ushifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ushifter " "Info: Found entity 1: ushifter" {  } { { "ushifter.v" "" { Text "C:/altera/qdesigns60/eJsv32k/ushifter.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/altera/qdesigns60/eJsv32k/shifter.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_memory " "Info: Found entity 1: ram_memory" {  } { { "ram_memory.v" "" { Text "C:/altera/qdesigns60/eJsv32k/ram_memory.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/qdesigns60/eJsv32k/mult.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide C:/altera/qdesigns60/eJsv32k/divide.v " "Warning: Entity \"divide\" obtained from \"C:/altera/qdesigns60/eJsv32k/divide.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/altera/qdesigns60/eJsv32k/divide.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eJsv32k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eJsv32k.v" { { "Info" "ISGN_ENTITY_NAME" "1 eJsv32k " "Info: Found entity 1: eJsv32k" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "eJsv32k " "Info: Elaborating entity \"eJsv32k\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 eJsv32k.v(143) " "Warning (10230): Verilog HDL assignment warning at eJsv32k.v(143): truncated value with size 6 to match size of target (3)" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(199) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(199): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(224) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(224): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(246) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(246): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(256) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(256): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 256 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(273) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(273): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(308) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(308): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(344) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(344): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 344 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(384) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(384): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 384 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(396) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(396): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 396 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(409) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(409): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 409 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(422) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(422): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(435) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(435): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 435 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(448) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(448): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 448 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(461) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(461): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(474) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(474): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 474 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(488) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(488): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 488 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(502) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(502): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 502 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(516) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(516): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 516 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(530) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(530): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 530 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(540) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(540): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(560) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(560): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 560 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(571) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(571): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 571 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eJsv32k.v(586) " "Info (10264): Verilog HDL Case Statement information at eJsv32k.v(586): all case item expressions in this case statement are onehot" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 586 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 eJsv32k.v(661) " "Warning (10230): Verilog HDL assignment warning at eJsv32k.v(661): truncated value with size 32 to match size of target (5)" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 eJsv32k.v(663) " "Warning (10230): Verilog HDL assignment warning at eJsv32k.v(663): truncated value with size 32 to match size of target (5)" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 eJsv32k.v(667) " "Warning (10230): Verilog HDL assignment warning at eJsv32k.v(667): truncated value with size 32 to match size of target (5)" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 eJsv32k.v(669) " "Warning (10230): Verilog HDL assignment warning at eJsv32k.v(669): truncated value with size 32 to match size of target (5)" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_memory ram_memory:ram_memory_inst " "Info: Elaborating entity \"ram_memory\" for hierarchy \"ram_memory:ram_memory_inst\"" {  } { { "eJsv32k.v" "ram_memory_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 111 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_memory:ram_memory_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_memory.v" "altsyncram_component" { Text "C:/altera/qdesigns60/eJsv32k/ram_memory.v" 71 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_memory:ram_memory_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_memory.v" "" { Text "C:/altera/qdesigns60/eJsv32k/ram_memory.v" 71 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqc1 " "Info: Found entity 1: altsyncram_gqc1" {  } { { "db/altsyncram_gqc1.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/altsyncram_gqc1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqc1 ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated " "Info: Elaborating entity \"altsyncram_gqc1\" for hierarchy \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3pa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3pa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3pa " "Info: Found entity 1: decode_3pa" {  } { { "db/decode_3pa.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/decode_3pa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|decode_3pa:decode3 " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|decode_3pa:decode3\"" {  } { { "db/altsyncram_gqc1.tdf" "decode3" { Text "C:/altera/qdesigns60/eJsv32k/db/altsyncram_gqc1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|decode_3pa:deep_decode " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|decode_3pa:deep_decode\"" {  } { { "db/altsyncram_gqc1.tdf" "deep_decode" { Text "C:/altera/qdesigns60/eJsv32k/db/altsyncram_gqc1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_jjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jjb " "Info: Found entity 1: mux_jjb" {  } { { "db/mux_jjb.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/mux_jjb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jjb ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|mux_jjb:mux2 " "Info: Elaborating entity \"mux_jjb\" for hierarchy \"ram_memory:ram_memory_inst\|altsyncram:altsyncram_component\|altsyncram_gqc1:auto_generated\|mux_jjb:mux2\"" {  } { { "db/altsyncram_gqc1.tdf" "mux2" { Text "C:/altera/qdesigns60/eJsv32k/db/altsyncram_gqc1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_inst " "Info: Elaborating entity \"mult\" for hierarchy \"mult:mult_inst\"" {  } { { "eJsv32k.v" "mult_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 116 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 281 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:mult_inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mult:mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "C:/altera/qdesigns60/eJsv32k/mult.v" 55 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:mult_inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mult:mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "C:/altera/qdesigns60/eJsv32k/mult.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fbo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fbo " "Info: Found entity 1: mult_fbo" {  } { { "db/mult_fbo.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/mult_fbo.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fbo mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_fbo:auto_generated " "Info: Elaborating entity \"mult_fbo\" for hierarchy \"mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_fbo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:divide_inst " "Info: Elaborating entity \"divide\" for hierarchy \"divide:divide_inst\"" {  } { { "eJsv32k.v" "divide_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 122 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_divide.tdf" 116 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divide:divide_inst\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"divide:divide_inst\|lpm_divide:lpm_divide_component\"" {  } { { "divide.v" "lpm_divide_component" { Text "C:/altera/qdesigns60/eJsv32k/divide.v" 59 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "divide:divide_inst\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"divide:divide_inst\|lpm_divide:lpm_divide_component\"" {  } { { "divide.v" "" { Text "C:/altera/qdesigns60/eJsv32k/divide.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9s.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h9s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9s " "Info: Found entity 1: lpm_divide_h9s" {  } { { "db/lpm_divide_h9s.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/lpm_divide_h9s.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_h9s divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated " "Info: Elaborating entity \"lpm_divide_h9s\" for hierarchy \"divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_divide.tdf" 145 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_4dg divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider " "Info: Elaborating entity \"abs_divider_4dg\" for hierarchy \"divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider\"" {  } { { "db/lpm_divide_h9s.tdf" "divider" { Text "C:/altera/qdesigns60/eJsv32k/db/lpm_divide_h9s.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m6f " "Info: Found entity 1: alt_u_div_m6f" {  } { { "db/alt_u_div_m6f.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/alt_u_div_m6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_m6f divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider\|alt_u_div_m6f:divider " "Info: Elaborating entity \"alt_u_div_m6f\" for hierarchy \"divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider\|alt_u_div_m6f:divider\"" {  } { { "db/abs_divider_4dg.tdf" "divider" { Text "C:/altera/qdesigns60/eJsv32k/db/abs_divider_4dg.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2t9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2t9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2t9 " "Info: Found entity 1: lpm_abs_2t9" {  } { { "db/lpm_abs_2t9.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/lpm_abs_2t9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_2t9 divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider\|lpm_abs_2t9:my_abs_den " "Info: Elaborating entity \"lpm_abs_2t9\" for hierarchy \"divide:divide_inst\|lpm_divide:lpm_divide_component\|lpm_divide_h9s:auto_generated\|abs_divider_4dg:divider\|lpm_abs_2t9:my_abs_den\"" {  } { { "db/abs_divider_4dg.tdf" "my_abs_den" { Text "C:/altera/qdesigns60/eJsv32k/db/abs_divider_4dg.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_inst " "Info: Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_inst\"" {  } { { "eJsv32k.v" "shifter_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 128 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_clshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_clshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift " "Info: Found entity 1: lpm_clshift" {  } { { "lpm_clshift.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_clshift.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shifter:shifter_inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"shifter:shifter_inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "shifter.v" "lpm_clshift_component" { Text "C:/altera/qdesigns60/eJsv32k/shifter.v" 60 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "shifter:shifter_inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"shifter:shifter_inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "shifter.v" "" { Text "C:/altera/qdesigns60/eJsv32k/shifter.v" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ushifter ushifter:ushifter_inst " "Info: Elaborating entity \"ushifter\" for hierarchy \"ushifter:ushifter_inst\"" {  } { { "eJsv32k.v" "ushifter_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 133 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ushifter:ushifter_inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ushifter:ushifter_inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "ushifter.v" "lpm_clshift_component" { Text "C:/altera/qdesigns60/eJsv32k/ushifter.v" 59 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ushifter:ushifter_inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ushifter:ushifter_inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "ushifter.v" "" { Text "C:/altera/qdesigns60/eJsv32k/ushifter.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "result mult_inst 32 64 " "Warning: Port \"result\" on the entity instantiation of \"mult_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 64.  Extra bits will be left dangling without any fanout logic." {  } { { "eJsv32k.v" "mult_inst" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 116 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0}
{ "Warning" "WOPT_ROM_FUNCTIONALITY_CHANGE_ALTSYNCRAM" "WideOr3~257 " "Warning: Created node \"WideOr3~257\" as a ROM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block. Power-up state differs from the original design." {  } { { "eJsv32k.v" "WideOr3~257" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 181 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a ROM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block. Power-up state differs from the original design." 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|eJsv32k\|phase 6 " "Info: State machine \"\|eJsv32k\|phase\" contains 6 states" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|eJsv32k\|data_sel 4 " "Info: State machine \"\|eJsv32k\|data_sel\" contains 4 states" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|eJsv32k\|phase " "Info: Selected Auto state machine encoding method for state machine \"\|eJsv32k\|phase\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|eJsv32k\|phase " "Info: Encoding result for state machine \"\|eJsv32k\|phase\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.101 " "Info: Encoded state bit \"phase.101\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.001 " "Info: Encoded state bit \"phase.001\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.010 " "Info: Encoded state bit \"phase.010\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.011 " "Info: Encoded state bit \"phase.011\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.100 " "Info: Encoded state bit \"phase.100\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "phase.000 " "Info: Encoded state bit \"phase.000\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.000 000000 " "Info: State \"\|eJsv32k\|phase.000\" uses code string \"000000\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.100 000011 " "Info: State \"\|eJsv32k\|phase.100\" uses code string \"000011\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.011 000101 " "Info: State \"\|eJsv32k\|phase.011\" uses code string \"000101\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.010 001001 " "Info: State \"\|eJsv32k\|phase.010\" uses code string \"001001\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.001 010001 " "Info: State \"\|eJsv32k\|phase.001\" uses code string \"010001\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|phase.101 100001 " "Info: State \"\|eJsv32k\|phase.101\" uses code string \"100001\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 85 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|eJsv32k\|data_sel " "Info: Selected Auto state machine encoding method for state machine \"\|eJsv32k\|data_sel\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|eJsv32k\|data_sel " "Info: Encoding result for state machine \"\|eJsv32k\|data_sel\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_sel.00 " "Info: Encoded state bit \"data_sel.00\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_sel.10 " "Info: Encoded state bit \"data_sel.10\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_sel.01 " "Info: Encoded state bit \"data_sel.01\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_sel.11 " "Info: Encoded state bit \"data_sel.11\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|data_sel.11 0000 " "Info: State \"\|eJsv32k\|data_sel.11\" uses code string \"0000\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|data_sel.01 0011 " "Info: State \"\|eJsv32k\|data_sel.01\" uses code string \"0011\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|data_sel.10 0101 " "Info: State \"\|eJsv32k\|data_sel.10\" uses code string \"0101\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|eJsv32k\|data_sel.00 1001 " "Info: State \"\|eJsv32k\|data_sel.00\" uses code string \"1001\"" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 86 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "WideOr3~257 256 6 " "Info: Inferred altsyncram megafunction (OPERATION_MODE=ROM, NUMWORDS_A=256, WIDTH_A=6) from the following design logic: \"WideOr3~257\"" {  } { { "eJsv32k.v" "WideOr3~257" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 181 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (OPERATION_MODE=ROM, NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:WideOr3_rtl_0 " "Info: Elaborated megafunction instantiation \"altsyncram:WideOr3_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vju.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vju.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vju " "Info: Found entity 1: altsyncram_vju" {  } { { "db/altsyncram_vju.tdf" "" { Text "C:/altera/qdesigns60/eJsv32k/db/altsyncram_vju.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 636 -1 0 } } { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 636 -1 0 } } { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 636 -1 0 } } { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 636 -1 0 } } { "eJsv32k.v" "" { Text "C:/altera/qdesigns60/eJsv32k/eJsv32k.v" 636 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "7264 " "Info: Implemented 7264 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "166 " "Info: Implemented 166 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "7066 " "Info: Implemented 7066 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "22 " "Info: Implemented 22 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0} { "Info" "ISCL_SCL_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 10 22:41:08 2022 " "Info: Processing ended: Mon Jan 10 22:41:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Info: Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
