/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_15z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_13z ^ celloutsig_0_5z;
  assign celloutsig_0_13z = celloutsig_0_0z[1] ^ in_data[92];
  assign celloutsig_1_2z = celloutsig_1_0z[0] ^ celloutsig_1_1z[11];
  assign celloutsig_1_8z = ! celloutsig_1_5z[5:3];
  assign celloutsig_0_14z = ! celloutsig_0_12z[14:11];
  assign celloutsig_0_17z = ! { celloutsig_0_12z[15:10], celloutsig_0_12z[16:14], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_27z = ! { celloutsig_0_22z[6:5], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[116:102] * { celloutsig_1_1z[12:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_6z[0], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z } * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign { celloutsig_0_12z[13:10], celloutsig_0_12z[16:14] } = { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z } * { in_data[92:88], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_17z, 1'h0, celloutsig_0_4z } * { celloutsig_0_13z, 1'h0, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[184:163] * in_data[152:131];
  assign celloutsig_1_6z = celloutsig_1_5z[10] ? { celloutsig_1_5z[13:11], 1'h1, celloutsig_1_5z[9], celloutsig_1_3z, celloutsig_1_2z } : celloutsig_1_5z[6:0];
  assign celloutsig_1_9z = celloutsig_1_5z[7] ? { celloutsig_1_6z, celloutsig_1_4z } : { in_data[130], celloutsig_1_6z };
  assign celloutsig_1_15z = celloutsig_1_6z[1] ? celloutsig_1_1z[19:15] : { celloutsig_1_0z[16:13], celloutsig_1_2z };
  assign celloutsig_0_22z = in_data[45] ? { celloutsig_0_15z[7:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_14z } : { celloutsig_0_18z, celloutsig_0_0z, 1'h0, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[125] ? in_data[155:136] : in_data[121:102];
  assign celloutsig_0_3z = ~^ { in_data[73:68], celloutsig_0_13z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_15z[3:0], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_5z = ~^ { in_data[68:61], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_12z[16:14], 1'h0, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_12z[12:10], celloutsig_0_12z[16:14], 1'h0 };
  assign celloutsig_0_20z = ~^ { celloutsig_0_15z[1], celloutsig_0_0z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_12z[16:15], celloutsig_0_19z };
  assign celloutsig_0_2z = ~^ in_data[13:2];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[47:43];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_15z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_12z[16:14], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_4z = ~((in_data[23] & in_data[55]) | (celloutsig_0_13z & celloutsig_0_13z));
  assign celloutsig_0_16z = ~((celloutsig_0_2z & celloutsig_0_13z) | (celloutsig_0_4z & celloutsig_0_10z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[113]) | (celloutsig_1_1z[6] & celloutsig_1_2z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[18] & celloutsig_1_0z[19]) | (celloutsig_1_2z & celloutsig_1_0z[8]));
  assign celloutsig_0_12z[9:0] = { celloutsig_0_12z[16:14], 2'h0, celloutsig_0_13z, 1'h0, celloutsig_0_10z, celloutsig_0_5z, 1'h0 };
  assign { out_data[150:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
