# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_7_3_D_Latch.srcs/sources_1/new/D_Latch.v" \
"../../../../project_7_3_D_Latch.srcs/sim_1/new/D_Latch_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
