// Seed: 1058224442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_11;
  assign id_3  = 1;
  assign id_10 = id_7;
  tri0 id_12;
  reg  id_14;
  always @(posedge 1 or 1 or negedge id_14) id_14 <= 1;
  assign id_12 = id_13 ? id_9 : 1'd0;
  assign id_11 = (1 == 1);
  supply1 id_15;
  id_16 :
  assert property (@(posedge id_16) id_3)
  else disable id_17;
  assign id_15 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_7,
      id_14,
      id_12,
      id_6,
      id_14,
      id_12,
      id_2
  );
  wire id_15;
endmodule
