
library ieee;
use ieee.std_logic_1164.all;

entity LHI_convert is
	port (X: in std_logic_vector(8 downto 0);
	Y: out std_logic_vector(15 downto 0));
end entity LHI_Format;

architecture LHI_convert_arc of LHI_convert is

begin

	Y(15) <= X(8);
	Y(14) <= X(8);
	Y(13) <= X(8);
	Y(12) <= X(8);
	Y(11) <= X(8);
	Y(10) <= X(8);
	Y(9) <= X(8);
	Y(8) <= X(8);
	Y(7) <= X(8);
	Y(6) <= X(8);
	Y(5) <= X(8);
	Y(4) <= X(8);
	Y(3) <= X(8);
	Y(2) <= X(8);
	Y(1) <= X(8);
	Y(0) <= X(8);
	
end architecture;