<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\14_High_Speed_IO_Characteristics\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/14_High_Speed_IO_Characteristics/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="topic:1;2:142">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="title:1;3:10">SERDES Serial to Parallel Bit Ordering</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="body:1;5:9">
    <fig id="SERDES_Serial_to_Parallel_Bit_Ordering_1h5u2nwbx" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="fig:1;6:64">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="title:2;7:14">SERDES Serial to Parallel Bit
      Ordering</title>

      <image href="../Graphics/High_Speed_IO__serdes_bit_ordering.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="image:1;10:105"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="p:1;13:8">For all device SERDES, the serial to parallel bit
    ordering can be seen in <xref href="#SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx/SERDES_Serial_to_Parallel_Bit_Ordering_1h5u2nwbx" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="xref:1;14:142" type="fig"><?ditaot gentext?>Figure 1</xref>
    for both the receive and transmit directions. In the receive direction,
    the first serial bit received is placed into the most significant bit of
    the parallel bus. In the transmit direction, the most significant bit of
    the parallel bus is transmitted as the first serial bit. All of the SERDES
    in the device observe this bit ordering.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\14_High_Speed_IO_Characteristics\Topics\SERDES_Serial_to_Parallel_Bit_Ordering_0h5u2nwbx.xml" xtrc="p:2;21:32">This section was marked
    ALU&amp;HW&amp;CIENA as this information is only important to customers
    with internal IP within the device.</p>
  </body>
</topic>