
*** Running vivado
    with args -log Master_SPI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master_SPI.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Master_SPI.tcl -notrace
Command: synth_design -top Master_SPI -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 505.805 ; gain = 207.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Master_SPI' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:105]
WARNING: [Synth 8-567] referenced signal 'WE' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'EN' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'address_data' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'data_size' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'cs' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'RD' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'CPHA' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'package_size' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'SS0' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'SS1' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'current_data' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'MOSI' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'memory_select' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'memory_slot0' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'MISO' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'memory_slot1' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:44]
WARNING: [Synth 8-567] referenced signal 'STCP_counter' should be on the sensitivity list [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:166]
INFO: [Synth 8-6155] done synthesizing module 'Master_SPI' (1#1) [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:1]
WARNING: [Synth 8-3917] design Master_SPI has port nOE driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 579.586 ; gain = 281.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.586 ; gain = 281.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.586 ; gain = 281.297
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_slot1_reg' and it is trimmed from '16' to '15' bits. [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_slot0_reg' and it is trimmed from '16' to '15' bits. [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'SS0_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'SS1_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'MOSI_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'sent_data_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'memory_slot0_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'memory_slot1_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'package_size_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'current_data_reg' [C:/Vivado_project/IVS_2/IVS_2.srcs/sources_1/new/Master_SPI.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.586 ; gain = 281.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Master_SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Master_SPI has port nOE driven by constant 0
WARNING: [Synth 8-3332] Sequential element (memory_slot0_reg[14]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot0_reg[13]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot0_reg[12]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[14]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[13]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[12]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[11]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[10]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[9]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[8]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[7]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[6]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[5]) is unused and will be removed from module Master_SPI.
WARNING: [Synth 8-3332] Sequential element (memory_slot1_reg[4]) is unused and will be removed from module Master_SPI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 745.707 ; gain = 447.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |    27|
|6     |LUT4   |     4|
|7     |LUT5   |    27|
|8     |LUT6   |    58|
|9     |MUXF7  |     3|
|10    |FDRE   |    10|
|11    |LD     |    76|
|12    |IBUF   |    40|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   277|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.289 ; gain = 454.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 764.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 76 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 860.801 ; gain = 562.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/IVS_2/IVS_2.runs/synth_1/Master_SPI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Master_SPI_utilization_synth.rpt -pb Master_SPI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 16:14:43 2023...
