
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010640                       # Number of seconds simulated
sim_ticks                                 10640084430                       # Number of ticks simulated
final_tick                               535467677967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194506                       # Simulator instruction rate (inst/s)
host_op_rate                                   244453                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255784                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338228                       # Number of bytes of host memory used
host_seconds                                 41597.95                       # Real time elapsed on the host
sim_insts                                  8091053518                       # Number of instructions simulated
sim_ops                                   10168729852                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       298752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       295296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       295168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       182656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       192384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       106368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       303488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       182016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1891200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       699904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            699904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2334                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2307                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2306                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2371                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14775                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5468                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5468                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       421049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28077973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       409019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27753163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       445109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27741133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       384959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17166781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       409019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18081060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9996913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28523082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       396989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17106631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177742950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       421049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       409019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       445109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       384959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       409019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       396989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3296214                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65779929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65779929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65779929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       421049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28077973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       409019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27753163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       445109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27741133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       384959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17166781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       409019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18081060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9996913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28523082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       396989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17106631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              243522880                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078938                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699904                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853705                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817384                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9130                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11804482                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078938                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030833                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598065                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        348699                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1242628                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23383419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20912514     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133159      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210648      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335907      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139989      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155239      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167084      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109625      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1219254      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23383419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081477                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462634                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19991271                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       534753                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2463000                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6422                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        387970                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340935                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14411240                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        387970                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20022063                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         170227                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       276698                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2439002                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87454                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14402419                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1782                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         25005                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33322                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2775                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19993381                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66995031                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66995031                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023993                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2969366                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3674                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2026                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           268843                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22307                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169195                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14382757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13597089                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17191                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1854838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23383419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17653764     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297814      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255300      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859918      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803172      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229902      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180436      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60797      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42316      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23383419                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3209     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9893     38.68%     51.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12472     48.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11389466     83.76%     83.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215299      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1257252      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733426      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13597089                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.532889                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25574                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001881                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50620361                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16241436                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13376167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13622663                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        41247                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       249099                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23575                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          870                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        387970                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117237                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12477                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14386464                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372658                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737792                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13402187                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1182102                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194901                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1915184                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884776                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            733082                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525251                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13376387                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13376167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7819113                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524231                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382742                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2129295                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209429                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22995449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533027                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18017297     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411390     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939666      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505493      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377778      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211197      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130996      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116139      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285493      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22995449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837776                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123559                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285493                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37096377                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29160989                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2132372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551579                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551579                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391914                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391914                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60434486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18541011                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13442458                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2080560                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1701449                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204872                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       853085                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          817462                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213358                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9109                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20182142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11812354                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2080560                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1030820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2472456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         597224                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        345618                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1242610                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       206376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23388087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20915631     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          133420      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          210788      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          336386      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          139900      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          155406      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166420      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          109246      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1220890      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23388087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081540                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462943                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19997699                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       531826                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2464564                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6402                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        387593                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341006                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14419906                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        387593                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20028405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         169097                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       274440                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2440613                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        87934                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14411024                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1626                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         25060                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        33241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3416                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     20009040                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67031795                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67031795                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17039252                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2969781                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3645                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           268005                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1373055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       737983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22265                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       168695                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14391525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13604697                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17309                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1852039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4148625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23388087                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17653738     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2299792      9.83%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1257732      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       860350      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803272      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       229664      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       180372      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60585      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42582      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23388087                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3219     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9883     38.69%     51.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12445     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11395993     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       215339      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1648      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1258124      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733593      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13604697                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533187                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25547                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001878                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50640337                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16247369                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13383168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13630244                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        40810                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       248460                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        23107                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          874                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        387593                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117304                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12351                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14395201                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1373055                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       737983                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1995                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118948                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236677                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13409113                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1182692                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195584                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1915913                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1886082                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            733221                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525522                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13383386                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13383168                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7824529                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20439141                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524505                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382821                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10009025                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12268238                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2126995                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208967                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23000494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18017430     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2414134     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       940660      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       505961      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       377664      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       211372      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       131216      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116367      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       285690      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23000494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10009025                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12268238                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1839471                       # Number of memory references committed
system.switch_cpus1.commit.loads              1124595                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1761219                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11054415                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249222                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       285690                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37109972                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29178097                       # The number of ROB writes
system.switch_cpus1.timesIdled                 327054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2127704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10009025                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12268238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10009025                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.549278                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.549278                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392268                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392268                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60464634                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18553439                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13450891                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3318                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25515786                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2079644                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1700810                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205147                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       851878                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          817151                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          213524                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9138                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20181245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11807454                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2079644                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1030675                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2471303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         597810                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        349193                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1242797                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       206511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23389939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20918636     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          133100      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          210542      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336450      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          139448      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          155846      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          166906      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          109103      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1219908      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23389939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081504                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462751                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19996508                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       535768                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2463359                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6386                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        387915                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       340712                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14413428                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        387915                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20027774                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         170628                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       276243                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2438848                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        88526                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14404340                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1772                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24914                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        33595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3207                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19997296                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67002350                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67002350                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17028135                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2969161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3693                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2045                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           271388                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1372352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       737398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22356                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       169331                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14385079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13598150                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17042                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1853565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4146390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          380                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23389939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581367                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17658785     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2299912      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1255678      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       858730      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       803404      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       229419      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       180574      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60959      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42478      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23389939                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3222     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9813     38.55%     51.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12423     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11391341     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       215185      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1647      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1256931      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       733046      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13598150                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532931                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              25458                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50628739                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16242499                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13376398                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13623608                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        40554                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       248499                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        22978                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          863                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        387915                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         118374                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12533                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14388802                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1372352                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       737398                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2044                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236679                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13402390                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1181920                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       195760                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1914646                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1884843                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            732726                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525259                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13376606                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13376398                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7821378                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20433750                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524240                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382768                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10002588                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12260245                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2128613                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3323                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209218                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23002024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18022098     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2412598     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       939637      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       505800      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       377954      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       211538      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       130685      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116355      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285359      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23002024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10002588                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12260245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1838273                       # Number of memory references committed
system.switch_cpus2.commit.loads              1123853                       # Number of loads committed
system.switch_cpus2.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1760028                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11047246                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249057                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285359                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37105458                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29165661                       # The number of ROB writes
system.switch_cpus2.timesIdled                 327550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2125847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10002588                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12260245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10002588                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.550918                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.550918                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392016                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392016                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60436095                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18542471                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13444892                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3320                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25515788                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2085349                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1710236                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206553                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       862693                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          814992                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          213516                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9193                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19954038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11858179                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2085349                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1028508                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2608004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         584822                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        589876                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1230626                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       205094                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23526910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20918906     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          280938      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          327130      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          179646      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          208850      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          113517      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           77894      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          202037      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1217992      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23526910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081728                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464739                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19793391                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       753972                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2587299                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19411                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        372835                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       337963                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2151                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14476027                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11128                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        372835                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19823858                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         236253                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       432014                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2577448                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        84500                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14466675                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21374                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39902                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20106563                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67367628                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67367628                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17163305                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2943130                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3775                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2103                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           229976                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1382211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       752409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19722                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       166139                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14442902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13646479                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17806                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1807658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4184564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          412                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23526910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580037                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269246                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17773763     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2316588      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1242680      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       860624      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       751208      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       384679      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91945      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60622      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44801      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23526910                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3447     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12753     43.22%     54.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13309     45.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11423502     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213357      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1261294      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       746655      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13646479                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534825                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29509                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002162                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50867183                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16254477                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13420030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13675988                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34024                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       244760                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16419                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          835                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        372835                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         188596                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13668                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14446707                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1382211                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       752409                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2099                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       115900                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235526                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13444455                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1184873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       202024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1931270                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1881107                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            746397                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526907                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13420302                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13420030                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7979919                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20900442                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525950                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381806                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10079306                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12366256                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2080488                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207596                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23154075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534086                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352829                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18101735     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2343061     10.12%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       981916      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       588785      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       409677      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       264236      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       136963      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110274      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       217428      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23154075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10079306                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12366256                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1873418                       # Number of memory references committed
system.switch_cpus3.commit.loads              1137439                       # Number of loads committed
system.switch_cpus3.commit.membars               1682                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769847                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11148712                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251634                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       217428                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37383326                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29266444                       # The number of ROB writes
system.switch_cpus3.timesIdled                 307291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1988878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10079306                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12366256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10079306                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.531502                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.531502                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395022                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395022                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60652124                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18627508                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13509926                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2089371                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1713617                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       206214                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       861575                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          814590                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          213502                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9143                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19927416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11872470                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2089371                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1028092                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2609495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         585379                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        592288                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1229029                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       204661                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23505177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20895682     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          281181      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          326241      1.39%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          179620      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          208591      0.89%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          113859      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           77674      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          202745      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1219584      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23505177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081885                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465299                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19768308                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       754959                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2588230                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19855                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        373823                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       338700                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2149                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14490989                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11060                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        373823                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19799290                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         278611                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       389103                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2578355                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        85993                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14481375                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22274                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20126530                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67425807                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67425807                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17160487                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2966043                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3700                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2028                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           233464                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1383826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       752256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19790                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       166494                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14457508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13651906                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19120                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1819480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4230134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23505177                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580804                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270106                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17752352     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2314278      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1242935      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       861153      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       751756      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       384916      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92576      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        60449      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44762      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23505177                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3554     12.01%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12810     43.30%     55.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13220     44.69%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11427926     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       213273      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1671      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1262262      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       746774      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13651906                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535038                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29584                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50857693                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16280839                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13424995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13681490                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34412                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       246570                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        16389                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          835                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        373823                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         228982                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14446                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14461241                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1383826                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       752256                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2025                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          145                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       235064                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13450211                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1185299                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       201695                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1931793                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1882059                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            746494                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527133                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13425291                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13424995                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7980702                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20905547                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526145                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10077677                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12364238                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2097141                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       207163                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23131354                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534523                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353453                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18079915     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2343251     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       981264      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       588850      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       409137      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       263867      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       137242      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       110050      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       217778      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23131354                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10077677                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12364238                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1873123                       # Number of memory references committed
system.switch_cpus4.commit.loads              1137256                       # Number of loads committed
system.switch_cpus4.commit.membars               1682                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1769557                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11146901                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       251595                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       217778                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37374890                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29296601                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2010614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10077677                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12364238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10077677                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.531912                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.531912                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.394958                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.394958                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60672053                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18634203                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13524018                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2319737                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1931232                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       212950                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       883378                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          846431                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          249305                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9872                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20177855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12722148                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2319737                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1095736                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2650757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         593995                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        613527                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1255114                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23821235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21170478     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          162490      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          203532      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          325840      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          136924      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          176173      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          204932      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           94703      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1346163      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23821235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090914                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498599                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20059223                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       743675                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2638259                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1261                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        378816                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       353037                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15551895                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        378816                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20079897                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          64457                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       622292                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2618858                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        56907                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15456641                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8217                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21585189                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     71872722                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     71872722                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18025286                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3559903                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3745                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1956                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           200051                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1449378                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       756192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8251                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       169709                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15088260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14465457                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15071                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1851966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3782684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23821235                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607251                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328240                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17695117     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2791617     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1142613      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       640842      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       867770      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       268151      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       262771      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       141205      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11149      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23821235                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          99594     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13607     10.79%     89.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12936     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12185815     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       197565      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1788      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1326706      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       753583      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14465457                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566922                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             126137                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008720                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52893357                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16944082                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14085470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14591594                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10624                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       277755                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11565                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        378816                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          49390                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6089                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15092027                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1449378                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       756192                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1957                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           98                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       125394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       120019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       245413                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14211446                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1304074                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       254011                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2057552                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2009123                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            753478                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556967                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14085556                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14085470                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8438150                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22673285                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552030                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372163                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10486761                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12922150                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2169913                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3609                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       214550                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23442419                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551229                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371701                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17973251     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2771928     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1006486      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       500796      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       458568      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       192880      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       190523      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        90844      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       257143      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23442419                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10486761                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12922150                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1916250                       # Number of memory references committed
system.switch_cpus5.commit.loads              1171623                       # Number of loads committed
system.switch_cpus5.commit.membars               1800                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1872888                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11634294                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       266857                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       257143                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38277261                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           30562955                       # The number of ROB writes
system.switch_cpus5.timesIdled                 308523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1694556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10486761                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12922150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10486761                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.433143                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.433143                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410991                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410991                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        63940838                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19682848                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14379985                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3606                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1997541                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1801529                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106249                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       747357                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          711923                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109991                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4685                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21148531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12570608                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1997541                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       821914                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2485118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         334572                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        434306                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1215529                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24293655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21808537     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           88869      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          181332      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74801      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          412866      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          367545      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70627      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          148759      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1140319      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24293655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078286                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492660                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21035960                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       548482                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2475970                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7790                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        225450                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       176070                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14743176                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1517                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        225450                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21057161                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         374139                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108473                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2463645                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        64784                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14734481                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27373                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        23816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          229                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17302443                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69401332                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69401332                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15321928                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1980501                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1719                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          875                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           167016                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3476433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1756947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16481                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85957                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14703470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14127100                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7709                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1151203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2774161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24293655                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581514                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.379350                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19281079     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1493746      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1235538      5.09%     90.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       532116      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       676068      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       655167      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       372258      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29189      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18494      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24293655                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35998     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        279338     86.37%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8078      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8862930     62.74%     62.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       123405      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          844      0.01%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3387363     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1752558     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14127100                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553661                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             323414                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022893                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52878978                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15856777                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14005492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14450514                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25677                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       138220                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11701                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1249                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        225450                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         338621                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17772                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14705211                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3476433                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1756947                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          875                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124090                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14027665                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3375581                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99435                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5127941                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1837660                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1752360                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549764                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14006047                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14005492                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7564706                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14905052                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548895                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507526                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11372747                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13364537                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1341996                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108352                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24068205                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555278                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379172                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19225733     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1764091      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       828983      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       819930      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       223178      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       955151      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71479      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51931      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127729      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24068205                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11372747                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13364537                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5083451                       # Number of memory references committed
system.switch_cpus6.commit.loads              3338210                       # Number of loads committed
system.switch_cpus6.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1764581                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11884378                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       129354                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127729                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38646970                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29638574                       # The number of ROB writes
system.switch_cpus6.timesIdled                 465660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1222136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11372747                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13364537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11372747                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.243591                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.243591                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445714                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445714                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69345136                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16265343                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17547729                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25515791                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2086120                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1710636                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       207017                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       862445                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          814055                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          213642                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9197                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19952074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11862315                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2086120                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1027697                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2607807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         586231                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        582427                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1230999                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       205412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23518291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20910484     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          280441      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          325701      1.38%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          179920      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          209078      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          113600      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           77923      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          203138      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1218006      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23518291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081758                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464901                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19791953                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       746042                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2586829                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19629                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        373836                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       338346                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2143                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14482777                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10997                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        373836                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19822003                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         251374                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       408277                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2577651                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        85148                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14473615                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22225                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20115889                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67394921                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67394921                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17154972                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2960856                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3777                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2099                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           230360                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1382687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       752233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19762                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       166599                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14451870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13652442                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18274                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1817068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4203210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23518291                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580503                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269908                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17765604     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2314375      9.84%     85.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1242643      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       860153      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       752923      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       385196      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        91972      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        60582      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        44843      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23518291                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3381     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12722     43.37%     54.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13231     45.10%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11429696     83.72%     83.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       213348      1.56%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1670      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1261268      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       746460      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13652442                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535059                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              29334                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50870783                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16272858                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13425112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13681776                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        34102                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       245738                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        16570                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          835                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        373836                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         202674                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13973                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14455672                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1382687                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       752233                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2099                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       116789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       235945                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13449272                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1184042                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       203170                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1930270                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1881336                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            746228                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527096                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13425365                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13425112                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7980531                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20910400                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526149                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381654                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10074488                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12360419                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2095294                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       208020                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23144455                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534055                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.352914                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18094568     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2342733     10.12%     88.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       980855      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       588079      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       409193      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       264047      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       137505      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       110098      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       217377      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23144455                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10074488                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12360419                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1872589                       # Number of memory references committed
system.switch_cpus7.commit.loads              1136935                       # Number of loads committed
system.switch_cpus7.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1769028                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11143474                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       251533                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       217377                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37382726                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29285340                       # The number of ROB writes
system.switch_cpus7.timesIdled                 307855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1997500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10074488                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12360419                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10074488                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.532713                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.532713                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394833                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394833                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60668321                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18634712                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13513438                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3364                       # number of misc regfile writes
system.l2.replacements                          14777                       # number of replacements
system.l2.tagsinuse                      32764.188159                       # Cycle average of tags in use
system.l2.total_refs                          2301634                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47543                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.411627                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           453.399068                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.768547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1098.912092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.672522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1086.361862                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     31.702382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1099.742750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.202349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    653.708069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     25.881189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    695.208525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.403757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    403.249246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.272186                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1157.682203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.274304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    656.910846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3270.265637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3286.247743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3285.028204                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3118.006235                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3025.890413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1884.296066                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4196.544602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3169.557364                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.033536                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000800                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.019950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.021216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.012306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000802                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.035330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.020047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.099801                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.100251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.095154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.092343                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.057504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.128068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.096727                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999884                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5006                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4116                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2890                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5677                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4138                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35968                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14443                       # number of Writeback hits
system.l2.Writeback_hits::total                 14443                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   116                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5051                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4061                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2907                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4153                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36084                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5021                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5051                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5065                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4131                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4061                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2907                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5686                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4153                       # number of overall hits
system.l2.overall_hits::total                   36084                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2334                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2307                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2306                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1501                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          831                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2371                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1420                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14769                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2334                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          831                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1422                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14775                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2334                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2307                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2306                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1427                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1503                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          831                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2371                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1422                       # number of overall misses
system.l2.overall_misses::total                 14775                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5301295                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    351793323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5104646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    348436635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5507673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    346863242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4855391                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    214311830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5135417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    226203457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5051060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    126065920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5158181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    360401051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5107292                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    213439325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2228735738                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       293779                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       301646                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       332159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        927584                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5301295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    351793323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5104646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    348436635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5507673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    346863242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4855391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    214605609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5135417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    226505103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5051060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    126065920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5158181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    360401051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5107292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    213771484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2229663322                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5301295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    351793323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5104646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    348436635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5507673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    346863242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4855391                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    214605609                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5135417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    226505103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5051060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    126065920                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5158181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    360401051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5107292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    213771484                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2229663322                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5558                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50737                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14443                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14443                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3738                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8057                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50859                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3738                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8057                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50859                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.317984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.314177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.313486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.257174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.270597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.223327                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.294607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.255488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291089                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049180                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.317335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.312848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.256747                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.270129                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.222311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.294278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.255067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290509                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.317335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.312848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.256747                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.270129                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.222311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.294278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.255067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290509                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151465.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150725.502571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150136.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151034.518856                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148856.027027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150417.711188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151730.968750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150394.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151041.676471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150701.836775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148560.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151703.874850                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147376.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152003.817377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154766.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150309.383803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150906.340172                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 146889.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       150823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 166079.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154597.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151465.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150725.502571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150136.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151034.518856                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148856.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150417.711188                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151730.968750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150389.354590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151041.676471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150701.998004                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148560.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151703.874850                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147376.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152003.817377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154766.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150331.563994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150907.839052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151465.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150725.502571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150136.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151034.518856                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148856.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150417.711188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151730.968750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150389.354590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151041.676471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150701.998004                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148560.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151703.874850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147376.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152003.817377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154766.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150331.563994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150907.839052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5468                       # number of writebacks
system.l2.writebacks::total                      5468                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2334                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2307                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2371                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14769                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14775                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3263641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    215858054                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3126193                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    214079908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3353525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    212549109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2994815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    131311795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3157647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    138747093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3073195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     77665854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3118274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    222344847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3185847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    130740104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1368569901                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       176890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       184722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       215671                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       577283                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3263641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    215858054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3126193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    214079908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3353525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    212549109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2994815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    131488685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3157647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    138931815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3073195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     77665854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3118274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    222344847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3185847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    130955775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1369147184                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3263641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    215858054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3126193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    214079908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3353525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    212549109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2994815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    131488685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3157647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    138931815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3073195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     77665854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3118274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    222344847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3185847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    130955775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1369147184                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.317984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.314177                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.313486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.270597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.223327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.294607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.255488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291089                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.317335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.312848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.256747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.270129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.222311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.294278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.255067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.317335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.312848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.256747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.270129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.222311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.294278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.255067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290509                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93246.885714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92484.170523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91946.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92795.798873                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90635.810811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92172.206852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93587.968750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92148.628070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92871.970588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92436.437708                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90388.088235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93460.714801                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89093.542857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93776.822860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96540.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92070.495775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92665.034938                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        88445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        92361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 107835.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96213.833333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93246.885714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92484.170523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91946.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92795.798873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90635.810811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92172.206852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93587.968750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92143.437281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92871.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92436.337325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90388.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93460.714801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89093.542857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93776.822860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96540.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92092.668776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92666.476074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93246.885714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92484.170523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91946.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92795.798873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90635.810811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92172.206852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93587.968750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92143.437281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92871.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92436.337325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90388.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93460.714801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89093.542857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93776.822860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96540.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92092.668776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92666.476074                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.643234                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250633                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1903518.313688                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.643234                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049108                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834364                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242584                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7065721                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7065721                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7065721                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7065721                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7065721                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7065721                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242628                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160584.568182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160584.568182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160584.568182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160584.568182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160584.568182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160584.568182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5832122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5832122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5832122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5832122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5832122                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5832122                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162003.388889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162003.388889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162003.388889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162003.388889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162003.388889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162003.388889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7355                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551633                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7611                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21883.015767                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.311016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.688984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891840                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108160                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859714                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859714                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570494                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570494                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570494                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570494                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18760                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18848                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18848                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18848                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18848                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2075749171                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2075749171                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7281874                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7281874                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2083031045                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2083031045                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2083031045                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2083031045                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589342                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021355                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011859                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110647.610394                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110647.610394                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82748.568182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82748.568182                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110517.351708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110517.351708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110517.351708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110517.351708                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1432                       # number of writebacks
system.cpu0.dcache.writebacks::total             1432                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11420                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11420                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7355                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7355                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7355                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7355                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    708078072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    708078072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1001098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1001098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    709079170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    709079170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    709079170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    709079170                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004628                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004628                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004628                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004628                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96468.402180                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96468.402180                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66739.866667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66739.866667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96407.772944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96407.772944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96407.772944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96407.772944                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               522.013431                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001250615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1907144.028571                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.013431                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051304                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.836560                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1242566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1242566                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1242566                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1242566                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1242566                       # number of overall hits
system.cpu1.icache.overall_hits::total        1242566                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6937536                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6937536                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6937536                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6937536                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6937536                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6937536                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1242610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1242610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1242610                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1242610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1242610                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1242610                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157671.272727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157671.272727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157671.272727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157671.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157671.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157671.272727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5649097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5649097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5649097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5649097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5649097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5649097                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161402.771429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161402.771429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161402.771429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161402.771429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161402.771429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161402.771429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7358                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166553075                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7614                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21874.583005                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.317188                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.682812                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.891864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.108136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       860522                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         860522                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711438                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1954                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1659                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1571960                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1571960                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1571960                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1571960                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18750                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18750                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18836                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18836                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18836                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18836                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2072035446                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2072035446                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7112230                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7112230                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2079147676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2079147676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2079147676                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2079147676                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       879272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       879272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1590796                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1590796                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1590796                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1590796                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021324                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011841                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011841                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011841                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011841                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110508.557120                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110508.557120                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82700.348837                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82700.348837                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110381.592482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110381.592482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110381.592482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110381.592482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1484                       # number of writebacks
system.cpu1.dcache.writebacks::total             1484                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11478                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11478                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7343                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7358                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    706837021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    706837021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1016817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1016817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    707853838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    707853838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    707853838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    707853838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96259.978347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96259.978347                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67787.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67787.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96201.935037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96201.935037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96201.935037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96201.935037                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               523.341571                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001250796                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1896308.325758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.341571                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.838688                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1242747                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1242747                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1242747                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1242747                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1242747                       # number of overall hits
system.cpu2.icache.overall_hits::total        1242747                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7545891                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7545891                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7545891                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7545891                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7545891                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7545891                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1242797                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1242797                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1242797                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1242797                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1242797                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1242797                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150917.820000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150917.820000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150917.820000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150917.820000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150917.820000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150917.820000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5993011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5993011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5993011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5993011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5993011                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5993011                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157710.815789                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157710.815789                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157710.815789                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157710.815789                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157710.815789                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157710.815789                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7371                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166552197                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7627                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21837.183296                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.363780                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.636220                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.892046                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.107954                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       860062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         860062                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       710976                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        710976                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1997                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1997                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1660                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1660                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1571038                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1571038                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1571038                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1571038                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18886                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18886                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18978                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18978                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18978                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18978                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2082883285                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2082883285                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7595775                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7595775                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2090479060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2090479060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2090479060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2090479060                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       878948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       878948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711068                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711068                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1590016                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1590016                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1590016                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1590016                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021487                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011936                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011936                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011936                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011936                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110287.159007                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110287.159007                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82562.771739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82562.771739                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110152.758984                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110152.758984                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110152.758984                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110152.758984                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1482                       # number of writebacks
system.cpu2.dcache.writebacks::total             1482                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11530                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11530                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11607                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11607                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11607                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11607                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7356                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7356                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7371                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    705092776                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    705092776                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       973169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       973169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    706065945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    706065945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    706065945                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    706065945                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004636                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004636                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004636                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004636                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95852.742795                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95852.742795                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64877.933333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64877.933333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95789.708995                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95789.708995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95789.708995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95789.708995                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.783175                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996793030                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935520.446602                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.783175                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.044524                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.816960                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1230584                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1230584                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1230584                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1230584                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1230584                       # number of overall hits
system.cpu3.icache.overall_hits::total        1230584                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6419456                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6419456                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6419456                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6419456                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6419456                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6419456                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1230626                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1230626                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1230626                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1230626                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1230626                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1230626                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152844.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152844.190476                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152844.190476                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152844.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152844.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152844.190476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5348466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5348466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5348466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5348466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5348466                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5348466                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162074.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162074.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162074.727273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162074.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162074.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162074.727273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5557                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157695755                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5813                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27128.118871                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.302859                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.697141                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883996                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116004                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       865608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         865608                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731921                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1709                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1709                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1683                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1597529                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1597529                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1597529                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1597529                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          454                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          454                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19531                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19531                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19531                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19531                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2205824592                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2205824592                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     51505572                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     51505572                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2257330164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2257330164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2257330164                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2257330164                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       884685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       884685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1617060                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1617060                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1617060                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1617060                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021564                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021564                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000620                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012078                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012078                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012078                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012078                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115627.435760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115627.435760                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 113448.396476                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113448.396476                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115576.783780                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115576.783780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115576.783780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115576.783780                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2287                       # number of writebacks
system.cpu3.dcache.writebacks::total             2287                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13536                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13536                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          437                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13973                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13973                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5558                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5558                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5558                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5558                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    502918803                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    502918803                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1312343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1312343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    504231146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    504231146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    504231146                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    504231146                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003437                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003437                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003437                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003437                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90763.184082                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90763.184082                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 77196.647059                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77196.647059                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90721.688737                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90721.688737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90721.688737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90721.688737                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.763633                       # Cycle average of tags in use
system.cpu4.icache.total_refs               996791430                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1928029.845261                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.763633                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.044493                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.816929                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1228984                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1228984                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1228984                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1228984                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1228984                       # number of overall hits
system.cpu4.icache.overall_hits::total        1228984                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6910599                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6910599                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6910599                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6910599                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6910599                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6910599                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1229029                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1229029                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1229029                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1229029                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1229029                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1229029                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153568.866667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153568.866667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153568.866667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153568.866667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153568.866667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153568.866667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5631534                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5631534                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5631534                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5631534                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5631534                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5631534                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160900.971429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160900.971429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160900.971429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160900.971429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160900.971429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160900.971429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5564                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               157695576                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5820                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              27095.459794                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.298346                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.701654                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.883978                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.116022                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       865537                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         865537                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       731807                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        731807                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1715                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1683                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1597344                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1597344                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1597344                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1597344                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19230                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19230                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          456                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19686                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19686                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19686                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19686                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2236380799                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2236380799                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     55969836                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     55969836                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2292350635                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2292350635                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2292350635                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2292350635                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       884767                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       884767                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       732263                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       732263                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1617030                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1617030                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1617030                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1617030                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021735                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021735                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000623                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000623                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012174                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012174                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012174                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012174                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 116296.453406                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 116296.453406                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 122740.868421                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 122740.868421                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 116445.729706                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 116445.729706                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 116445.729706                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 116445.729706                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2198                       # number of writebacks
system.cpu4.dcache.writebacks::total             2198                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13683                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13683                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          439                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14122                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14122                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14122                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14122                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5547                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5547                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5564                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5564                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5564                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5564                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    510811713                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    510811713                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1346391                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1346391                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    512158104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    512158104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    512158104                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    512158104                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003441                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003441                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92087.923743                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92087.923743                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 79199.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 79199.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92048.544932                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92048.544932                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92048.544932                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92048.544932                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               485.801217                       # Cycle average of tags in use
system.cpu5.icache.total_refs               998617587                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2033844.372709                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.801217                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049361                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.778528                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1255067                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1255067                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1255067                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1255067                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1255067                       # number of overall hits
system.cpu5.icache.overall_hits::total        1255067                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7126512                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7126512                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7126512                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7126512                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7126512                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7126512                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1255114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1255114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1255114                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1255114                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1255114                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1255114                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151627.914894                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151627.914894                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151627.914894                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151627.914894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151627.914894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151627.914894                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5549071                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5549071                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5549071                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5549071                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5549071                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5549071                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 154140.861111                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 154140.861111                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 154140.861111                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 154140.861111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 154140.861111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 154140.861111                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3738                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148107129                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3994                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              37082.405859                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   217.038039                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    38.961961                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.847805                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.152195                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       999163                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         999163                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       740906                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        740906                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1921                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1921                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1803                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1803                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1740069                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1740069                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1740069                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1740069                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9526                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9526                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           76                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9602                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9602                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9602                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9602                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    928057796                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    928057796                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6216731                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6216731                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    934274527                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    934274527                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    934274527                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    934274527                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1008689                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1008689                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       740982                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       740982                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1803                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1803                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1749671                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1749671                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1749671                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1749671                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009444                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005488                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005488                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005488                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005488                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97423.661138                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97423.661138                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81799.092105                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81799.092105                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97299.992397                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97299.992397                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97299.992397                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97299.992397                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          866                       # number of writebacks
system.cpu5.dcache.writebacks::total              866                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5805                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5805                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           59                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5864                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5864                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5864                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5864                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3721                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3721                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3738                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3738                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3738                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3738                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    325216173                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    325216173                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1224940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1224940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    326441113                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    326441113                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    326441113                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    326441113                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002136                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002136                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002136                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002136                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87400.207740                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87400.207740                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72055.294118                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72055.294118                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87330.420813                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87330.420813                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87330.420813                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87330.420813                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               569.481038                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026156807                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772291.549223                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.062201                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.418837                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044971                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867658                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.912630                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1215481                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1215481                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1215481                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1215481                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1215481                       # number of overall hits
system.cpu6.icache.overall_hits::total        1215481                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7350193                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7350193                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7350193                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7350193                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7350193                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7350193                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1215529                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1215529                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1215529                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1215529                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1215529                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1215529                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153129.020833                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153129.020833                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153129.020833                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153129.020833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153129.020833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153129.020833                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5622892                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5622892                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5622892                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5622892                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5622892                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5622892                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156191.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156191.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156191.444444                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156191.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156191.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156191.444444                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8057                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404469594                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8313                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48655.069650                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.072394                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.927606                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3186360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3186360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1743482                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1743482                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          853                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          853                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          850                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4929842                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4929842                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4929842                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4929842                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28087                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28087                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28116                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28116                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28116                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28116                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2983646198                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2983646198                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2269857                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2269857                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2985916055                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2985916055                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2985916055                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2985916055                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3214447                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3214447                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1743511                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1743511                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4957958                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4957958                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4957958                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4957958                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008738                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008738                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005671                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005671                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106228.724962                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106228.724962                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78270.931034                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78270.931034                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106199.888142                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106199.888142                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106199.888142                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106199.888142                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2397                       # number of writebacks
system.cpu6.dcache.writebacks::total             2397                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20039                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20039                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20059                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20059                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20059                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20059                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8048                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8048                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8057                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8057                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    777042677                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    777042677                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       585826                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       585826                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    777628503                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    777628503                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    777628503                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    777628503                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96551.028454                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96551.028454                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65091.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65091.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96515.887179                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96515.887179                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96515.887179                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96515.887179                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.255393                       # Cycle average of tags in use
system.cpu7.icache.total_refs               996793402                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1931770.158915                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.255393                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045281                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817717                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1230956                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1230956                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1230956                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1230956                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1230956                       # number of overall hits
system.cpu7.icache.overall_hits::total        1230956                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6823271                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6823271                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6823271                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6823271                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6823271                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6823271                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1230999                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1230999                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1230999                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1230999                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1230999                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1230999                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 158680.720930                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 158680.720930                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 158680.720930                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 158680.720930                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 158680.720930                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 158680.720930                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5689877                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5689877                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5689877                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5689877                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5689877                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5689877                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 167349.323529                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 167349.323529                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 167349.323529                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 167349.323529                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 167349.323529                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 167349.323529                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5575                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               157694677                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5831                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              27044.190876                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.304110                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.695890                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.884000                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.116000                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       864804                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         864804                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       731599                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        731599                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1758                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1682                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1596403                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1596403                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1596403                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1596403                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        19060                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19060                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          453                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        19513                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         19513                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        19513                       # number of overall misses
system.cpu7.dcache.overall_misses::total        19513                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2198801757                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2198801757                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     53426294                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     53426294                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2252228051                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2252228051                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2252228051                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2252228051                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       883864                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       883864                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       732052                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       732052                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1615916                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1615916                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1615916                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1615916                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021564                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021564                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000619                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000619                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012076                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012076                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012076                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012076                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 115362.106873                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 115362.106873                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 117938.838852                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 117938.838852                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 115421.926459                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 115421.926459                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 115421.926459                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 115421.926459                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2297                       # number of writebacks
system.cpu7.dcache.writebacks::total             2297                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13502                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13502                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          436                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13938                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13938                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13938                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13938                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5558                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5575                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5575                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5575                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5575                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    503440336                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    503440336                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1352734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1352734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    504793070                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    504793070                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    504793070                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    504793070                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006288                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006288                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003450                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003450                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003450                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003450                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90579.405542                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90579.405542                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 79572.588235                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 79572.588235                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90545.842152                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90545.842152                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90545.842152                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90545.842152                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
