simulated-read-0	bb1.1
simulated-read-1	bb1.2
simulated-read-2	bb1.2
simulated-read-3	bb1.2
simulated-read-4	bb1.1
simulated-error-r4	bb1.1
simulated-read-0	bb2.1
simulated-read-1	bb2.2
simulated-read-2	bb2.1
simulated-read-3	bb2.1
simulated-read-4	bb2.1
simulated-read-0	c1.1
simulated-read-1	c1.1
simulated-read-2	c1.1
simulated-error-r3	c1.1
simulated-read-3	c1.1
simulated-read-4	c1.1
simulated-error-r4	c1.1
simulated-read-0	c2.1
simulated-read-1	c2.1
simulated-read-2	c2.1
simulated-read-3	c2.1
simulated-read-4	c2.1
simulated-read-0	c2.1
simulated-read-1	c2.1
simulated-read-2	c2.1
simulated-read-3	c2.1
simulated-read-4	c2.1
simulated-read-0	p1.1
simulated-read-1	p1.2
simulated-error-r2	p1.2
simulated-read-2	p1.2
simulated-error-r3	p1.2
simulated-read-3	p1.2
simulated-read-4	p1.2
simulated-error-r4	p1.2
simulated-read-0	p2.1
simulated-read-1	p2.2
simulated-read-2	p2.2
simulated-read-3	p2.2
simulated-read-4	p2.2
