

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_21_1_s'
================================================================
* Date:           Tue Feb  8 11:01:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%this_num_load = alloca i32 1"   --->   Operation 5 'alloca' 'this_num_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_num_load_1 = alloca i32 1"   --->   Operation 6 'alloca' 'this_num_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i2 %i" [../src/ban.cpp:21]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_11, i2 3" [../src/ban.cpp:21]   --->   Operation 11 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_11, i2 1" [../src/ban.cpp:21]   --->   Operation 13 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split19, void %_ZN3BanC2EiPKfb.21.exit.preheader.exitStub" [../src/ban.cpp:21]   --->   Operation 14 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 15 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 1, i32 0, i32 0, i2 %i_11" [../src/ban.cpp:22]   --->   Operation 16 'mux' 'tmp_28' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_11, void %branch8, i2 0, void %.split1933, i2 1, void %.split19..split1933_crit_edge1" [../src/ban.cpp:22]   --->   Operation 17 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_28, i32 %this_num_load" [../src/ban.cpp:22]   --->   Operation 18 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_11 == 1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split1933" [../src/ban.cpp:22]   --->   Operation 19 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_11 == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_28, i32 %this_num_load_1" [../src/ban.cpp:22]   --->   Operation 20 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split1933" [../src/ban.cpp:22]   --->   Operation 21 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i" [../src/ban.cpp:21]   --->   Operation 22 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_num_load_3 = load i32 %this_num_load"   --->   Operation 24 'load' 'this_num_load_3' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%this_num_load_4 = load i32 %this_num_load_1"   --->   Operation 25 'load' 'this_num_load_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %this_num_load_1_out, i32 %this_num_load_4"   --->   Operation 26 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %this_num_load_out, i32 %this_num_load_3"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_num_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_num_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01]
this_num_load     (alloca           ) [ 01]
this_num_load_1   (alloca           ) [ 01]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
i_11              (load             ) [ 01]
specpipeline_ln0  (specpipeline     ) [ 00]
icmp_ln21         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
add_ln21          (add              ) [ 00]
br_ln21           (br               ) [ 00]
specloopname_ln21 (specloopname     ) [ 00]
tmp_28            (mux              ) [ 00]
switch_ln22       (switch           ) [ 00]
store_ln22        (store            ) [ 00]
br_ln22           (br               ) [ 00]
store_ln22        (store            ) [ 00]
br_ln22           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln0            (br               ) [ 00]
this_num_load_3   (load             ) [ 00]
this_num_load_4   (load             ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_num_load_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_num_load_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="this_num_load_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="this_num_load_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="write_ln0_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_11_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="2" slack="0"/>
<pin id="69" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln21_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln21_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_28_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="32" slack="0"/>
<pin id="87" dir="0" index="4" bw="2" slack="0"/>
<pin id="88" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln22_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln22_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln21_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="this_num_load_3_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="this_num_load_4_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load_4/1 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="this_num_load_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load "/>
</bind>
</comp>

<comp id="130" class="1005" name="this_num_load_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="67" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="98"><net_src comp="82" pin="5"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="82" pin="5"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="76" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="120"><net_src comp="36" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="127"><net_src comp="40" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="133"><net_src comp="44" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_num_load_1_out | {1 }
	Port: this_num_load_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_11 : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		tmp_28 : 2
		switch_ln22 : 2
		store_ln22 : 3
		store_ln22 : 3
		store_ln21 : 3
		this_num_load_3 : 1
		this_num_load_4 : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    mux   |      tmp_28_fu_82     |    0    |    14   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln21_fu_76    |    0    |    9    |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln21_fu_70    |    0    |    8    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |
|          | write_ln0_write_fu_55 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    31   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_117       |    2   |
|this_num_load_1_reg_130|   32   |
| this_num_load_reg_124 |   32   |
+-----------------------+--------+
|         Total         |   66   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   31   |
+-----------+--------+--------+
