# Generated by Yosys 0.9+3885 (git sha1 afcc31ce, clang 11.0.1 -fPIC -Os)

.model top
.inputs clk sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7]
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.names $false
.names $true
1
.names $undef
.subckt MUXF6 I0=CLBLL_L_X2Y120_SLICE_X1Y120_ALUT.O5_temp I1=CLBLL_L_X2Y120_SLICE_X1Y120_ALUT.O6_temp O=led[7] S=\$techmap1848$abc$1841$lut\led[7].A[5]
.subckt LUT5 I0=sw[6] I1=sw[5] I2=sw[3] I3=sw[7] I4=sw[4] O=CLBLL_L_X2Y120_SLICE_X1Y120_ALUT.O6_temp
.subckt LUT5 I0=sw[6] I1=sw[5] I2=sw[3] I3=sw[7] I4=sw[4] O=CLBLL_L_X2Y120_SLICE_X1Y120_ALUT.O5_temp
.subckt LUT5 I0=\$techmap1848$abc$1841$lut\led[7].A[5] I1=$true I2=sw[2] I3=sw[1] I4=sw[3] O=\$techmap1848$abc$1841$lut\led[7].A[5]
.subckt LUT5 I0=\$techmap1848$abc$1841$lut\led[7].A[5] I1=$true I2=sw[2] I3=sw[1] I4=sw[3] O=led[3]
.subckt LUT4 I0=\$techmap1848$abc$1841$lut\led[7].A[5] I1=sw[4] I2=sw[3] I3=sw[5] O=led[4]
.subckt LUT4 I0=\$techmap1848$abc$1841$lut\led[7].A[5] I1=sw[4] I2=sw[3] I3=sw[5] O=led[5]
.subckt LUT5 I0=sw[3] I1=sw[6] I2=sw[5] I3=\$techmap1848$abc$1841$lut\led[7].A[5] I4=sw[4] O=led[6]
.subckt LUT4 I0=$true I1=sw[2] I2=$true I3=sw[1] O=led[1]
.subckt LUT4 I0=$true I1=sw[2] I2=$true I3=sw[1] O=led[2]
.names sw[0] led[0]
1 1
.end
