drm_get_connector_status_name	,	F_273
flush_interrupt_count	,	V_546
"PP_DIR_BASE: 0x%08x\n"	,	L_280
GEN9_PGCTL_SSA_EU19_ACK	,	V_943
need_stable_symbols	,	V_834
"Backlight off delay: %d\n"	,	L_537
RING_CONTEXT_STATUS_BUF_HI	,	F_315
seq_puts	,	F_33
connector_list	,	V_884
I915_BIT_6_SWIZZLE_9	,	V_468
max_gpu_freq	,	V_427
__user	,	T_5
"Panel power up delay: %d\n"	,	L_534
intel_pipe_crc	,	V_790
"\tuKernel status = 0x%x\n"	,	L_318
seq_putc	,	F_44
i915_max_freq_set	,	F_429
" pipe %c"	,	L_359
size	,	V_33
"%04x: %*ph\n"	,	L_533
"pch: %d\n"	,	L_2
GEN8_DE_MISC_IIR	,	V_182
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_211
IS_845G	,	F_286
pri_wm_latency_show	,	F_400
max_freq	,	V_236
object	,	V_879
A	,	V_57
B	,	V_58
i915_cache_sharing_set	,	F_435
ssize_t	,	T_4
"RC6 residency since boot: %u\n"	,	L_212
" (ringbuffer, space: %d, head: %u, tail: %u, last head: %d)"	,	L_239
i915_gem_object_pin_pages	,	F_203
kernel_context	,	V_94
s_reg	,	V_939
IVB_FBC_COMPRESSION_MASK	,	V_401
downstream_ports	,	V_656
POWER_DOMAIN_TRANSCODER	,	F_246
max_dotclk_freq	,	V_296
PIDTYPE_PID	,	V_120
"Interrupt mask:      %08x\n"	,	L_85
"DDC2 = 0x%08x\n"	,	L_263
n_words	,	V_873
"DRRS_State: DRRS_HIGH_RR\n"	,	L_480
test_irq_rings	,	V_897
S_IRUSR	,	V_960
"\n\n"	,	L_475
i915_drop_caches_get	,	F_420
"DPLL%i: %s, id: %i\n"	,	L_450
drrs_status_per_crtc	,	F_325
intel_set_rps	,	F_431
a	,	V_59
b	,	V_61
"Pipe %c stat:         %08x\n"	,	L_86
"unknown\n"	,	L_185
i	,	V_163
"\tTotal flush interrupt count: %u\n"	,	L_326
j	,	V_85
INTEL_OUTPUT_HDMI	,	V_669
rpmodectl1	,	V_351
m	,	V_18
n	,	V_90
"FB tracking flip bits: 0x%08x\n"	,	L_219
i915_engine_info	,	F_299
o	,	V_875
"\tDoorbell id %d, offset: 0x%x, cookie 0x%x\n"	,	L_329
s	,	V_877
w	,	V_161
x	,	T_1
timeline	,	V_150
y	,	V_674
MEMMODE_FSTART_MASK	,	V_334
cursor_base	,	V_717
b_fail	,	V_560
num_fence_regs	,	V_200
" fp1:     0x%08x\n"	,	L_456
DSPFW3	,	V_418
force_thru	,	V_863
dither	,	V_715
"Render p-state limit: %d\n"	,	L_118
hsw_enable_ips	,	F_380
i915_ggtt	,	V_99
i915_power_domains	,	V_608
compliance_test_active	,	V_885
GEN6_CAGF_SHIFT	,	V_286
"unsupported on this chipset\n"	,	L_234
"\tVBT: DRRS_type: FIXME: Unrecognized Value"	,	L_474
dpll_md	,	V_751
GEN9_CAGF_MASK	,	V_281
"  min hard:%d, soft:%d; max soft:%d, hard:%d\n"	,	L_294
CURSOR_ENABLE	,	V_672
list	,	V_15
i915_hangcheck_info	,	F_142
"Pipe %c stat:\t%08x\n"	,	L_57
RING_PP_DIR_BASE_READ	,	F_221
HAS_IPS	,	F_173
panel_power_down_delay	,	V_976
MEMMODE_FMAX_MASK	,	V_336
GEN8_DE_MISC_IER	,	V_183
drm_modeset_lock	,	F_377
"Display Engine misc interrupt enable:\t%08x\n"	,	L_75
PIPE_CRC_SOURCE_PF_IVB	,	V_869
GEN6_PCODE_READ_RC6VIDS	,	V_375
DROP_ALL	,	V_899
"%8u %8x %8x %8x %8x %8x\n"	,	L_488
pipe_src_h	,	V_714
"\tWork queue full: %u\n"	,	L_331
attached_connector	,	V_777
offp	,	V_880
"gen: %d\n"	,	L_1
root	,	V_811
"FLIPX "	,	L_406
SEAMLESS_DRRS_SUPPORT	,	V_772
header_size	,	V_528
spin_unlock	,	F_59
CHV_SS_PG_ENABLE	,	V_929
BIT	,	F_262
hangcheck_work	,	V_315
GEN6_GT_GFX_RC6pp	,	V_393
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_820
get_global_flag	,	F_21
"Idle freq: %d MHz\n"	,	L_139
"self-refresh: %s\n"	,	L_229
pdp	,	V_493
"Gated voltage change: %s\n"	,	L_171
"PSR not supported\n"	,	L_350
IS_I915GM	,	F_179
flush_work	,	F_427
scaler_state	,	V_705
tmp	,	V_519
BUILD_BUG_ON	,	F_345
event_lock	,	V_129
DRRS_HIGH_RR	,	V_779
write	,	V_731
gt_core_status	,	V_365
"Interrupt enable:    %08x\n"	,	L_83
DRM_ROTATE_0	,	V_684
i915_guc_load_status_info	,	F_229
i915_dpcd_fops	,	V_980
mode_config	,	V_450
drm_add_fake_info_node	,	F_3
i915_gem_object_is_active	,	F_17
guc	,	V_518
"Display Engine port interrupt mask:\t%08x\n"	,	L_70
plane_type	,	F_291
GEN6_PMIIR	,	V_189
MEMMODE_HWIDLE_EN	,	V_331
pipe_src_w	,	V_713
describe_obj	,	F_28
pri_wm_latency_write	,	F_408
I915_BIT_6_SWIZZLE_9_10_11	,	V_471
O_NONBLOCK	,	V_804
display_crc_ctl_parse_object	,	F_383
I915_BIT_6_SWIZZLE_9_10_17	,	V_473
"(kernel) "	,	L_243
to_intel_crtc_state	,	F_297
"eDRAM"	,	L_305
tot	,	V_550
"RP CUR DOWN EI: %d (%dus)\n"	,	L_129
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_846
pipe_crc_source_name	,	F_344
cnt	,	V_204
"Total %d objects, %llu bytes, %llu GTT size\n"	,	L_22
"0x%08llx (0x%02llx) "	,	L_447
has_eu_pg	,	V_959
slice_mask	,	V_930
frontbuffer_bits	,	V_39
"Up"	,	L_191
to_intel_crtc	,	F_352
sr_enabled	,	V_411
execbuf_client	,	V_563
"  Last signal:"	,	L_446
BXT_CSR_DC3_DC5_COUNT	,	V_624
drm_dp_downstream_debug	,	F_278
"Hangcheck disabled\n"	,	L_155
read_domains	,	V_42
cpu_transcoder	,	V_586
num_levels	,	V_889
power_well	,	V_612
"90 "	,	L_403
minor	,	V_4
GEN6_PMIER	,	V_188
intel_engine_get_last_batch_head	,	F_308
cherryview_sseu_device_status	,	F_436
i9xx_pipe_crc_auto_source	,	F_350
pid	,	V_119
PLANE_CURSOR	,	V_767
bit_6_swizzle_y	,	V_476
bit_6_swizzle_x	,	V_475
intel_dig_port	,	V_784
GEN6_RC_CTL_RC6_ENABLE	,	V_377
"Display Engine port interrupt enable:\t%08x\n"	,	L_72
GEN6_RCn_MASK	,	V_382
spin_lock_irq	,	F_69
pipe	,	V_125
"DPINVGTT:\t%08x\n"	,	L_60
i915_guc_log_info	,	F_233
print_context_stats	,	F_54
GEN9_PGCTL_SSA_EU08_ACK	,	V_942
"\tencoder %d: type: %s, connectors:\n"	,	L_384
pipe_name	,	F_67
GEN8_DE_MISC_IMR	,	V_181
"South Display Interrupt mask:		%08x\n"	,	L_92
rpdeclimit	,	V_245
"--------------\n"	,	L_420
i915_min_freq_get	,	F_432
IS_CRESTLINE	,	F_175
"Panel power down delay: %d\n"	,	L_535
list_for_each_entry	,	F_25
MEMMODE_RCLK_GATE	,	V_333
userfault_link	,	V_30
"CRTC info\n"	,	L_414
"plane-&gt;state is NULL!\n"	,	L_408
describe_ctx_ring	,	F_196
latency	,	V_890
rp_state_limits	,	V_240
units	,	V_601
tsk	,	V_162
cache_level	,	V_44
DROP_BOUND	,	V_905
timer	,	V_316
TAIL_ADDR	,	V_727
"i915_panel_timings"	,	L_539
"South Display Interrupt identity:	%08x\n"	,	L_91
"Deep RC6 Enabled: %s\n"	,	L_202
crc	,	V_596
"unused"	,	L_99
backlight_on_delay	,	V_977
"Requested VID: %d\n"	,	L_102
write_domain	,	V_43
VLV_GT_RENDER_RC6	,	V_363
IS_BROADWELL	,	F_132
i915_gem_pageflip_info	,	F_65
port_name	,	F_331
pll	,	V_743
"RC1e Enabled: %s\n"	,	L_199
"Backlight on delay: %d\n"	,	L_536
IS_ERR	,	F_200
INTEL_PIPE_CRC_SOURCE_PF	,	V_866
"i915_forcewake_user"	,	L_531
csr	,	V_618
"Re-enable work scheduled: %s\n"	,	L_356
spin_lock_init	,	F_456
latencies	,	V_891
"GuC action failure count: %u\n"	,	L_340
guc_fw_minor_found	,	V_526
"Use count"	,	L_372
pipe_crc	,	V_791
len	,	V_878
stats	,	V_70
file_priv	,	V_81
state	,	V_91
"Nominal (RP1) frequency: %dMHz\n"	,	L_134
"version: %d.%d\n"	,	L_377
", type: %u"	,	L_13
ctx	,	V_89
"fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_237
I915_WAIT_INTERRUPTIBLE	,	V_901
min_freq	,	V_237
IS_I945GM	,	F_178
loff_t	,	T_7
drm_get_format_name	,	F_295
GEN9_SLICE_PGCTL_ACK	,	F_439
"Starting frequency: P%d\n"	,	L_172
vlv_drpc_info	,	F_155
"Sink_Support: %s\n"	,	L_351
intel_engine_has_waiter	,	F_150
debugfs_entry	,	V_979
i915_cache_level_str	,	F_30
drm_fb	,	V_441
IS_CHERRYVIEW	,	F_88
MEMMODE_FMIN_MASK	,	V_338
"Busy frontbuffer bits: 0x%03x\n"	,	L_355
"\tRING_CTL:   0x%08x [%s]\n"	,	L_430
rgvstat	,	V_224
"\tuCode: offset is %d; size = %d\n"	,	L_314
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_35
pos	,	V_212
print_request	,	F_79
"user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_238
"%-25s %s\n"	,	L_370
"Current scanout address 0x%08x\n"	,	L_40
i915_pipe_crc_create	,	F_342
I915_HI_DISPBASE	,	F_73
intel_opregion	,	V_432
"Active: %s\n"	,	L_354
i915_sr_status	,	F_174
ring_mask	,	V_898
"\tVBT: DRRS_type: Static"	,	L_471
GEN6_RC_CONTROL	,	V_355
GUC_ISR_LOG_BUFFER	,	V_542
"path: %s\n"	,	L_376
i915_displayport_test_data_open	,	F_395
i915_debugfs_create	,	F_454
subslice	,	V_300
"Manually setting min freq to %llu\n"	,	L_513
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_383
GEN6_PMISR	,	V_287
"\nGuC execbuf client @ %p:\n"	,	L_348
drm_dp_mst_dump_topology	,	F_332
GEN6_MBCUNIT_SNPCR	,	V_915
"GPU busy? %s [%d requests]\n"	,	L_291
"%d prepares\n"	,	L_39
intel_engine_last_submit	,	F_148
rc6vids	,	V_366
for_each_connector_on_encoder	,	F_272
I915_SHRINK_BOUND	,	V_907
source	,	V_801
intel_crtc_state	,	V_702
cdclk_freq	,	V_294
GS_MIA_SHIFT	,	V_539
"Current freq: %d MHz\n"	,	L_137
INTEL_PIPE_CRC_SOURCE_TV	,	V_825
"Current RC state: "	,	L_204
intel_plane_info	,	F_293
SDEIMR	,	V_199
GEN6_PMINTRMSK	,	V_288
intel_uncore_edram_size	,	F_228
priv	,	V_55
drm_dp_dpcd_read	,	F_463
"\tscore = %d\n"	,	L_163
PIPE_C_SCRAMBLE_RESET	,	V_845
i915_min_freq_set	,	F_433
unlock	,	V_903
"Currently: disabled\n"	,	L_228
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_235
enc_to_intel_dp	,	F_251
GEN6_RC0	,	V_383
i915_rps_boost_info	,	F_226
batch	,	V_724
GEN6_RC3	,	V_385
"\tinstdone read =\n"	,	L_165
GEN6_RC6	,	V_386
GEN6_RC7	,	V_387
i915_opregion	,	F_188
GEN9_PGCTL_SSB_EU08_ACK	,	V_946
FORCEWAKE_ALL	,	V_265
PIPE_CRC_SOURCE_TV_PRE	,	V_847
IS_I865G	,	F_287
"current GPU freq: %d MHz\n"	,	L_108
"Usage count: %d\n"	,	L_367
"  Last wait:  "	,	L_448
page	,	V_461
GEN6_PMIMR	,	V_190
rgvmodectl	,	V_322
reg_state	,	V_464
"South Display Interrupt enable:		%08x\n"	,	L_90
"  %-23s %d\n"	,	L_374
guc_log_level	,	V_576
"Flip ioctl preparing on pipe %c (plane %c)\n"	,	L_34
"holds a forcewake reference \n"	,	L_197
GT_PM_INTERVAL_TO_US	,	F_137
gen6_drpc_info	,	F_157
psr	,	V_579
"\tTotal: %llu\n"	,	L_335
kzalloc	,	F_110
"Current CD clock frequency: %d kHz\n"	,	L_144
"Wedged\n"	,	L_151
E2BIG	,	V_882
INTEL_PIPE_CRC_ENTRIES_NR	,	V_795
rpinclimit	,	V_244
vdisplay	,	V_635
rotation	,	V_683
start	,	V_49
ptr	,	V_68
idle_freq	,	V_238
print_batch_pool_stats	,	F_49
GS_UKERNEL_SHIFT	,	V_537
IPS_ENABLE	,	V_410
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_340
drm_format_name_buf	,	V_692
intel_crtc	,	V_123
flip_queued_req	,	V_133
link_standby	,	V_590
dpy_size	,	V_106
"  context %d:\n"	,	L_276
list_empty	,	F_22
total_obj_size	,	V_64
GEN8_PCU_IIR	,	V_176
i915_error_state_buf_release	,	F_119
i915_pipe_crc_release	,	F_334
" , fence: %d%s"	,	L_14
freq_sts	,	V_230
next_seqno	,	V_137
"RC1\n"	,	L_180
SDEIIR	,	V_198
DRM_DEBUG_DRIVER	,	F_107
i915_drrs_status	,	F_327
pipe_crc_sources	,	V_816
"Graphics Interrupt enable:		%08x\n"	,	L_93
i915_gem_shrink	,	F_425
sseu	,	V_919
"fw loaded: %s\n"	,	L_375
priority	,	V_147
"RC information inaccurate because somebody "	,	L_196
intel_engine_cs	,	V_37
"\tphysical dimensions: %dx%dmm\n"	,	L_394
PRINT_FLAG	,	F_14
"North Display Interrupt enable:		%08x\n"	,	L_87
"\tSubmissions: %llu %s\n"	,	L_334
doorbell_offset	,	V_554
"%s cache[%d]: %d objects\n"	,	L_43
"RPNSWREQ: %dMHz\n"	,	L_123
primary	,	V_647
power_wells	,	V_613
"[k]contexts"	,	L_24
intel_get_crtc_for_pipe	,	F_362
wq_offset	,	V_557
RING_HEAD	,	F_305
I915_BIT_6_SWIZZLE_9_17	,	V_472
tabs	,	V_627
i915_drop_caches_set	,	F_421
ggtt	,	V_100
"\tinstdone accu =\n"	,	L_166
I915_BIT_6_SWIZZLE_9_11	,	V_470
I915_BIT_6_SWIZZLE_9_10	,	V_469
"PP_DIR_DCLV: 0x%08x\n"	,	L_282
drm_plane_type	,	V_679
"\t\tQ "	,	L_441
"Semaphores are disabled\n"	,	L_445
i915_forcewake_open	,	F_451
i915_cache_sharing_get	,	F_434
CURSOR_X_SHIFT	,	V_675
"Render standby enabled: %s\n"	,	L_177
"htp: 0x%08x\n"	,	L_382
QUIRK_PIN_SWIZZLED_PAGES	,	V_489
no_wq_space	,	V_559
"%s: "	,	L_244
intel_scaler_info	,	F_296
GEN8_PCU_IER	,	V_177
intel_device_info	,	V_22
last_seqno	,	V_572
"eLLC"	,	L_306
forcewake_count	,	V_369
intel_hdmi	,	V_658
"\tnum_scalers=%d, scaler_users=%x scaler_id=%d"	,	L_411
i915_pipe_crc_fops	,	V_814
list_first_entry	,	F_42
rpmodectl	,	V_243
"%s requests: %d\n"	,	L_46
ILK_DPFC_CONTROL	,	V_406
"\nproc: %s\n"	,	L_286
"CAGF: %dMHz\n"	,	L_124
"GT_PERF_STATUS: 0x%08x\n"	,	L_115
"Interrupt identity:  %08x\n"	,	L_84
"RC6 Enabled: %s\n"	,	L_189
SDEIER	,	V_197
hangcheck	,	V_318
num_rings	,	V_736
C1DRB3	,	V_480
HAS_FBC	,	F_167
enable_ips	,	V_408
intel_pipe_to_cpu_transcoder	,	F_245
I915_NUM_ENGINES	,	V_305
min_gpu_freq	,	V_428
PIPE_CRC_ENABLE	,	V_821
"Masking interrupts on rings 0x%08llx\n"	,	L_510
"stopping CRCs for pipe %c\n"	,	L_494
hw_id	,	V_144
CHV_EU210_PG_ENABLE	,	V_934
request	,	V_112
INTEL_PCH_TYPE	,	F_13
vbt_size	,	V_437
pm_mask	,	V_259
i915_panel_open	,	F_467
POWER_DOMAIN_INIT	,	V_171
"FBC enabled\n"	,	L_221
htotal	,	V_634
for_each_intel_encoder	,	F_351
GEN8_LSLICESTAT_MASK	,	V_953
MEMMODE_FSTART_SHIFT	,	V_335
global_seqno	,	V_134
"HD boost: %s\n"	,	L_167
vrefresh	,	V_630
display_crc_ctl_parse	,	F_386
BXT_RP_STATE_CAP	,	V_261
temp	,	V_422
ddb	,	V_761
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_867
INTEL_OUTPUT_DP_MST	,	V_664
WARN_ON	,	F_357
GS_MIA_MASK	,	V_538
dmc_payload	,	V_619
"Pipe %c IER:\t%08x\n"	,	L_69
"%s\n"	,	L_277
upper_32_bits	,	F_302
inode	,	V_209
"Device Power Management (CONFIG_PM) disabled\n"	,	L_368
"bit9/bit10"	,	L_253
EDP_PSR_PERF_CNT_MASK	,	V_592
dev	,	V_5
SUPPORTS_TV	,	F_356
print_file_stats	,	F_52
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_135
"Total"	,	L_347
"FAIL"	,	L_462
i915_panel_show	,	F_466
ARRAY_SIZE	,	F_51
IS_HASWELL	,	F_131
"GFX power: %ld\n"	,	L_232
active	,	V_82
GEN8_CSB_READ_PTR	,	F_312
yesno	,	F_149
"\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x, active? %s\n"	,	L_417
RING_WAIT_SEMAPHORE	,	V_729
I915_READ16	,	F_125
"\nScratch registers:\n"	,	L_320
list_first_entry_or_null	,	F_60
for_each_intel_crtc	,	F_66
"%-25s %d\n"	,	L_373
drm_plane	,	V_691
""	,	L_5
PORT_DFT2_G4X	,	V_839
intel_engine_id	,	V_84
hdisplay	,	V_631
i915_gem_stolen_list_info	,	F_38
"RC information accurate: %s\n"	,	L_198
DC_BALANCE_RESET	,	V_852
IS_GEN2	,	F_372
DEIMR	,	V_196
DEV_INFO_FOR_EACH_FLAG	,	F_15
"  %s EU Per Subslice: %u\n"	,	L_523
GEN6_CURICONT_MASK	,	V_273
cur_freq	,	V_235
IS_GEN7	,	F_135
IS_GEN9	,	F_130
uncore	,	V_349
IS_GEN4	,	F_212
IS_GEN3	,	F_211
IS_GEN6	,	F_134
IS_GEN5	,	F_124
intel_encoder_info	,	F_271
reset_queue	,	V_311
tail	,	V_455
"Display IIR_RW:\t%08x\n"	,	L_54
"Render p-state VID: %d\n"	,	L_117
intel_instdone	,	V_297
INTEL_OUTPUT_LVDS	,	V_667
num_shared_dpll	,	V_741
GEN6_RP_CUR_UP_EI	,	V_272
drm_modeset_unlock_all	,	F_253
CSR_SSP_BASE	,	V_625
"Media Well Gating Enabled: %s\n"	,	L_201
vsync_end	,	V_637
jiffies	,	V_148
"\t\tVrefresh: %d"	,	L_483
gen6_ppgtt_info	,	F_218
"Max pixel clock frequency: %d kHz\n"	,	L_146
fence_regs	,	V_201
height_mm	,	V_661
intel_plane	,	V_690
intel_display_power_domain	,	V_169
pending_flip_obj	,	V_140
" (name: %d)"	,	L_7
MEMMODE_BOOST_FREQ_MASK	,	V_329
"Source_OK: %s\n"	,	L_352
"unknown pipe %s\n"	,	L_498
input_buffer	,	V_883
plane_name	,	F_68
GUC_STATUS	,	V_533
GEN8_RING_PDP_UDW	,	F_216
intel_display_crc_init	,	F_455
"RPINCLIMIT: 0x%08x\n"	,	L_121
total_gtt_size	,	V_65
intel_panel	,	V_650
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_855
"FLIPY "	,	L_407
info	,	V_23
IS_SKYLAKE	,	F_138
flip_bits	,	V_396
put_task_struct	,	F_199
up_threshold	,	V_290
" purgeable"	,	L_6
count	,	V_66
table_lock	,	V_115
"\tWQ size %d, offset: 0x%x, tail %d\n"	,	L_330
"connector %d: type %s, status: %s\n"	,	L_392
pch_pfit	,	V_862
"Manually setting uncore sharing to %llu\n"	,	L_514
to_intel_connector	,	F_283
i915_ring_missed_irq_get	,	F_416
"mixed"	,	L_288
")"	,	L_16
HAS_RUNTIME_PM	,	F_257
skl_ddb_entry_size	,	F_324
client_lock	,	V_509
swizzle	,	V_466
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_819
wm_latency_show	,	F_398
i915_semaphore_status	,	F_318
DEIIR	,	V_195
GUC_MAX_DOORBELLS	,	V_564
"*"	,	L_15
"PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n"	,	L_113
spr_wm_latency_write	,	F_409
PORT_DFT_I9XX	,	V_851
i915_error_state_file_priv	,	V_206
"max GPU freq: %d MHz\n"	,	L_109
DRM_MODE_CONNECTOR_HDMIA	,	V_668
DRM_ROTATE_90	,	V_685
"RC1E\n"	,	L_181
MEMMODE_BOOST_EN	,	V_328
HAS_DDI	,	F_244
pri_wm_latency_open	,	F_403
crstandvid	,	V_324
"\t\tELSP[0] idle\n"	,	L_438
"FBC disabled: %s\n"	,	L_222
intel_wait_for_vblank	,	F_378
GEN6_RC_CTL_EI_MODE	,	F_156
intel_atomic_get_crtc_state	,	F_365
initialised	,	V_460
enable_execlists	,	V_465
ENOMEM	,	V_11
"New framebuffer address 0x%08lx\n"	,	L_41
"%lx"	,	L_505
RSX_STATUS_MASK	,	V_340
ggtt_offset	,	V_496
"expected &lt;%lu bytes into pipe crc control\n"	,	L_500
"Media RC6 residency since boot: %u\n"	,	L_195
madv	,	V_46
downclock_mode	,	V_781
lock	,	V_158
action	,	V_321
s_max	,	V_938
ARB_MODE	,	V_486
", mode:\n"	,	L_386
drm_modeset_unlock	,	F_379
"bit9/bit10/bit11"	,	L_255
GEN6_RP_EI_MASK	,	V_514
cookie	,	V_555
refresh_rate_type	,	V_778
hsw_disable_ips	,	F_374
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_105
encoder	,	V_641
per_file_ctx_stats	,	F_53
mst_mgr	,	V_787
"bit9/bit17"	,	L_256
PIPE_CRC_BUFFER_LEN	,	V_797
best_encoder	,	V_598
status	,	V_643
intel_engine_get_active_head	,	F_145
DRM_PLANE_TYPE_PRIMARY	,	V_681
"Render Well Gating Enabled: %s\n"	,	L_200
DEIER	,	V_194
"\tCapture miss count: %u\n"	,	L_327
file	,	V_80
i915_context_status	,	F_197
waiters	,	V_159
GEN6_RC_CTL_RC1e_ENABLE	,	V_376
show_pin_display_only	,	V_122
cursor_addr	,	V_719
"\tExeclist CSB read %d, write %d\n"	,	L_435
kstrtoint	,	F_391
GS_UKERNEL_MASK	,	V_536
"\tPriority %d, GuC ctx index: %u, PD offset 0x%x\n"	,	L_328
intel_engine_get_seqno	,	F_70
"%pK: %c%c%c%c%c %8zdKiB %02x %02x %s%s%s"	,	L_3
intel_panel_info	,	F_276
intel_dp	,	V_595
trace_i915_reg_rw	,	F_161
rpup	,	V_512
intel_digital_port	,	V_783
GEN8_DE_PORT_IIR	,	V_179
purgeable_size	,	V_105
guc_fw_major_wanted	,	V_523
i915_displayport_test_active_write	,	F_390
ppgtt	,	V_78
"%-15s%8s%8s%8s\n"	,	L_463
"FBC unsupported on this chipset\n"	,	L_220
i915_panel_fops	,	V_981
vsync_start	,	V_636
"\tcurrent seqno %x, last %x, hangcheck %x [score %d]\n"	,	L_421
dig_port	,	V_823
size_t	,	T_6
flip_queued_vblank	,	V_138
"\tACTHD = 0x%08llx [current 0x%08llx]\n"	,	L_162
i915_gem_request_completed	,	F_71
"\tBBADDR: 0x%08x_%08x\n"	,	L_433
"Pipe %c\n"	,	L_467
GEN9_PWRGT_MEDIA_STATUS_MASK	,	V_389
"0"	,	L_504
PORT_HOTPLUG_EN	,	V_172
guc_fw_load_status	,	V_522
FORCEWAKE_ACK	,	V_371
"\tFake context\n"	,	L_246
"\tDPCD rev: %x\n"	,	L_390
drm	,	V_63
"\n\t\t"	,	L_479
display_crc_ctl_parse_source	,	F_385
"DDR freq: %d MHz\n"	,	L_106
"actual GPU freq: %d MHz\n"	,	L_107
"Waiting (%s): %s [%d] on %x\n"	,	L_50
PIPE_CRC_SOURCE_DP_C_G4X	,	V_849
intel_pipe_crc_object	,	V_874
"unknown object %s\n"	,	L_497
i915_emon_status	,	F_182
filp	,	V_202
doorbell_id	,	V_553
"CONTEXT: %s %u\n"	,	L_245
rb_first	,	F_83
entries	,	V_808
task	,	V_114
"Currently: enabled\n"	,	L_227
"1"	,	L_503
remap_slice	,	V_457
header	,	V_434
action_err	,	V_571
MEMSTAT_ILK	,	V_225
"\t\tSAMPLER_INSTDONE[%d][%d]: 0x%08x\n"	,	L_149
dpcd	,	V_653
context_idr	,	V_98
fpriv	,	V_96
DRRS_LOW_RR	,	V_780
"Requested P-state: %d\n"	,	L_101
GEN6_RP_UP_THRESHOLD	,	V_269
drm_framebuffer_read_refcount	,	F_194
false_color	,	V_404
"GuC last action status: 0x%x\n"	,	L_342
active_mask	,	V_747
IS_G4X	,	F_176
intel_ring	,	V_452
"%s%s%s%s%s%s(0x%08x)"	,	L_401
i915_gem_object_get_tiling	,	F_20
i915_gem_object_get_page	,	F_204
request_list	,	V_117
"\t%s: %llu\n"	,	L_346
GEN8_DE_PORT_IER	,	V_180
"PM IIR:\t\t%08x\n"	,	L_81
i915_next_seqno_get	,	F_120
container_of	,	F_37
"bit9/bit11"	,	L_254
bytes	,	V_219
drm_file	,	V_93
i915_dump_lrc_obj	,	F_201
fence	,	V_51
drm_atomic_state_alloc	,	F_363
rsa_size	,	V_532
"\tpath: %s\n"	,	L_308
pixel_format	,	V_694
intel_hdmi_info	,	F_279
PIPE_CRC_SOURCE_DP_D_VLV	,	V_838
GEN6_RP_CUR_UP	,	V_274
"Max overclocked frequency: %dMHz\n"	,	L_136
"%d\t\t%d\t\t\t\t%d\n"	,	L_236
mapped_size	,	V_104
height	,	V_446
"CPU waiting? %d\n"	,	L_292
"\tRING_TAIL:  0x%08x [0x%08x]\n"	,	L_429
user_handle	,	V_490
I915_VMA_GLOBAL_BIND	,	V_462
snpcr	,	V_914
drm_get_subpixel_order_name	,	F_284
i915_ring_freq_table	,	F_186
"Performance_Counter: %u\n"	,	L_361
"%s.wake_count = %u\n"	,	L_186
enc_to_intel_hdmi	,	F_280
semaphore	,	V_738
i915_gfx_val	,	F_185
uint8_t	,	T_14
num_scalers	,	V_704
LIST_HEAD	,	F_39
shared	,	V_75
INTEL_PIPE_CRC_SOURCE_NONE	,	V_802
min_freq_softlimit	,	V_429
drm_minor	,	V_6
panel_power_up_delay	,	V_975
src_h	,	V_701
cea_rev	,	V_663
fixed_mode	,	V_652
skl_hw	,	V_765
global	,	V_76
seq_printf	,	F_11
src_x	,	V_648
src_w	,	V_700
src_y	,	V_649
hsw_trans_edp_pipe_A_crc_wa	,	F_361
"\tprimary plane disabled\n"	,	L_388
dirty	,	V_45
stat	,	V_578
"RP CUR DOWN: %d (%dus)\n"	,	L_130
i915_pipe_crc_data	,	V_812
IS_VALLEYVIEW	,	F_101
"bit9/bit10/bit17"	,	L_257
drm_i915_private	,	V_1
dpy_count	,	V_103
kcalloc	,	F_373
N_WORDS	,	F_387
i915_llc	,	F_227
"Enabled by kernel parameter: %s\n"	,	L_225
"bit9"	,	L_252
" (pinned x %d)"	,	L_8
"OK"	,	L_461
"Render IIR:\t%08x\n"	,	L_78
i915_power_domain_info	,	F_261
GEN6_GT_CORE_STATUS	,	V_372
intel_csr	,	V_617
GAMTARBMODE	,	V_485
"\tfetch: %s\n"	,	L_309
"struct_mutex blocked for reset\n"	,	L_154
"\tsubpixel order: %s\n"	,	L_395
i915_forcewake_release	,	F_452
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_361
"    "	,	L_47
connector_type	,	V_599
"Got %d for test active\n"	,	L_502
i915_next_seqno_set	,	F_121
"OVL"	,	L_398
work_busy	,	F_243
edram	,	V_515
I915_TILING_NONE	,	V_27
i915_display_info	,	F_298
i915_ppgtt_info	,	F_223
drm_atomic_state	,	V_860
fb_lock	,	V_451
"Doorbell next cacheline: 0x%x\n\n"	,	L_338
intel_uncore_forcewake_get	,	F_129
connector_status_connected	,	V_644
"CRTC %d: pipe: %c, active=%s, (size=%dx%d), dither=%s, bpp=%d\n"	,	L_416
idx	,	V_733
CSR_VERSION	,	F_268
"\tversion wanted: %d.%d\n"	,	L_311
"ssp base: 0x%08x\n"	,	L_381
expires	,	V_317
has_audio	,	V_655
GEN8_RING_PDP_LDW	,	F_217
CHV_POWER_SS0_SIG2	,	V_926
CHV_POWER_SS0_SIG1	,	V_924
"\tBound in GGTT at 0x%08x\n"	,	L_247
f_flags	,	V_803
"   "	,	L_21
"Display IMR:\t%08x\n"	,	L_55
"C1DRB3 = 0x%04x\n"	,	L_265
"Frequency requested %d\n"	,	L_293
"pp"	,	L_12
common	,	V_151
driver_priv	,	V_97
CHV_EU19_PG_ENABLE	,	V_933
i915_vm_to_ppgtt	,	F_47
plane_rotation	,	F_292
"\t\tlast   "	,	L_424
rps_power_to_str	,	F_225
"RP CUR UP: %d (%dus)\n"	,	L_126
mask	,	V_399
flip_work	,	V_130
skl_ddb_entry	,	V_762
GEN8_DE_PORT_IMR	,	V_178
skip_spaces	,	F_382
sink_support	,	V_580
dentry	,	V_7
PINEVIEW_SELF_REFRESH_EN	,	V_419
"RS1 VID: %d\n"	,	L_175
intel_connector_info	,	F_282
idr_for_each	,	F_55
i915_fbc_status	,	F_166
"\t\tELSP[0] "	,	L_437
i915_handle_error	,	F_415
base	,	V_36
FW_BLC_SELF_EN	,	V_415
quirks	,	V_488
"RP PREV UP: %d (%dus)\n"	,	L_127
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_431
prefix	,	V_143
rcctl1	,	V_352
"Render Power Well: %s\n"	,	L_190
guc_fw_fetch_status	,	V_521
GEN6_RP_CUR_DOWN_EI	,	V_277
enable	,	V_859
"\tfixed mode:\n"	,	L_389
drrs_type	,	V_770
"HW context %u "	,	L_240
val	,	V_220
dpll	,	V_750
i915	,	V_312
intel_guc_fw_status_repr	,	F_231
work	,	V_128
"WM%d %u (%u.%u usec)\n"	,	L_507
GEN9_SS23_EU_PGCTL_ACK	,	F_441
IS_KABYLAKE	,	F_139
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_854
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_856
broadwell_sseu_device_status	,	F_444
" tracked hardware state:\n"	,	L_452
eu_total	,	V_936
GFX_MODE	,	V_494
pipe_crc_info	,	V_789
GEN6_RP_MEDIA_SW_MODE	,	V_359
slice_info	,	V_951
ENODEV	,	V_403
cur_wm_latency_open	,	F_406
private_data	,	V_208
GEN6_MBC_SNPCR_MASK	,	V_916
"Cursor"	,	L_470
I915_READ	,	F_74
vbt	,	V_436
mutex	,	V_775
debugfs_create_file	,	F_343
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_281
requests	,	V_722
POWER_DOMAIN_PIPE	,	F_90
"%s: %lluMB\n"	,	L_304
intel_fbc_is_active	,	F_168
gpu_freq	,	V_425
rpupei	,	V_249
count_irq_waiters	,	F_224
i915_swizzle_info	,	F_210
i915_guc_log_control_set	,	F_239
EAGAIN	,	V_805
CURSOR_POS_MASK	,	V_676
GEN6_CORE_CPD_STATE_MASK	,	V_384
"\tCEA rev: %d\n"	,	L_396
DROP_UNBOUND	,	V_908
udelay	,	F_159
"Hangcheck active, fires in %dms\n"	,	L_156
wake_count	,	V_350
CIRC_CNT	,	F_337
I915_BIT_6_SWIZZLE_NONE	,	V_467
tmp_pos	,	V_215
space	,	V_453
power_domain	,	V_170
enc_to_dig_port	,	F_330
intel_context	,	V_458
list_sort	,	F_41
"Trying to capture CRC while pipe is off\n"	,	L_492
i915_debugfs_connector_add	,	F_468
IS_I945G	,	F_177
DRM_REFLECT_X	,	V_688
"C0DRB3 = 0x%04x\n"	,	L_264
DRM_REFLECT_Y	,	V_689
POWER_DOMAIN_NUM	,	V_614
intel_uncore_forcewake_domain	,	V_347
offset	,	V_739
S_IRUGO	,	V_813
DCC	,	V_477
"GMCH temp: %ld\n"	,	L_230
i915_dump_lrc	,	F_208
eu_cnt	,	V_928
PTR_ERR	,	F_366
LOW_POWER	,	V_503
rdmsrl	,	F_255
drm_i915_error_state_buf	,	V_213
edp	,	V_974
"\nRPS Autotuning inactive\n"	,	L_302
"  %s Slice Total: %u\n"	,	L_518
CURCNTR	,	F_288
STATIC_DRRS_SUPPORT	,	V_771
"\tDRRS Supported: Yes\n"	,	L_476
i915_gem_seqno_info	,	F_85
i915_dpcd_show	,	F_462
"\t%-24s: %10llu, last seqno 0x%08x\n"	,	L_345
"MAD_DIMM_C0 = 0x%08x\n"	,	L_266
intel_guc	,	V_540
pin_display	,	V_26
"Total fences = %d\n"	,	L_97
purgeable_count	,	V_102
DC_BALANCE_RESET_VLV	,	V_840
plane_state	,	V_646
postfix	,	V_723
value	,	V_758
instdone	,	V_298
i915_energy_uJ	,	F_254
INTEL_GEN	,	F_12
GEN9_PWRGT_RENDER_STATUS_MASK	,	V_388
rcu_read_unlock	,	F_63
"End"	,	L_465
GEN9_PGCTL_SS_ACK	,	F_442
GEN6_GT_GFX_RC6p	,	V_392
i915_gem_fence_regs_info	,	F_105
MCH_SECP_NRG_STTS	,	V_603
DROP_FREED	,	V_910
stolen	,	V_54
pipe_crc_set_source	,	F_370
RING_WAIT	,	V_728
wrpll	,	V_754
drm_i915_gem_request	,	V_111
aliasing_ppgtt	,	V_492
get_tiling_flag	,	F_19
"PM IER:\t\t%08x\n"	,	L_80
per_file_ctx	,	F_213
i915_error_state_get	,	F_111
crtc_mask	,	V_746
"Start"	,	L_464
"(%s [%d]) "	,	L_241
"\t%s [%d] waiting for %x\n"	,	L_161
for_each_intel_plane_on_crtc	,	F_294
"\tMIA Core status = 0x%x\n"	,	L_319
score	,	V_320
fbdev	,	V_442
SKL_CSR_DC3_DC5_COUNT	,	V_622
i915_ring_test_irq_get	,	F_418
DRM_MODE_CONNECTOR_DisplayPort	,	V_665
"\tLast submission result: %d\n"	,	L_333
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_833
"PCU interrupt enable:\t%08x\n"	,	L_66
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_831
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_829
"Flip not associated with any ring\n"	,	L_37
"Display Engine misc interrupt mask:\t%08x\n"	,	L_73
drm_plane_state	,	V_645
version	,	V_621
"270 "	,	L_405
is_available_info	,	V_955
filelist_mutex	,	V_110
ctx_index	,	V_551
HEAD_ADDR	,	V_726
compliance_test_type	,	V_887
unused	,	V_221
pci_power_name	,	F_260
"Video Turbo Mode: %s\n"	,	L_187
CURSOR_POS_SIGN	,	V_677
VLV_GT_MEDIA_RC6	,	V_364
"Max CD clock frequency: %d kHz\n"	,	L_145
total_overflow_count	,	V_543
"%u bound objects, %llu bytes\n"	,	L_27
"GT Interrupt IIR %d:\t%08x\n"	,	L_62
gt_perf_status	,	V_241
"\t\tactive "	,	L_425
"Workarounds applied: %d\n"	,	L_458
cursor_active	,	F_285
scaler_id	,	V_707
"tokenize failed, a command is %d words\n"	,	L_496
file_operations	,	V_962
wm_latency_write	,	F_407
"RC3\n"	,	L_206
drm_crtc	,	V_597
ucode_size	,	V_530
"  %s Slice Mask: %04x\n"	,	L_517
" dpll_md: 0x%08x\n"	,	L_454
"Lowest (RPN) frequency: %dMHz\n"	,	L_133
MEMSWCTL	,	V_223
RSX_STATUS_ON	,	V_341
drm_i915_gem_object	,	V_24
RSX_STATUS_RS1	,	V_344
RSX_STATUS_RS2	,	V_345
RSX_STATUS_RS3	,	V_346
ilk_wm_max_level	,	F_399
"DDC = 0x%08x\n"	,	L_262
i915_gem_request_info	,	F_81
"RC6++ voltage: %dmV\n"	,	L_217
"\tExeclist CSB[%d]: 0x%08x, context: %d\n"	,	L_436
GEN9_PGCTL_SSA_EU311_ACK	,	V_945
vma	,	V_35
drm_for_each_fb	,	F_195
lockdep_assert_held	,	F_29
rb_next	,	F_84
WM1_LP_SR_EN	,	V_413
"no P-state info available\n"	,	L_143
helper	,	V_443
reg	,	V_405
"\tBootrom status = 0x%x\n"	,	L_317
GEN9_PGCTL_SSB_EU210_ACK	,	V_948
req	,	V_152
ret	,	V_67
fw_domain	,	V_348
active_requests	,	V_508
i915_gem_wait_for_idle	,	F_423
i915_mch_val	,	F_183
RING_CONTEXT_STATUS_PTR	,	F_311
i915_displayport_test_type_show	,	F_396
"nonexisting DP port %c\n"	,	L_490
POSTING_READ	,	F_376
port	,	V_786
"\t\tfirst  "	,	L_423
drm_info_list	,	V_969
flush_count	,	V_541
cursor_position	,	F_289
private	,	V_21
GEN9_SS01_EU_PGCTL_ACK	,	F_440
skl_latency	,	V_892
"Stolen:\n"	,	L_20
"\t[0x%04x] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_249
db_cacheline	,	V_566
VLV_PSRSTAT	,	F_247
priotree	,	V_146
error_str	,	V_214
engine	,	V_38
intel_seq_print_mode	,	F_270
kmalloc	,	F_4
busy_frontbuffer_bits	,	V_582
flip_ready_vblank	,	V_139
end	,	V_766
"Kernel (anonymous) boosts: %d\n"	,	L_298
"Runtime power management not supported\n"	,	L_364
GEN8_DE_PIPE_IER	,	F_100
pm_ier	,	V_255
TILECTL	,	V_484
GEN6_RPSTAT1	,	V_271
seqno	,	V_145
" dpll:    0x%08x\n"	,	L_453
ent	,	V_8
info_list	,	V_970
GEN6_RP_STATE_LIMITS	,	V_260
chipset	,	V_423
crtc_h	,	V_699
i915_dpcd_open	,	F_465
swizzle_string	,	F_209
crtc_y	,	V_697
"Manually setting wedged to %llu"	,	L_509
IS_PINEVIEW	,	F_180
FW_BLC_SELF_VLV	,	V_420
display_crc_ctl_tokenize	,	F_381
intel_runtime_pm_get	,	F_87
"\t%2d: \t0x%x\n"	,	L_321
"Total power: %ld\n"	,	L_233
crtc_w	,	V_698
crtc_x	,	V_696
DRM_DEBUG	,	F_422
per_file_stats	,	F_46
i915_wedged_set	,	F_413
"GPU idle: %s\n"	,	L_365
domain_use_count	,	V_616
"%c %s\n"	,	L_489
DISP_ARB_CTL	,	V_487
GEN9_PGCTL_SLICE_ACK	,	V_950
EDP_PSR_PERF_CNT	,	V_591
i915_forcewake_fops	,	V_961
spr_wm_latency_show	,	F_401
"Available"	,	L_515
"\nGuC logging stats:\n"	,	L_322
guc_fw_path	,	V_520
mapping	,	V_32
obj_exec_link	,	V_60
gen9_sseu_device_status	,	F_438
emitted_jiffies	,	V_149
"\t\tSC_INSTDONE: 0x%08x\n"	,	L_148
GEN7_RC_CTL_TO_MODE	,	V_360
PIPE_CRC_SOURCE_DP_B_VLV	,	V_836
out_unlock	,	V_498
i915_reg_t	,	T_12
pipe_crc_objects	,	V_876
RING_TAIL	,	F_306
client_list	,	V_118
guc_fw_minor_wanted	,	V_524
"unknown source %s\n"	,	L_499
connector	,	V_594
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_474
drm_for_each_connector	,	F_326
"low power"	,	L_287
"GuC total action count: %llu\n"	,	L_339
"Down"	,	L_192
psrperf	,	V_577
"HW whitelist count for %s: %d\n"	,	L_459
i915_print_sseu_info	,	F_448
copy_to_user	,	F_341
"  Avg. up: %d%% [above threshold? %d%%]\n"	,	L_300
DRRS_NOT_SUPPORTED	,	V_773
"Media Power Well: %s\n"	,	L_193
gen8_ppgtt_info	,	F_215
for_each_instdone_slice_subslice	,	F_141
"  Has Subslice Power Gating: %s\n"	,	L_527
wait_event_interruptible_lock_irq	,	F_339
CSR_VERSION_MAJOR	,	F_266
"RPS enabled? %d\n"	,	L_290
i915_hw_ppgtt	,	V_77
err	,	V_971
rcu_read_lock	,	F_61
pm_intr_keep	,	V_289
"HW Enabled &amp; Active bit: %s"	,	L_358
i915_workarounds	,	V_755
i915_gem_object_info	,	F_56
"TILECTL = 0x%08x\n"	,	L_269
"\theader: offset is %d; size = %d\n"	,	L_313
PIPESTAT	,	F_92
drm_debugfs_create_files	,	F_459
I915_WEDGED	,	V_306
i915_gem_context	,	V_88
"Dropping caches: 0x%08llx\n"	,	L_511
"  Has Slice Power Gating: %s\n"	,	L_526
"Flip queued on frame %d, (was ready on frame %d), now %d\n"	,	L_38
modifier	,	V_449
GEN6_GT_PERF_STATUS	,	V_264
wait_queue	,	V_310
"%s%x [%x:%x] prio=%d @ %dms: %s\n"	,	L_45
i915_terminally_wedged	,	F_412
mode	,	V_629
SKL_NUM_SCALERS	,	V_708
"\tNo scalers available on this platform\n"	,	L_413
"Enabled"	,	L_516
cagf	,	V_247
"RC6   voltage: %dmV\n"	,	L_215
gtt_offset	,	V_141
"Flip queued on %s at seqno %x, next seqno %x [current breadcrumb %x], completed? %d\n"	,	L_36
"%u unbound objects, %llu bytes\n"	,	L_26
drm_debugfs_remove_files	,	F_461
IPS_CTL	,	V_409
intel_display_power_get	,	F_94
new	,	V_896
DROP_ACTIVE	,	V_900
"%u objects, %llu bytes\n"	,	L_25
read	,	V_730
GEN9_PGCTL_SSB_EU311_ACK	,	V_949
rstdbyctl	,	V_323
domains	,	V_615
"Fence %d, pin count = %d, object = "	,	L_98
vlv_pipe_crc_ctl_reg	,	F_354
INTEL_OUTPUT_DP	,	V_826
uint16_t	,	T_13
struct_mutex	,	V_41
global_timeline	,	V_136
list_add	,	F_7
ss_max	,	V_920
DRM_MODE_CONNECTOR_eDP	,	V_600
i915_pipe_crc_open	,	F_333
i915_fbc_fc_set	,	F_170
kmap_atomic	,	F_205
FBC_CTL_FALSE_COLOR	,	V_407
"RS2 VID: %d\n"	,	L_176
GUC_DPC_LOG_BUFFER	,	V_544
"RC7\n"	,	L_208
last_retired_head	,	V_456
power_domains	,	V_609
INTEL_OUTPUT_UNKNOWN	,	V_670
kunmap_atomic	,	F_206
intel_connector	,	V_593
hw_whitelist_count	,	V_757
"PCU interrupt mask:\t%08x\n"	,	L_64
I915_WAIT_LOCKED	,	V_902
i915_debugfs_list	,	V_967
row	,	V_303
"i915_dpcd"	,	L_538
INTEL_PIPE_CRC_SOURCE_MAX	,	V_817
"Current sequence (%s): %x\n"	,	L_49
"GT Interrupt IMR %d:\t%08x\n"	,	L_61
VLV_DPFLIPSTAT	,	V_173
"Resetting error state\n"	,	L_100
any	,	V_153
mmio_base	,	V_725
"\tExeclist status: 0x%08x %08x\n"	,	L_434
I915_MADV_DONTNEED	,	V_47
rps	,	V_231
"bit6 swizzle for X-tiling = %s\n"	,	L_260
" wrpll:   0x%08x\n"	,	L_457
drm_i915_file_private	,	V_95
pri_latency	,	V_893
"unknown"	,	L_258
node_to_i915	,	F_1
PIPE_A_SCRAMBLE_RESET	,	V_841
GEN6_RC_CTL_RC6p_ENABLE	,	V_380
drm_info_node	,	V_2
last_fence	,	V_53
ring	,	V_92
hw_max	,	V_912
i915_gem_obj_total_ggtt_size	,	F_24
BETWEEN	,	V_504
"RP PREV DOWN: %d (%dus)\n"	,	L_131
pm_isr	,	V_257
mbox	,	V_740
"Render RC6 residency since boot: %u\n"	,	L_194
"PCU interrupt identity:\t%08x\n"	,	L_65
rpcurup	,	V_250
C0DRB3	,	V_479
LONG_MAX	,	V_906
pin_count	,	V_40
vlv_punit_read	,	F_126
DRM_ROTATE_270	,	V_687
"Master IER:\t%08x\n"	,	L_76
SOFT_SCRATCH	,	F_232
SKL_CSR_DC5_DC6_COUNT	,	V_623
debug_dump	,	V_491
delayed_work_pending	,	F_147
MSR_RAPL_POWER_UNIT	,	V_602
max_words	,	V_872
"\t%*pb\n"	,	L_337
HSW_CAGF_SHIFT	,	V_284
GFP_KERNEL	,	V_10
i915_error_state_read	,	F_115
"DRRS_State: Unknown(%d)\n"	,	L_482
GEN6_MBC_SNPCR_SHIFT	,	V_917
"Max P-state: P%d\n"	,	L_173
"Boost freq: %d\n"	,	L_168
" (%s)"	,	L_18
source_ok	,	V_581
"RPMODECTL: 0x%08x\n"	,	L_120
"RS1\n"	,	L_182
list_del_init	,	F_45
"\tFailed to get pages for context object\n\n"	,	L_248
i_private	,	V_210
mutex_unlock	,	F_8
"\tPP_DIR_BASE: 0x%08x\n"	,	L_442
"Unknown\n"	,	L_209
intel_attached_encoder	,	F_329
task_struct	,	V_113
GEN8_CSB_WRITE_PTR	,	F_313
assert_spin_locked	,	F_336
DSPADDR	,	F_76
typeof	,	F_43
scaler_users	,	V_706
"  %-13s%8u%8u%8u\n"	,	L_469
RSX_STATUS_RC1	,	V_342
seq_file	,	V_17
"Up threshold: %d%%\n"	,	L_128
enableddisabled	,	F_181
"\twaiters? %s, fake irq active? %s\n"	,	L_160
DSPSURF	,	F_75
i915_guc_log_control_get	,	F_238
"Power well/domain"	,	L_371
GEN6_RP_CUR_DOWN	,	V_279
mutex_lock	,	F_6
rp_state_cap	,	V_242
"ECOCHK: 0x%08x\n"	,	L_285
DROP_RETIRE	,	V_904
intel_uncore_forcewake_put	,	F_133
i915_ddb_info	,	F_322
cache_list	,	V_87
display_crc_ctl_show	,	F_346
"\tVBT: DRRS_type: None"	,	L_473
sandybridge_pcode_read	,	F_162
CURSOR_Y_SHIFT	,	V_678
sseu_dev_info	,	V_918
"idle GPU freq: %d MHz\n"	,	L_111
obj_rank_by_stolen	,	F_36
i915_shared_dplls_info	,	F_319
"\t\t[head %04x, postfix %04x, tail %04x, batch 0x%08x_%08x]\n"	,	L_426
"Chipset power: %ld\n"	,	L_231
TRANSCODER_EDP	,	V_864
i915_guc_client	,	V_548
GTIER	,	V_185
intel_pipe_crc_source	,	V_815
WARN	,	F_353
i915_power_well	,	V_611
pci_dev	,	V_604
mutex_lock_interruptible	,	F_40
IER	,	V_191
name	,	V_48
" (frontbuffer: 0x%03x)"	,	L_19
for_each_intel_connector	,	F_250
"\taction = %d\n"	,	L_164
intel_engine_get_instdone	,	F_146
aux	,	V_657
rpcurdown	,	V_253
GEN8_GT_SLICE_INFO	,	V_952
i915_vbt	,	F_190
"%llu"	,	L_363
mappable_end	,	V_109
PIPE_CRC_LINE_LEN	,	V_800
INTEL_OUTPUT_TVOUT	,	V_824
"GT Interrupt IER %d:\t%08x\n"	,	L_63
HAS_GUC_UCODE	,	F_230
"\tload: %s\n"	,	L_310
"program base: 0x%08x\n"	,	L_380
skl_ddb_allocation	,	V_760
"SW control enabled: %s\n"	,	L_170
GEN9_MEDIA_PG_ENABLE	,	V_379
"min GPU freq: %d MHz\n"	,	L_110
seq_write	,	F_189
intel_crtc_info	,	F_274
pw_status	,	V_353
eu_mask	,	V_941
"\tVBT: DRRS_type: Seamless"	,	L_472
HAS_CSR	,	F_265
"  %s Subslice Per Slice: %u\n"	,	L_521
GEN6_RP_CONTROL	,	V_268
ggtt_view	,	V_50
"ARB_MODE = 0x%08x\n"	,	L_271
GEN9_PGCTL_SSA_EU210_ACK	,	V_944
get_active_flag	,	F_16
HIGH_POWER	,	V_505
max_cdclk_freq	,	V_295
rpdown	,	V_513
HAS_PSR	,	F_242
"Render IER:\t%08x\n"	,	L_77
uint64_t	,	T_10
waitqueue_active	,	F_144
drm_device	,	V_62
"RC6+ residency since boot: %u\n"	,	L_213
hw_min	,	V_913
slice	,	V_299
"Enabled: %s\n"	,	L_353
HAS_LLC	,	F_187
rsa_offset	,	V_531
debugfs_list	,	V_16
"PCI device power state: %s [%d]\n"	,	L_369
fbc	,	V_397
object_count	,	V_107
GTIIR	,	V_186
"  default context:\n"	,	L_275
free_work	,	V_911
crtc	,	V_124
IIR	,	V_192
"Graphics Interrupt identity:		%08x\n"	,	L_94
i915_gem_find_active_request	,	F_301
i915_fbc_fc_get	,	F_169
pipe_crc_data_count	,	F_335
"  idle:%d, efficient:%d, boost:%d\n"	,	L_295
I915_DEBUGFS_ENTRIES	,	V_968
PAGE_SIZE	,	V_574
GEN9_FREQ_SCALER	,	V_292
CURPOS	,	F_290
"  Plane%-8d%8u%8u%8u\n"	,	L_468
synchronize_rcu	,	F_426
format_name	,	V_693
FW_BLC_SELF	,	V_414
intel_scaler	,	V_709
gen9_powergate_enable	,	V_367
flags	,	V_308
CSR_HTP_SKL	,	V_626
enabled	,	V_506
GS_BOOTROM_MASK	,	V_534
GEN6_DECODE_RC6_VID	,	F_163
GEN6_RPNSWREQ	,	V_266
GEN9_PWRGT_DOMAIN_STATUS	,	V_374
rpprevup	,	V_251
drm_atomic_commit	,	F_367
pm_iir	,	V_258
slice_common	,	V_301
OPREGION_SIZE	,	V_435
"\t\tELSP[1] "	,	L_439
num_pipes	,	V_792
i915_guc_log_dump	,	F_237
spin_unlock_irq	,	F_77
GEN6_GT_GFX_RC6	,	V_391
"%hu %hu %hu %hu %hu %hu %hu %hu"	,	L_508
i915_gem_set_global_seqno	,	F_122
debugfs_root	,	V_965
"Reset in progress\n"	,	L_152
i915_ring_seqno_info	,	F_82
"Pipe %c IMR:\t%08x\n"	,	L_67
HSW_CAGF_MASK	,	V_283
"Actual freq: %d MHz\n"	,	L_138
width	,	V_445
"  %s EU Total: %u\n"	,	L_522
"RS2 (RC6)\n"	,	L_183
max_freq_softlimit	,	V_430
vtotal	,	V_638
"\n"	,	L_360
GEN6_TURBO_DISABLE	,	V_267
"L-shaped memory detected\n"	,	L_273
CSR_PROGRAM	,	F_269
"Graphics Interrupt mask:		%08x\n"	,	L_95
hweight8	,	F_447
i915_ring_missed_irq_set	,	F_417
gpu_error	,	V_307
"Connector info\n"	,	L_419
"Port hotplug:\t%08x\n"	,	L_58
i915_error_state_write	,	F_106
"PRI"	,	L_399
RING_CTL	,	F_307
GEN9_PG_ENABLE	,	V_373
GEN9_CAGF_SHIFT	,	V_282
for_each_pipe	,	F_89
i915_debugfs_files	,	V_966
opened	,	V_793
GTIMR	,	V_187
"RC6++ residency since boot: %u\n"	,	L_214
IMR	,	V_193
MEMSTAT_VID_MASK	,	V_226
intel_gpu_freq	,	F_127
VLV_EDP_PSR_ACTIVE_NORFB_UP	,	V_588
i915_debugfs_unregister	,	F_460
"pm_intr_keep: 0x%08x\n"	,	L_114
MEMMODE_FMAX_SHIFT	,	V_337
"%llu [%llu] gtt total\n"	,	L_31
reqf	,	V_248
FW_CSPWRDWNEN	,	V_421
GEN6_RP_MEDIA_MODE_MASK	,	V_358
MEMMODE_BOOST_FREQ_SHIFT	,	V_330
"\nGuC status 0x%08x:\n"	,	L_316
"MST Source Port %c\n"	,	L_487
pm_imr	,	V_256
drm_connector	,	V_642
GEN6_RP_PREV_UP	,	V_276
intel_framebuffer	,	V_438
"\tISR:   flush count %10u, overflow count %10u\n"	,	L_323
ppos	,	V_205
"Down threshold: %d%%\n"	,	L_132
"PM IMR:\t\t%08x\n"	,	L_82
"GAMTARBMODE = 0x%08x\n"	,	L_270
addr	,	V_132
"FB tracking busy bits: 0x%08x\n"	,	L_218
"DRRS_State: DRRS_LOW_RR\n"	,	L_481
user_buf	,	V_796
CHV_EU08_PG_ENABLE	,	V_932
wq_tail	,	V_558
DPINVGTT	,	V_174
width_mm	,	V_660
i915_gem_context_is_default	,	F_214
GS_BOOTROM_SHIFT	,	V_535
"GuC last action error code: %d\n"	,	L_343
"\taudio support: %s\n"	,	L_391
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_822
"SSEU Device Info\n"	,	L_529
"Size"	,	L_466
active_crtc_cnt	,	V_782
i915_displayport_test_active_open	,	F_393
plane	,	V_126
unbound	,	V_73
"\tmodes:\n"	,	L_397
"%02lx"	,	L_506
i915_capabilities	,	F_9
"Display Engine port interrupt identity:\t%08x\n"	,	L_71
i915_gem_retire_requests	,	F_424
"---------\n"	,	L_415
awake	,	V_507
i915_wedged_get	,	F_411
PIPE_CRC_SOURCE_DP_B_G4X	,	V_848
"Current VID: %d\n"	,	L_103
i915_displayport_test_type_open	,	F_397
"Current RS state: "	,	L_178
g4x_undo_pipe_scramble_reset	,	F_359
ucode_offset	,	V_529
cpu_fifo_underrun_disabled	,	V_720
"Min freq: %d MHz\n"	,	L_140
GEN6_CURIAVG_MASK	,	V_278
HAS_PCH_SPLIT	,	F_102
MEMSTAT_PSTATE_MASK	,	V_228
EIO	,	V_870
CONFIG_DRM_FBDEV_EMULATION	,	F_192
i915_runtime_pm_status	,	F_256
object_memory	,	V_108
submissions	,	V_562
subpixel_order	,	V_662
"g"	,	L_11
breadcrumbs	,	V_155
i915_pipe_crc_read	,	F_338
RCS	,	V_314
VLV_EDP_PSR_CURR_STATE_MASK	,	V_587
i915_reset_in_progress	,	F_414
i915_sseu_status	,	F_450
test_bit	,	F_143
"LLC: %s\n"	,	L_303
display_crc_ctl_parse_pipe	,	F_384
GEN9_RENDER_PG_ENABLE	,	V_378
EDP_PSR_ENABLE	,	V_584
EBUSY	,	V_794
"Pipe %c power disabled\n"	,	L_56
PIPE_CRC_SOURCE_PIPE_ILK	,	V_858
"GuC firmware status:\n"	,	L_307
i915_destroy_error_state	,	F_108
panel	,	V_651
hw_lock	,	V_232
"SSEU Device Status\n"	,	L_530
ia_freq	,	V_426
backlight_off_delay	,	V_978
ce	,	V_459
CHV_POWER_SS1_SIG1	,	V_925
CHV_POWER_SS1_SIG2	,	V_927
"bit6 swizzle for Y-tiling = %s\n"	,	L_261
current_state	,	V_607
words	,	V_871
i915_gem_object_unpin_pages	,	F_207
", active"	,	L_297
fls	,	F_446
CURSOR_MODE	,	V_673
"\tname: %s\n"	,	L_393
"%02x%02x%02x%02x%02x%02x\n"	,	L_362
config	,	V_745
"\t--Plane id %d: type=%s, crtc_pos=%4dx%4d, crtc_size=%4dx%4d, src_pos=%d.%04ux%d.%04u, src_size=%d.%04ux%d.%04u, format=%s, rotation=%s\n"	,	L_410
DRM_DEBUG_KMS	,	F_371
"Display IIR:\t%08x\n"	,	L_53
intel_runtime_pm_put	,	F_104
PUNIT_REG_GPU_FREQ_STS	,	V_233
" crtc_mask: 0x%08x, active: 0x%x, on: %s\n"	,	L_451
i915_vma_is_ggtt	,	F_26
GEN8_PCU_IMR	,	V_175
"Currently: unknown\n"	,	L_226
acthd	,	V_304
dp	,	V_776
intel_dp_info	,	F_277
cur_wm_latency_show	,	F_402
"Manually setting max freq to %llu\n"	,	L_512
" (display)"	,	L_9
ivb_pipe_crc_ctl_reg	,	F_369
intel_shared_dpll	,	V_742
"  %s Subslice Mask: %04x\n"	,	L_520
doorbell_bitmap	,	V_565
fp1	,	V_753
fbdev_fb	,	V_439
fp0	,	V_752
"Render IMR:\t%08x\n"	,	L_79
action_count	,	V_567
DRM_MODE_CONNECTOR_LVDS	,	V_666
ilk_pipe_crc_ctl_reg	,	F_360
execlist_port	,	V_734
DRM_ERROR	,	F_464
i915_displayport_test_active_show	,	F_392
min_eu_in_pool	,	V_956
i915_drrs	,	V_768
boosts	,	V_510
fb	,	V_444
fops	,	V_963
i915_frequency_info	,	F_123
VLV_IMR	,	V_168
frame	,	V_809
"0 "	,	L_402
cursor	,	V_718
"%s:\n"	,	L_158
"\tRequests:\n"	,	L_422
HAS_POOLED_EU	,	F_449
debugfs_remove	,	F_5
i915_gem_framebuffer_info	,	F_191
"Current P-state: %d\n"	,	L_104
"MAD_DIMM_C1 = 0x%08x\n"	,	L_267
MEMSTAT_PSTATE_SHIFT	,	V_229
GEN9_PGCTL_SSB_EU19_ACK	,	V_947
i915_ggtt_offset	,	F_202
BDW_FBC_COMPRESSION_MASK	,	V_400
client	,	V_549
LRC_STATE_PN	,	V_463
drm_modeset_lock_all	,	F_249
"CUR"	,	L_400
eu_per_subslice	,	V_937
FBC_STATUS2	,	V_402
EDP_PSR_CTL	,	V_583
mapped_count	,	V_101
get_pid_task	,	F_198
busy_bits	,	V_395
CHV_EU311_PG_ENABLE	,	V_935
i915_frontbuffer_tracking	,	F_165
gt	,	V_135
GEN6_RC_CTL_RC6pp_ENABLE	,	V_381
scalers	,	V_711
"[k]batch pool"	,	L_23
obj	,	V_25
I915_SHRINK_UNBOUND	,	V_909
subslice_7eu	,	V_954
intel_irqs_enabled	,	F_258
PORT_D	,	V_832
PORT_C	,	V_830
PORT_B	,	V_828
bits_per_pixel	,	V_448
dev_priv	,	V_20
header_offset	,	V_527
DCC2	,	V_478
inactive	,	V_83
MEMMODECTL	,	V_325
i915_drpc_info	,	F_164
for_each_fw_domain	,	F_153
"180 "	,	L_404
id	,	V_52
intel_wait	,	V_160
" dirty"	,	L_4
i915_max_freq_get	,	F_428
VLV_IIR	,	V_166
RING_START	,	F_304
i915_forcewake_create	,	F_453
i915_error_state_to_str	,	F_117
PIPE_CRC_SOURCE_DP_D_G4X	,	V_850
i8xx_pipe_crc_ctl_reg	,	F_349
i915_vma_is_pinned	,	F_31
display_crc_ctl_write	,	F_388
"Display IER:\t%08x\n"	,	L_52
GEN8_MASTER_IRQ	,	V_164
IS_BROXTON	,	F_128
i915_displayport_test_data_show	,	F_394
sseu_subslice_total	,	F_445
"Min P-state: P%d\n"	,	L_174
HAS_GUC_SCHED	,	F_236
i915_error_state_release	,	F_112
"Boost freq: %d MHz\n"	,	L_141
"none"	,	L_251
GEN8_GT_IIR	,	F_96
"\tRSA: offset is %d; size = %d\n"	,	L_315
usage_count	,	V_606
" fp0:     0x%08x\n"	,	L_455
strings	,	V_502
i915_gem_gtt_info	,	F_64
"MMIO update completed? %d\n"	,	L_42
u16	,	T_8
GEN6_RP_MEDIA_TURBO	,	V_356
PIPE_B	,	V_842
"bug"	,	L_259
PIPE_A	,	V_671
PIPE_C	,	V_844
"Master Interrupt Control:\t%08x\n"	,	L_51
"RC6\n"	,	L_207
power_well_count	,	V_610
"\tversion found: %d.%d\n"	,	L_312
PIPE_B_SCRAMBLE_RESET	,	V_843
EFAULT	,	V_810
to_i915	,	F_2
PIPE_CRC_SOURCE_PIPE_VLV	,	V_835
intel_display_power_put	,	F_93
rpstat	,	V_246
"Core Power Down: %s\n"	,	L_210
"(deleted) "	,	L_242
"Graphics Interrupt mask (%s):	%08x\n"	,	L_96
hsync_end	,	V_633
semaphores	,	V_737
has_drrs	,	V_774
i915_vma	,	V_34
cur_wm_latency_write	,	F_410
pdev	,	V_605
drm_encoder	,	V_640
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_387
for_each_encoder_on_crtc	,	F_275
"efficient (RPe) frequency: %d MHz\n"	,	L_112
get_pin_mapped_flag	,	F_23
u32	,	T_3
"North Display Interrupt mask:		%08x\n"	,	L_89
ret_count	,	V_216
GEN6_RP_STATE_CAP	,	V_263
MAD_DIMM_C2	,	V_483
rb_node	,	V_156
MAD_DIMM_C1	,	V_482
MAD_DIMM_C0	,	V_481
mm	,	V_31
i915_debugfs_register	,	F_458
guc_fw_major_found	,	V_525
level	,	V_888
VLV_IER	,	V_165
GEN6_RP_DOWN_THRESHOLD	,	V_270
WM1_LP_ILK	,	V_412
"  Min EU in pool: %u\n"	,	L_525
"\tRING_START: 0x%08x [0x%08x]\n"	,	L_427
entry	,	V_763
sig2	,	V_923
sig1	,	V_922
DRM_PLANE_TYPE_CURSOR	,	V_682
PIPE_SCRAMBLE_RESET_MASK	,	V_853
GEN8_GT_IER	,	F_97
list_last_entry	,	F_300
drm_atomic_state_put	,	F_368
"not supported\n"	,	L_224
drm_framebuffer	,	V_440
head	,	V_454
total	,	V_71
"MAD_DIMM_C2 = 0x%08x\n"	,	L_268
action_cmd	,	V_569
action_fail	,	V_568
drm_mm_node_allocated	,	F_27
tmpbuf	,	V_881
"0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_349
ok	,	V_759
action_status	,	V_570
on	,	V_748
"\nGuC submissions:\n"	,	L_344
PIPE_CRC_CTL	,	F_375
ubuf	,	V_203
"RPDECLIMIT: 0x%08x\n"	,	L_122
spr_wm_latency_open	,	F_404
get_pin_flag	,	F_18
vlv_undo_pipe_scramble_reset	,	F_358
FW_DOMAIN_ID_RENDER	,	V_370
u64	,	T_2
userbuf	,	V_211
pd	,	V_495
"Idleness DRRS: Disabled"	,	L_477
pg	,	V_573
i915_gem_active_isset	,	F_32
capture_miss_count	,	V_547
GEN6_RP_PREV_DOWN	,	V_280
"on\n"	,	L_179
"IRQs disabled: %s\n"	,	L_366
VLV_MASTER_IER	,	V_184
GAM_ECOCHK	,	V_497
GEN6_RP_ENABLE	,	V_357
GEN6_CAGF_MASK	,	V_285
I915_TILING_X	,	V_28
batch_pool	,	V_86
"0x%08x\n"	,	L_449
i915_dpcd_debug	,	V_972
"No active crtc found\n"	,	L_486
I915_WRITE	,	F_171
in_use	,	V_712
i915_guc_client_info	,	F_234
i915_edp_psr_status	,	F_241
HAS_GMCH_DISPLAY	,	F_405
I915_TILING_Y	,	V_29
pipe_bpp	,	V_716
BXT_GT_PERF_STATUS	,	V_262
"waiting"	,	L_431
"collecting CRCs for pipe %c, %s\n"	,	L_493
dent	,	V_12
for_each_engine	,	F_50
object_idr	,	V_116
"Main link in standby mode: %s\n"	,	L_357
i915_chipset_val	,	F_184
bind_count	,	V_72
rb	,	V_157
str	,	V_695
node	,	V_3
DRM_PLANE_TYPE_OVERLAY	,	V_680
RING_EXECLIST_STATUS_LO	,	F_309
"\tFailed doorbell: %u\n"	,	L_332
efficient_freq	,	V_239
intel_pipe_crc_entry	,	V_807
i915_interrupt_info	,	F_86
rgvswctl	,	V_222
rq	,	V_142
CONFIG_PM	,	F_259
GEN6_GT_GFX_RC6_LOCKED	,	V_390
hw_state	,	V_749
INTEL_OUTPUT_EDP	,	V_827
display_info	,	V_659
GUC_CRASH_DUMP_LOG_BUFFER	,	V_545
i915_vma_is_active	,	F_48
"\tRING_HEAD:  0x%08x [0x%08x]\n"	,	L_428
sc	,	V_710
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_868
can_mst	,	V_785
RSX_STATUS_RC1E	,	V_343
pipe_config	,	V_703
intel_crtc_get_vblank_counter	,	F_72
"DISP_ARB_CTL = 0x%08x\n"	,	L_272
key	,	V_9
INTEL_INFO	,	F_10
RING_MODE_GEN7	,	F_219
ss	,	V_921
atomic_read	,	F_35
"Deepest RC6 Enabled: %s\n"	,	L_203
u8	,	T_11
hweight32	,	F_443
uint32_t	,	T_9
"aliasing PPGTT:\n"	,	L_283
buf	,	V_218
eu_reg	,	V_940
max_t	,	F_437
S_IWUSR	,	V_964
i915_mmio_reg_offset	,	F_321
guc_fw	,	V_517
"\nRPS Autotuning (current \"%s\" window):\n"	,	L_299
"%u mapped objects, %llu bytes\n"	,	L_29
"pd gtt offset: 0x%08x\n"	,	L_284
I915_READ_FW	,	F_160
fb_tracking	,	V_394
has_slice_pg	,	V_957
"N/A"	,	L_409
"\tPP_DIR_BASE_READ: 0x%08x\n"	,	L_443
proc_desc_offset	,	V_552
"\tunderrun reporting: cpu=%s pch=%s \n"	,	L_418
intel_uncore_forcewake_domain_to_str	,	F_154
hsync_start	,	V_632
transcoder	,	V_585
PIPE_CRC_SOURCE_DP_C_VLV	,	V_837
"RPSTAT1: 0x%08x\n"	,	L_119
RING_PP_DIR_BASE	,	F_220
intel_guc_fw	,	V_516
i915_dmc_info	,	F_264
DP_DPCD_REV	,	V_654
boost_freq	,	V_293
drm_display_mode	,	V_628
i915_error_state_buf_init	,	F_116
" (%sgtt offset: %08llx, size: %08llx"	,	L_10
"DC5 -&gt; DC6 count: %d\n"	,	L_379
"\tACTHD:  0x%08x_%08x\n"	,	L_432
n_entries	,	V_798
i9xx_pipe_crc_ctl_reg	,	F_355
gen9_powergate_status	,	V_368
RING_EXECLIST_STATUS_HI	,	F_310
I915_RESET_IN_PROGRESS	,	V_309
vm	,	V_79
" (stolen: %08llx)"	,	L_17
"Logical Ring Contexts are disabled\n"	,	L_250
pid_task	,	F_62
"\nCRTC %d:  "	,	L_485
DRM_ROTATE_180	,	V_686
"\tDPC:   flush count %10u, overflow count %10u\n"	,	L_324
GEN8_CSB_ENTRIES	,	V_732
i915_guc_log_control	,	F_240
intel_flip_work	,	V_127
pending	,	V_131
GEN8_GT_IMR	,	F_95
i915_dp_mst_info	,	F_328
connectors_changed	,	V_865
"  %s Subslice Total: %u\n"	,	L_519
wm	,	V_764
missed_irq_rings	,	V_319
wq	,	V_806
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_362
acquire_ctx	,	V_861
simple_read_from_buffer	,	F_118
"  no ppgtt for context %d\n"	,	L_274
"  Avg. down: %d%% [below threshold? %d%%]\n"	,	L_301
fw_path	,	V_620
READ_ONCE	,	F_316
"Hangcheck inactive\n"	,	L_157
"\t\tINSTDONE: 0x%08x\n"	,	L_147
enable_hangcheck	,	V_313
intel_encoder	,	V_639
i915_ips_status	,	F_172
error_priv	,	V_207
intel_display_power_domain_str	,	F_263
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_857
", scalers[%d]: use=%s, mode=%x"	,	L_412
jiffies_to_msecs	,	F_80
wq_size	,	V_556
"\tPP_DIR_DCLV: 0x%08x\n"	,	L_444
"Max freq: %d MHz\n"	,	L_142
shared_dplls	,	V_744
init_waitqueue_head	,	F_457
subslice_mask	,	V_931
"No flip due on pipe %c (plane %c)\n"	,	L_33
RING_PP_DIR_DCLV	,	F_222
comm	,	V_121
intel_dp_sink_crc	,	F_252
RCX_SW_EXIT	,	V_339
single_open	,	F_348
rpprevdown	,	V_254
"RC3 (RC6+)\n"	,	L_184
i915_ring_test_irq_set	,	F_419
sampler	,	V_302
"DPFLIPSTAT:\t%08x\n"	,	L_59
"No requests\n"	,	L_48
"North Display Interrupt identity:	%08x\n"	,	L_88
ESRCH	,	V_499
RSTDBYCTL	,	V_326
"RP CUR UP EI: %d (%dus)\n"	,	L_125
"\t\tROW_INSTDONE[%d][%d]: 0x%08x\n"	,	L_150
kfree	,	F_114
"high power"	,	L_289
i915_error_state_open	,	F_109
ironlake_drpc_info	,	F_151
"Turbo enabled: %s\n"	,	L_188
"\tDRRS Supported : No"	,	L_484
out	,	V_217
"Display Engine misc interrupt identity:\t%08x\n"	,	L_74
spr_latency	,	V_894
has_subslice_pg	,	V_958
GEN6_CURBSYTAVG_MASK	,	V_275
GEN8_DE_PIPE_IIR	,	F_99
VLV_EDP_PSR_ACTIVE_SF_UPDATE	,	V_589
power	,	V_501
"Toggling workaround to %i returns %i\n"	,	L_491
CSR_VERSION_MINOR	,	F_267
down_threshold	,	V_291
drrs	,	V_769
i915_gem_batch_pool_info	,	F_78
to_intel_framebuffer	,	F_193
"GuC last action command: 0x%x\n"	,	L_341
"DC3 -&gt; DC5 count: %d\n"	,	L_378
"0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n"	,	L_460
drm_modeset_legacy_acquire_ctx	,	F_364
"RC6+  voltage: %dmV\n"	,	L_216
"GFX_MODE: 0x%08x\n"	,	L_279
"\t\tELSP[1] idle\n"	,	L_440
EINVAL	,	V_575
"Copied %d bytes from user\n"	,	L_501
"Core Power Down\n"	,	L_205
depth	,	V_447
out_rpm	,	V_500
gfx	,	V_424
info_ent	,	V_13
intel_display_power_get_if_enabled	,	F_91
rpdownei	,	V_252
"\tseqno = %x [current %x, last %x]\n"	,	L_159
I915_READ_IMR	,	F_103
VLV_GTLC_PW_STATUS	,	V_354
MEMMODE_SWMODE_EN	,	V_332
retcode	,	V_561
copy_from_user	,	F_389
MEMSTAT_VID_SHIFT	,	V_227
"Doorbell map:\n"	,	L_336
compliance_test_data	,	V_886
mem_freq	,	V_234
"Waiter holding struct mutex\n"	,	L_153
data	,	V_19
"\t\tBusy_frontbuffer_bits: 0x%X"	,	L_478
"Compressing: %s\n"	,	L_223
intel_breadcrumbs	,	V_154
"%u purgeable objects, %llu bytes\n"	,	L_28
lower_32_bits	,	F_303
i915_wa_registers	,	F_320
GEN8_GT_ISR	,	F_136
"Render p-state ratio: %d\n"	,	L_116
pch_fifo_underrun_disabled	,	V_721
INSTPM_SELF_EN	,	V_417
i915_guc_info	,	F_235
I915_READ_NOTRACE	,	F_158
"\tCRASH: flush count %10u, overflow count %10u\n"	,	L_325
RING_CONTEXT_STATUS_BUF_LO	,	F_314
"Pipe %c IIR:\t%08x\n"	,	L_68
debugfs_lock	,	V_14
i915_instdone_info	,	F_140
opregion	,	V_433
i915_error_state_put	,	F_113
filep	,	V_788
cur_latency	,	V_895
INSTPM	,	V_416
workarounds	,	V_756
"%u display objects (pinned), %llu bytes\n"	,	L_30
execlist_first	,	V_735
link	,	V_511
"total: %d\n"	,	L_44
file_stats	,	V_69
I915_MAX_PIPES	,	V_818
"  Has Pooled EU: %s\n"	,	L_524
"&lt;unknown&gt;"	,	L_32
for_each_universal_plane	,	F_323
intel_lvds_info	,	F_281
GEN8_DE_PIPE_IMR	,	F_98
"%s [%d]: %d boosts%s\n"	,	L_296
spin_lock	,	F_58
display_crc_ctl_open	,	F_347
dma_buf	,	V_74
dpcd_block	,	V_973
list_head	,	V_56
"HW control enabled: %s\n"	,	L_169
"\tPDP%d 0x%016llx\n"	,	L_278
intel_freq_opcode	,	F_430
"dpcd read (%zu bytes at %u) failed (%zd)\n"	,	L_532
bytes_read	,	V_799
no_fbc_reason	,	V_398
rb_entry	,	F_317
"  Has EU Power Gating: %s\n"	,	L_528
list_for_each_entry_reverse	,	F_57
CRSTANDVID	,	V_327
"\t\tconnector %d: type: %s, status: %s"	,	L_385
"too many words, allowed &lt;= %d\n"	,	L_495
i915_sink_crc	,	F_248
i915_gem_object_last_write_engine	,	F_34
i915_forcewake_domains	,	F_152
VLV_IIR_RW	,	V_167
