[BITS 32]

; ISR without CPU error code — push dummy 0
%macro ISR_NOERR 1
[global isr%1]
isr%1:
    push dword 0
    push dword %1
    jmp isr_common
%endmacro

; ISR with CPU error code — already on stack
%macro ISR_ERR 1
[global isr%1]
isr%1:
    push dword %1
    jmp isr_common
%endmacro

; IRQ — mapped to INT (32 + N)
%macro IRQ 2
[global irq%1]
irq%1:
    push dword 0
    push dword %2
    jmp irq_common
%endmacro

; CPU exceptions 0-31
ISR_NOERR 0   ISR_NOERR 1   ISR_NOERR 2   ISR_NOERR 3
ISR_NOERR 4   ISR_NOERR 5   ISR_NOERR 6   ISR_NOERR 7
ISR_ERR   8   ISR_NOERR 9   ISR_ERR   10  ISR_ERR   11
ISR_ERR   12  ISR_ERR   13  ISR_ERR   14  ISR_NOERR 15
ISR_NOERR 16  ISR_ERR   17  ISR_NOERR 18  ISR_NOERR 19
ISR_NOERR 20  ISR_NOERR 21  ISR_NOERR 22  ISR_NOERR 23
ISR_NOERR 24  ISR_NOERR 25  ISR_NOERR 26  ISR_NOERR 27
ISR_NOERR 28  ISR_NOERR 29  ISR_ERR   30  ISR_NOERR 31

; Hardware IRQs 0-15 → INT 32-47
IRQ  0, 32   IRQ  1, 33   IRQ  2, 34   IRQ  3, 35
IRQ  4, 36   IRQ  5, 37   IRQ  6, 38   IRQ  7, 39
IRQ  8, 40   IRQ  9, 41   IRQ 10, 42   IRQ 11, 43
IRQ 12, 44   IRQ 13, 45   IRQ 14, 46   IRQ 15, 47

[extern isr_handler]
[extern irq_handler]

isr_common:
    pusha
    push ds
    push es
    push fs
    push gs
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax
    push esp            ; registers_t* regs
    call isr_handler
    pop eax
    pop gs
    pop fs
    pop es
    pop ds
    popa
    add esp, 8          ; remove int_no + err_code
    iret

irq_common:
    pusha
    push ds
    push es
    push fs
    push gs
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax
    push esp
    call irq_handler
    pop eax
    pop gs
    pop fs
    pop es
    pop ds
    popa
    add esp, 8
    iret

[global idt_load]
idt_load:
    mov eax, [esp+4]
    lidt [eax]
    ret