{
  "module_name": "rv1108-cru.h",
  "hash_id": "c1f4d5965ceff2c0e0c2db15554038ecbde06298e009c6b44c983adaaa5ec460",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rv1108-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RV1108_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RV1108_H\n\n \n#define PLL_APLL\t\t\t0\n#define PLL_DPLL\t\t\t1\n#define PLL_GPLL\t\t\t2\n#define ARMCLK\t\t\t\t3\n\n \n#define SCLK_SPI0\t\t\t65\n#define SCLK_NANDC\t\t\t67\n#define SCLK_SDMMC\t\t\t68\n#define SCLK_SDIO\t\t\t69\n#define SCLK_EMMC\t\t\t71\n#define SCLK_UART0\t\t\t72\n#define SCLK_UART1\t\t\t73\n#define SCLK_UART2\t\t\t74\n#define SCLK_I2S0\t\t\t75\n#define SCLK_I2S1\t\t\t76\n#define SCLK_I2S2\t\t\t77\n#define SCLK_TIMER0\t\t\t78\n#define SCLK_TIMER1\t\t\t79\n#define SCLK_SFC\t\t\t80\n#define SCLK_SDMMC_DRV\t\t\t81\n#define SCLK_SDIO_DRV\t\t\t82\n#define SCLK_EMMC_DRV\t\t\t83\n#define SCLK_SDMMC_SAMPLE\t\t84\n#define SCLK_SDIO_SAMPLE\t\t85\n#define SCLK_EMMC_SAMPLE\t\t86\n#define SCLK_VENC_CORE\t\t\t87\n#define SCLK_HEVC_CORE\t\t\t88\n#define SCLK_HEVC_CABAC\t\t\t89\n#define SCLK_PWM0_PMU\t\t\t90\n#define SCLK_I2C0_PMU\t\t\t91\n#define SCLK_WIFI\t\t\t92\n#define SCLK_CIFOUT\t\t\t93\n#define SCLK_MIPI_CSI_OUT\t\t94\n#define SCLK_CIF0\t\t\t95\n#define SCLK_CIF1\t\t\t96\n#define SCLK_CIF2\t\t\t97\n#define SCLK_CIF3\t\t\t98\n#define SCLK_DSP\t\t\t99\n#define SCLK_DSP_IOP\t\t\t100\n#define SCLK_DSP_EPP\t\t\t101\n#define SCLK_DSP_EDP\t\t\t102\n#define SCLK_DSP_EDAP\t\t\t103\n#define SCLK_CVBS_HOST\t\t\t104\n#define SCLK_HDMI_SFR\t\t\t105\n#define SCLK_HDMI_CEC\t\t\t106\n#define SCLK_CRYPTO\t\t\t107\n#define SCLK_SPI\t\t\t108\n#define SCLK_SARADC\t\t\t109\n#define SCLK_TSADC\t\t\t110\n#define SCLK_MAC_PRE\t\t\t111\n#define SCLK_MAC\t\t\t112\n#define SCLK_MAC_RX\t\t\t113\n#define SCLK_MAC_REF\t\t\t114\n#define SCLK_MAC_REFOUT\t\t\t115\n#define SCLK_DSP_PFM\t\t\t116\n#define SCLK_RGA\t\t\t117\n#define SCLK_I2C1\t\t\t118\n#define SCLK_I2C2\t\t\t119\n#define SCLK_I2C3\t\t\t120\n#define SCLK_PWM\t\t\t121\n#define SCLK_ISP\t\t\t122\n#define SCLK_USBPHY\t\t\t123\n#define SCLK_I2S0_SRC\t\t\t124\n#define SCLK_I2S1_SRC\t\t\t125\n#define SCLK_I2S2_SRC\t\t\t126\n#define SCLK_UART0_SRC\t\t\t127\n#define SCLK_UART1_SRC\t\t\t128\n#define SCLK_UART2_SRC\t\t\t129\n\n#define DCLK_VOP_SRC\t\t\t185\n#define DCLK_HDMIPHY\t\t\t186\n#define DCLK_VOP\t\t\t187\n\n \n#define ACLK_DMAC\t\t\t192\n#define ACLK_PRE\t\t\t193\n#define ACLK_CORE\t\t\t194\n#define ACLK_ENMCORE\t\t\t195\n#define ACLK_RKVENC\t\t\t196\n#define ACLK_RKVDEC\t\t\t197\n#define ACLK_VPU\t\t\t198\n#define ACLK_CIF0\t\t\t199\n#define ACLK_VIO0\t\t\t200\n#define ACLK_VIO1\t\t\t201\n#define ACLK_VOP\t\t\t202\n#define ACLK_IEP\t\t\t203\n#define ACLK_RGA\t\t\t204\n#define ACLK_ISP\t\t\t205\n#define ACLK_CIF1\t\t\t206\n#define ACLK_CIF2\t\t\t207\n#define ACLK_CIF3\t\t\t208\n#define ACLK_PERI\t\t\t209\n#define ACLK_GMAC\t\t\t210\n\n \n#define PCLK_GPIO1\t\t\t256\n#define PCLK_GPIO2\t\t\t257\n#define PCLK_GPIO3\t\t\t258\n#define PCLK_GRF\t\t\t259\n#define PCLK_I2C1\t\t\t260\n#define PCLK_I2C2\t\t\t261\n#define PCLK_I2C3\t\t\t262\n#define PCLK_SPI\t\t\t263\n#define PCLK_SFC\t\t\t264\n#define PCLK_UART0\t\t\t265\n#define PCLK_UART1\t\t\t266\n#define PCLK_UART2\t\t\t267\n#define PCLK_TSADC\t\t\t268\n#define PCLK_PWM\t\t\t269\n#define PCLK_TIMER\t\t\t270\n#define PCLK_PERI\t\t\t271\n#define PCLK_GPIO0_PMU\t\t\t272\n#define PCLK_I2C0_PMU\t\t\t273\n#define PCLK_PWM0_PMU\t\t\t274\n#define PCLK_ISP\t\t\t275\n#define PCLK_VIO\t\t\t276\n#define PCLK_MIPI_DSI\t\t\t277\n#define PCLK_HDMI_CTRL\t\t\t278\n#define PCLK_SARADC\t\t\t279\n#define PCLK_DSP_CFG\t\t\t280\n#define PCLK_BUS\t\t\t281\n#define PCLK_EFUSE0\t\t\t282\n#define PCLK_EFUSE1\t\t\t283\n#define PCLK_WDT\t\t\t284\n#define PCLK_GMAC\t\t\t285\n\n \n#define HCLK_I2S0_8CH\t\t\t320\n#define HCLK_I2S1_2CH\t\t\t321\n#define HCLK_I2S2_2CH\t\t\t322\n#define HCLK_NANDC\t\t\t323\n#define HCLK_SDMMC\t\t\t324\n#define HCLK_SDIO\t\t\t325\n#define HCLK_EMMC\t\t\t326\n#define HCLK_PERI\t\t\t327\n#define HCLK_SFC\t\t\t328\n#define HCLK_RKVENC\t\t\t329\n#define HCLK_RKVDEC\t\t\t330\n#define HCLK_CIF0\t\t\t331\n#define HCLK_VIO\t\t\t332\n#define HCLK_VOP\t\t\t333\n#define HCLK_IEP\t\t\t334\n#define HCLK_RGA\t\t\t335\n#define HCLK_ISP\t\t\t336\n#define HCLK_CRYPTO_MST\t\t\t337\n#define HCLK_CRYPTO_SLV\t\t\t338\n#define HCLK_HOST0\t\t\t339\n#define HCLK_OTG\t\t\t340\n#define HCLK_CIF1\t\t\t341\n#define HCLK_CIF2\t\t\t342\n#define HCLK_CIF3\t\t\t343\n#define HCLK_BUS\t\t\t344\n#define HCLK_VPU\t\t\t345\n\n#define CLK_NR_CLKS\t\t\t(HCLK_VPU + 1)\n\n \n#define SRST_CORE_PO_AD\t\t\t0\n#define SRST_CORE_AD\t\t\t1\n#define SRST_L2_AD\t\t\t2\n#define SRST_CPU_NIU_AD\t\t\t3\n#define SRST_CORE_PO\t\t\t4\n#define SRST_CORE\t\t\t5\n#define SRST_L2\t\t\t\t6\n#define SRST_CORE_DBG\t\t\t8\n#define PRST_DBG\t\t\t9\n#define RST_DAP\t\t\t\t10\n#define PRST_DBG_NIU\t\t\t11\n#define ARST_STRC_SYS_AD\t\t15\n\n#define SRST_DDRPHY_CLKDIV\t\t16\n#define SRST_DDRPHY\t\t\t17\n#define PRST_DDRPHY\t\t\t18\n#define PRST_HDMIPHY\t\t\t19\n#define PRST_VDACPHY\t\t\t20\n#define PRST_VADCPHY\t\t\t21\n#define PRST_MIPI_CSI_PHY\t\t22\n#define PRST_MIPI_DSI_PHY\t\t23\n#define PRST_ACODEC\t\t\t24\n#define ARST_BUS_NIU\t\t\t25\n#define PRST_TOP_NIU\t\t\t26\n#define ARST_INTMEM\t\t\t27\n#define HRST_ROM\t\t\t28\n#define ARST_DMAC\t\t\t29\n#define SRST_MSCH_NIU\t\t\t30\n#define PRST_MSCH_NIU\t\t\t31\n\n#define PRST_DDRUPCTL\t\t\t32\n#define NRST_DDRUPCTL\t\t\t33\n#define PRST_DDRMON\t\t\t34\n#define HRST_I2S0_8CH\t\t\t35\n#define MRST_I2S0_8CH\t\t\t36\n#define HRST_I2S1_2CH\t\t\t37\n#define MRST_IS21_2CH\t\t\t38\n#define HRST_I2S2_2CH\t\t\t39\n#define MRST_I2S2_2CH\t\t\t40\n#define HRST_CRYPTO\t\t\t41\n#define SRST_CRYPTO\t\t\t42\n#define PRST_SPI\t\t\t43\n#define SRST_SPI\t\t\t44\n#define PRST_UART0\t\t\t45\n#define PRST_UART1\t\t\t46\n#define PRST_UART2\t\t\t47\n\n#define SRST_UART0\t\t\t48\n#define SRST_UART1\t\t\t49\n#define SRST_UART2\t\t\t50\n#define PRST_I2C1\t\t\t51\n#define PRST_I2C2\t\t\t52\n#define PRST_I2C3\t\t\t53\n#define SRST_I2C1\t\t\t54\n#define SRST_I2C2\t\t\t55\n#define SRST_I2C3\t\t\t56\n#define PRST_PWM1\t\t\t58\n#define SRST_PWM1\t\t\t60\n#define PRST_WDT\t\t\t61\n#define PRST_GPIO1\t\t\t62\n#define PRST_GPIO2\t\t\t63\n\n#define PRST_GPIO3\t\t\t64\n#define PRST_GRF\t\t\t65\n#define PRST_EFUSE\t\t\t66\n#define PRST_EFUSE512\t\t\t67\n#define PRST_TIMER0\t\t\t68\n#define SRST_TIMER0\t\t\t69\n#define SRST_TIMER1\t\t\t70\n#define PRST_TSADC\t\t\t71\n#define SRST_TSADC\t\t\t72\n#define PRST_SARADC\t\t\t73\n#define SRST_SARADC\t\t\t74\n#define HRST_SYSBUS\t\t\t75\n#define PRST_USBGRF\t\t\t76\n\n#define ARST_PERIPH_NIU\t\t\t80\n#define HRST_PERIPH_NIU\t\t\t81\n#define PRST_PERIPH_NIU\t\t\t82\n#define HRST_PERIPH\t\t\t83\n#define HRST_SDMMC\t\t\t84\n#define HRST_SDIO\t\t\t85\n#define HRST_EMMC\t\t\t86\n#define HRST_NANDC\t\t\t87\n#define NRST_NANDC\t\t\t88\n#define HRST_SFC\t\t\t89\n#define SRST_SFC\t\t\t90\n#define ARST_GMAC\t\t\t91\n#define HRST_OTG\t\t\t92\n#define SRST_OTG\t\t\t93\n#define SRST_OTG_ADP\t\t\t94\n#define HRST_HOST0\t\t\t95\n\n#define HRST_HOST0_AUX\t\t\t96\n#define HRST_HOST0_ARB\t\t\t97\n#define SRST_HOST0_EHCIPHY\t\t98\n#define SRST_HOST0_UTMI\t\t\t99\n#define SRST_USBPOR\t\t\t100\n#define SRST_UTMI0\t\t\t101\n#define SRST_UTMI1\t\t\t102\n\n#define ARST_VIO0_NIU\t\t\t102\n#define ARST_VIO1_NIU\t\t\t103\n#define HRST_VIO_NIU\t\t\t104\n#define PRST_VIO_NIU\t\t\t105\n#define ARST_VOP\t\t\t106\n#define HRST_VOP\t\t\t107\n#define DRST_VOP\t\t\t108\n#define ARST_IEP\t\t\t109\n#define HRST_IEP\t\t\t110\n#define ARST_RGA\t\t\t111\n#define HRST_RGA\t\t\t112\n#define SRST_RGA\t\t\t113\n#define PRST_CVBS\t\t\t114\n#define PRST_HDMI\t\t\t115\n#define SRST_HDMI\t\t\t116\n#define PRST_MIPI_DSI\t\t\t117\n\n#define ARST_ISP_NIU\t\t\t118\n#define HRST_ISP_NIU\t\t\t119\n#define HRST_ISP\t\t\t120\n#define SRST_ISP\t\t\t121\n#define ARST_VIP0\t\t\t122\n#define HRST_VIP0\t\t\t123\n#define PRST_VIP0\t\t\t124\n#define ARST_VIP1\t\t\t125\n#define HRST_VIP1\t\t\t126\n#define PRST_VIP1\t\t\t127\n#define ARST_VIP2\t\t\t128\n#define HRST_VIP2\t\t\t129\n#define PRST_VIP2\t\t\t120\n#define ARST_VIP3\t\t\t121\n#define HRST_VIP3\t\t\t122\n#define PRST_VIP4\t\t\t123\n\n#define PRST_CIF1TO4\t\t\t124\n#define SRST_CVBS_CLK\t\t\t125\n#define HRST_CVBS\t\t\t126\n\n#define ARST_VPU_NIU\t\t\t140\n#define HRST_VPU_NIU\t\t\t141\n#define ARST_VPU\t\t\t142\n#define HRST_VPU\t\t\t143\n#define ARST_RKVDEC_NIU\t\t\t144\n#define HRST_RKVDEC_NIU\t\t\t145\n#define ARST_RKVDEC\t\t\t146\n#define HRST_RKVDEC\t\t\t147\n#define SRST_RKVDEC_CABAC\t\t148\n#define SRST_RKVDEC_CORE\t\t149\n#define ARST_RKVENC_NIU\t\t\t150\n#define HRST_RKVENC_NIU\t\t\t151\n#define ARST_RKVENC\t\t\t152\n#define HRST_RKVENC\t\t\t153\n#define SRST_RKVENC_CORE\t\t154\n\n#define SRST_DSP_CORE\t\t\t156\n#define SRST_DSP_SYS\t\t\t157\n#define SRST_DSP_GLOBAL\t\t\t158\n#define SRST_DSP_OECM\t\t\t159\n#define PRST_DSP_IOP_NIU\t\t160\n#define ARST_DSP_EPP_NIU\t\t161\n#define ARST_DSP_EDP_NIU\t\t162\n#define PRST_DSP_DBG_NIU\t\t163\n#define PRST_DSP_CFG_NIU\t\t164\n#define PRST_DSP_GRF\t\t\t165\n#define PRST_DSP_MAILBOX\t\t166\n#define PRST_DSP_INTC\t\t\t167\n#define PRST_DSP_PFM_MON\t\t169\n#define SRST_DSP_PFM_MON\t\t170\n#define ARST_DSP_EDAP_NIU\t\t171\n\n#define SRST_PMU\t\t\t172\n#define SRST_PMU_I2C0\t\t\t173\n#define PRST_PMU_I2C0\t\t\t174\n#define PRST_PMU_GPIO0\t\t\t175\n#define PRST_PMU_INTMEM\t\t\t176\n#define PRST_PMU_PWM0\t\t\t177\n#define SRST_PMU_PWM0\t\t\t178\n#define PRST_PMU_GRF\t\t\t179\n#define SRST_PMU_NIU\t\t\t180\n#define SRST_PMU_PVTM\t\t\t181\n#define ARST_DSP_EDP_PERF\t\t184\n#define ARST_DSP_EPP_PERF\t\t185\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}