v 20130925 2
C 9400 9100 1 0 0 sram16byte.sym
{
T 10200 10475 5 10 1 1 0 4 1
source=sram16byte.sch
T 10200 11200 5 10 1 1 0 3 1
refdes=A
}
C 13900 9100 1 0 0 sram16byte.sym
{
T 14700 10475 5 10 1 1 0 4 1
source=sram16byte.sch
T 14700 11200 5 10 1 1 0 3 1
refdes=B
}
N 11000 9500 11000 8700 4
N 9400 9500 8700 9500 4
N 15500 9500 15500 8700 4
N 9000 8500 16200 8500 4
N 9400 10300 9000 10300 4
N 9000 10300 9000 8500 4
N 9100 8300 16200 8300 4
N 9200 8100 16200 8100 4
N 16200 7900 9300 7900 4
N 9400 10100 9100 10100 4
N 9100 10100 9100 8300 4
N 9400 9900 9200 9900 4
N 9200 9900 9200 8100 4
N 9400 9700 9300 9700 4
N 9300 9700 9300 7900 4
N 13900 10300 13500 10300 4
N 13500 10300 13500 7900 4
N 13900 10100 13600 10100 4
N 13600 10100 13600 8100 4
N 13900 9900 13700 9900 4
N 13700 9900 13700 8300 4
N 13900 9700 13800 9700 4
N 13800 9700 13800 8500 4
N 8700 8400 15600 8400 4
N 8700 8200 15700 8200 4
N 8700 8000 15800 8000 4
N 15900 7800 8700 7800 4
N 11000 9700 11100 9700 4
N 11100 9700 11100 7800 4
N 11200 8000 11200 9900 4
N 11200 9900 11000 9900 4
N 11300 8200 11300 10100 4
N 11300 10100 11000 10100 4
N 11400 8400 11400 10300 4
N 11400 10300 11000 10300 4
N 15500 9700 15600 9700 4
N 15600 9700 15600 8400 4
N 15700 8200 15700 9900 4
N 15700 9900 15500 9900 4
N 15800 8000 15800 10100 4
N 15800 10100 15500 10100 4
N 15900 7800 15900 10300 4
N 15900 10300 15500 10300 4
N 3600 14300 13900 14300 4
N 3700 14200 15500 14200 4
N 5800 14100 13800 14100 4
N 5900 14000 15600 14000 4
N 8000 13900 13700 13900 4
N 8100 13800 15700 13800 4
N 9100 13700 13600 13700 4
N 10300 13600 15800 13600 4
N 9000 13500 13500 13500 4
N 11400 13400 15900 13400 4
N 8900 13300 14600 13300 4
N 11500 13200 16000 13200 4
N 8800 13100 16800 13100 4
N 11600 13000 16900 13000 4
N 8700 12900 19000 12900 4
N 11700 12800 19100 12800 4
N 9400 12100 9400 14300 4
N 9400 11900 9300 11900 4
N 9300 11900 9300 14100 4
N 9400 11700 9200 11700 4
N 9200 11700 9200 13900 4
N 9400 11500 9100 11500 4
N 9100 11500 9100 13700 4
N 9400 11300 9000 11300 4
N 9000 11300 9000 13500 4
N 9400 11100 8900 11100 4
N 8900 11100 8900 13300 4
N 9400 10900 8800 10900 4
N 8800 10900 8800 13100 4
N 9400 10700 8700 10700 4
N 8700 10700 8700 12900 4
N 13900 12100 13900 14300 4
N 13900 11900 13800 11900 4
N 13800 11900 13800 14100 4
N 13900 11700 13700 11700 4
N 13700 11700 13700 13900 4
N 13900 11500 13600 11500 4
N 13600 11500 13600 13700 4
N 13900 11300 13500 11300 4
N 13500 11300 13500 13500 4
N 13900 11100 13400 11100 4
N 13400 11100 13400 13300 4
N 13900 10900 13300 10900 4
N 13300 10900 13300 13100 4
N 13900 10700 13200 10700 4
N 13200 10700 13200 12900 4
N 11000 12100 11000 14200 4
N 11100 14000 11100 11900 4
N 11100 11900 11000 11900 4
N 11200 13800 11200 11700 4
N 11200 11700 11000 11700 4
N 11300 13600 11300 11500 4
N 11300 11500 11000 11500 4
N 11400 13400 11400 11300 4
N 11400 11300 11000 11300 4
N 11500 13200 11500 11100 4
N 11500 11100 11000 11100 4
N 11600 13000 11600 10900 4
N 11600 10900 11000 10900 4
N 11700 12800 11700 10700 4
N 11700 10700 11000 10700 4
N 15500 12100 15500 14200 4
N 15600 14000 15600 11900 4
N 15600 11900 15500 11900 4
N 15700 13800 15700 11700 4
N 15700 11700 15500 11700 4
N 15800 13600 15800 11500 4
N 15800 11500 15500 11500 4
N 15900 13400 15900 11300 4
N 15900 11300 15500 11300 4
N 16000 13200 16000 11100 4
N 16000 11100 15500 11100 4
N 16100 13000 16100 10900 4
N 16100 10900 15500 10900 4
N 16200 12800 16200 10700 4
N 16200 10700 15500 10700 4
C 4100 15100 1 0 0 sramio.sym
{
T 4800 16300 5 10 1 1 0 4 1
source=sramio.sch
T 4800 15800 5 10 1 1 0 4 1
refdes=S0
}
C 6300 15100 1 0 0 sramio.sym
{
T 7000 16300 5 10 1 1 0 4 1
source=sramio.sch
T 7000 15800 5 10 1 1 0 4 1
refdes=S1
}
C 8500 15100 1 0 0 sramio.sym
{
T 9200 16300 5 10 1 1 0 4 1
source=sramio.sch
T 9200 15800 5 10 1 1 0 4 1
refdes=S2
}
C 10700 15100 1 0 0 sramio.sym
{
T 11400 16300 5 10 1 1 0 4 1
source=sramio.sch
T 11400 15800 5 10 1 1 0 4 1
refdes=S3
}
C 12900 15100 1 0 0 sramio.sym
{
T 13600 16300 5 10 1 1 0 4 1
source=sramio.sch
T 13600 15800 5 10 1 1 0 4 1
refdes=S4
}
C 15100 15100 1 0 0 sramio.sym
{
T 15800 16300 5 10 1 1 0 4 1
source=sramio.sch
T 15800 15800 5 10 1 1 0 4 1
refdes=S5
}
C 17300 15100 1 0 0 sramio.sym
{
T 18000 16300 5 10 1 1 0 4 1
source=sramio.sch
T 18000 15800 5 10 1 1 0 4 1
refdes=S6
}
C 19500 15100 1 0 0 sramio.sym
{
T 20200 16300 5 10 1 1 0 4 1
source=sramio.sch
T 20200 15800 5 10 1 1 0 4 1
refdes=S7
}
N 3700 16500 4100 16500 4
N 6300 16500 5900 16500 4
N 5900 16500 5900 14000 4
N 6300 16700 5800 16700 4
N 5800 16700 5800 14100 4
N 8500 16500 8100 16500 4
N 8100 16500 8100 13800 4
N 8500 16700 8000 16700 4
N 8000 16700 8000 13900 4
N 10700 16500 10300 16500 4
N 10300 16500 10300 13600 4
N 10700 16700 10200 16700 4
N 10200 16700 10200 13700 4
N 12900 16500 12500 16500 4
N 12500 16500 12500 13400 4
N 12400 13500 12400 16700 4
N 12400 16700 12900 16700 4
N 15100 16500 14700 16500 4
N 14700 16500 14700 13200 4
N 15100 16700 14600 16700 4
N 14600 16700 14600 13300 4
N 17300 16500 16900 16500 4
N 16900 16500 16900 13000 4
N 17300 16700 16800 16700 4
N 16800 16700 16800 13100 4
C 8100 9400 1 0 0 in-1.sym
{
T 8100 9700 5 10 0 0 0 0 1
device=INPUT
T 8100 9500 5 10 1 1 0 7 1
refdes=A4#
}
C 12800 9400 1 0 0 in-1.sym
{
T 12800 9700 5 10 0 0 0 0 1
device=INPUT
T 12800 9500 5 10 1 1 0 7 1
refdes=A4
}
N 13400 9500 13900 9500 4
C 4600 8800 1 0 0 in-1.sym
{
T 4600 9100 5 10 0 0 0 0 1
device=INPUT
T 4600 8900 5 10 1 1 0 7 1
refdes=A5#
}
C 4600 8600 1 0 0 in-1.sym
{
T 4600 8900 5 10 0 0 0 0 1
device=INPUT
T 4600 8700 5 10 1 1 0 7 1
refdes=A6#
}
C 4600 8400 1 0 0 in-1.sym
{
T 4600 8700 5 10 0 0 0 0 1
device=INPUT
T 4600 8500 5 10 1 1 0 7 1
refdes=A7#
}
N 6000 8700 15500 8700 4
C 8100 8300 1 0 0 in-1.sym
{
T 8100 8600 5 10 0 0 0 0 1
device=INPUT
T 8100 8400 5 10 1 1 0 7 1
refdes=A0#
}
C 8100 8100 1 0 0 in-1.sym
{
T 8100 8400 5 10 0 0 0 0 1
device=INPUT
T 8100 8200 5 10 1 1 0 7 1
refdes=A1#
}
C 8100 7900 1 0 0 in-1.sym
{
T 8100 8200 5 10 0 0 0 0 1
device=INPUT
T 8100 8000 5 10 1 1 0 7 1
refdes=A2#
}
C 8100 7700 1 0 0 in-1.sym
{
T 8100 8000 5 10 0 0 0 0 1
device=INPUT
T 8100 7800 5 10 1 1 0 7 1
refdes=A3#
}
C 16800 8400 1 0 1 in-1.sym
{
T 16800 8700 5 10 0 0 0 6 1
device=INPUT
T 16800 8500 5 10 1 1 0 1 1
refdes=A0
}
C 16800 8200 1 0 1 in-1.sym
{
T 16800 8500 5 10 0 0 0 6 1
device=INPUT
T 16800 8300 5 10 1 1 0 1 1
refdes=A1
}
C 16800 8000 1 0 1 in-1.sym
{
T 16800 8300 5 10 0 0 0 6 1
device=INPUT
T 16800 8100 5 10 1 1 0 1 1
refdes=A2
}
C 16800 7800 1 0 1 in-1.sym
{
T 16800 8100 5 10 0 0 0 6 1
device=INPUT
T 16800 7900 5 10 1 1 0 1 1
refdes=A3
}
C 10100 8800 1 0 0 gnd-1.sym
C 14600 8800 1 0 0 gnd-1.sym
C 6900 14800 1 0 0 gnd-1.sym
C 9100 14800 1 0 0 gnd-1.sym
C 11300 14800 1 0 0 gnd-1.sym
C 13500 14800 1 0 0 gnd-1.sym
C 15700 14800 1 0 0 gnd-1.sym
C 17900 14800 1 0 0 gnd-1.sym
C 6000 9800 1 0 0 not.sym
{
T 6350 10100 5 10 1 1 0 4 1
refdes=I
}
N 3700 16500 3700 14200 4
N 3600 14300 3600 16700 4
N 3600 16700 4100 16700 4
N 5500 14700 20900 14700 4
N 6800 10100 6800 14700 4
N 5500 15500 5500 14700 4
N 7700 15500 7700 14700 4
N 9900 15500 9900 14700 4
N 12100 15500 12100 14700 4
N 16500 15500 16500 14700 4
N 18700 15500 18700 14700 4
N 6400 9800 6400 8700 4
C 5400 10000 1 0 0 in-1.sym
{
T 5400 10300 5 10 0 0 0 0 1
device=INPUT
T 5300 10100 5 10 1 1 0 7 1
refdes=MR
}
N 20900 14700 20900 15500 4
N 19500 16500 19100 16500 4
N 19100 16500 19100 12800 4
N 19500 16700 19000 16700 4
N 19000 16700 19000 12900 4
C 5600 16100 1 90 0 out-1.sym
{
T 5300 16100 5 10 0 0 90 0 1
device=OUTPUT
T 5500 16700 5 10 1 1 0 3 1
refdes=Q0
}
C 7800 16100 1 90 0 out-1.sym
{
T 7500 16100 5 10 0 0 90 0 1
device=OUTPUT
T 7700 16700 5 10 1 1 0 3 1
refdes=Q1
}
C 10000 16100 1 90 0 out-1.sym
{
T 9700 16100 5 10 0 0 90 0 1
device=OUTPUT
T 9900 16700 5 10 1 1 0 3 1
refdes=Q2
}
C 12200 16100 1 90 0 out-1.sym
{
T 11900 16100 5 10 0 0 90 0 1
device=OUTPUT
T 12100 16700 5 10 1 1 0 3 1
refdes=Q3
}
C 16600 16100 1 90 0 out-1.sym
{
T 16300 16100 5 10 0 0 90 0 1
device=OUTPUT
T 16500 16700 5 10 1 1 0 3 1
refdes=Q5
}
C 14400 16100 1 90 0 out-1.sym
{
T 14100 16100 5 10 0 0 90 0 1
device=OUTPUT
T 14300 16700 5 10 1 1 0 3 1
refdes=Q4
}
C 18800 16100 1 90 0 out-1.sym
{
T 18500 16100 5 10 0 0 90 0 1
device=OUTPUT
T 18700 16700 5 10 1 1 0 3 1
refdes=Q6
}
C 21000 16100 1 90 0 out-1.sym
{
T 20700 16100 5 10 0 0 90 0 1
device=OUTPUT
T 20900 16700 5 10 1 1 0 3 1
refdes=Q7
}
C 10000 12400 1 0 0 vdd-1.sym
C 14500 12400 1 0 0 vdd-1.sym
C 4600 17000 1 0 0 vdd-1.sym
C 6800 17000 1 0 0 vdd-1.sym
C 9000 17000 1 0 0 vdd-1.sym
C 11200 17000 1 0 0 vdd-1.sym
C 13400 17000 1 0 0 vdd-1.sym
C 15600 17000 1 0 0 vdd-1.sym
C 17800 17000 1 0 0 vdd-1.sym
C 20000 17000 1 0 0 vdd-1.sym
C 4700 14800 1 0 0 gnd-1.sym
C 20100 14800 1 0 0 gnd-1.sym
N 4100 14500 20000 14500 4
N 19500 15500 19500 14500 4
N 17300 15500 17300 14500 4
N 15100 15500 15100 14500 4
N 12900 15500 12900 14500 4
N 10700 15500 10700 14500 4
N 8500 15500 8500 14500 4
N 6300 15500 6300 14500 4
N 4100 15500 4100 14500 4
C 6200 10400 1 0 0 vdd-1.sym
C 20600 14400 1 0 1 in-1.sym
{
T 20600 14700 5 10 0 0 0 6 1
device=INPUT
T 20600 14500 5 10 1 1 0 1 1
refdes=MW
}
N 14300 15500 14300 14700 4
C 3900 17600 1 270 0 in-1.sym
{
T 4200 17600 5 10 0 0 270 0 1
device=INPUT
T 4075 17600 5 10 1 1 0 3 1
refdes=D0
}
C 3700 17600 1 270 0 in-1.sym
{
T 4000 17600 5 10 0 0 270 0 1
device=INPUT
T 3775 17600 5 10 1 1 0 3 1
refdes=D0#
}
C 6100 17600 1 270 0 in-1.sym
{
T 6400 17600 5 10 0 0 270 0 1
device=INPUT
T 6275 17600 5 10 1 1 0 3 1
refdes=D1
}
C 5900 17600 1 270 0 in-1.sym
{
T 6200 17600 5 10 0 0 270 0 1
device=INPUT
T 5975 17600 5 10 1 1 0 3 1
refdes=D1#
}
C 8300 17600 1 270 0 in-1.sym
{
T 8600 17600 5 10 0 0 270 0 1
device=INPUT
T 8475 17600 5 10 1 1 0 3 1
refdes=D2
}
C 8100 17600 1 270 0 in-1.sym
{
T 8400 17600 5 10 0 0 270 0 1
device=INPUT
T 8175 17600 5 10 1 1 0 3 1
refdes=D2#
}
C 10500 17600 1 270 0 in-1.sym
{
T 10800 17600 5 10 0 0 270 0 1
device=INPUT
T 10675 17600 5 10 1 1 0 3 1
refdes=D3
}
C 10300 17600 1 270 0 in-1.sym
{
T 10600 17600 5 10 0 0 270 0 1
device=INPUT
T 10375 17600 5 10 1 1 0 3 1
refdes=D3#
}
C 12700 17600 1 270 0 in-1.sym
{
T 13000 17600 5 10 0 0 270 0 1
device=INPUT
T 12875 17600 5 10 1 1 0 3 1
refdes=D4
}
C 12500 17600 1 270 0 in-1.sym
{
T 12800 17600 5 10 0 0 270 0 1
device=INPUT
T 12575 17600 5 10 1 1 0 3 1
refdes=D4#
}
C 14900 17600 1 270 0 in-1.sym
{
T 15200 17600 5 10 0 0 270 0 1
device=INPUT
T 15075 17600 5 10 1 1 0 3 1
refdes=D5
}
C 14700 17600 1 270 0 in-1.sym
{
T 15000 17600 5 10 0 0 270 0 1
device=INPUT
T 14775 17600 5 10 1 1 0 3 1
refdes=D5#
}
C 17100 17600 1 270 0 in-1.sym
{
T 17400 17600 5 10 0 0 270 0 1
device=INPUT
T 17275 17600 5 10 1 1 0 3 1
refdes=D6
}
C 16900 17600 1 270 0 in-1.sym
{
T 17200 17600 5 10 0 0 270 0 1
device=INPUT
T 16975 17600 5 10 1 1 0 3 1
refdes=D6#
}
C 19300 17600 1 270 0 in-1.sym
{
T 19600 17600 5 10 0 0 270 0 1
device=INPUT
T 19475 17600 5 10 1 1 0 3 1
refdes=D7
}
C 19100 17600 1 270 0 in-1.sym
{
T 19400 17600 5 10 0 0 270 0 1
device=INPUT
T 19175 17600 5 10 1 1 0 3 1
refdes=D7#
}
C 5400 7900 1 0 0 gnd-1.sym
C 5300 9200 1 0 0 vdd-1.sym
C 4900 8100 1 0 0 in-1.sym
{
T 4900 8400 5 10 0 0 0 0 1
device=INPUT
T 4900 8200 5 10 1 1 0 7 1
refdes=GND
}
C 4900 9100 1 0 0 in-1.sym
{
T 4900 9400 5 10 0 0 0 0 1
device=INPUT
T 4900 9200 5 10 1 1 0 7 1
refdes=Vdd
}
N 4000 17000 4000 16100 4
N 4000 16100 4100 16100 4
N 3800 17000 3800 15900 4
N 3800 15900 4100 15900 4
N 6200 17000 6200 16100 4
N 6200 16100 6300 16100 4
N 6000 17000 6000 15900 4
N 6000 15900 6300 15900 4
N 8400 17000 8400 16100 4
N 8400 16100 8500 16100 4
N 8200 17000 8200 15900 4
N 8200 15900 8500 15900 4
N 10600 17000 10600 16100 4
N 10600 16100 10700 16100 4
N 10400 17000 10400 15900 4
N 10400 15900 10700 15900 4
N 12800 17000 12800 16100 4
N 12800 16100 12900 16100 4
N 12600 17000 12600 15900 4
N 12600 15900 12900 15900 4
N 15000 17000 15000 16100 4
N 15000 16100 15100 16100 4
N 14800 17000 14800 15900 4
N 14800 15900 15100 15900 4
N 17200 17000 17200 16100 4
N 17200 16100 17300 16100 4
N 17000 17000 17000 15900 4
N 17000 15900 17300 15900 4
N 19400 17000 19400 16100 4
N 19400 16100 19500 16100 4
N 19200 17000 19200 15900 4
N 19200 15900 19500 15900 4
C 5200 8200 1 0 0 nand3.sym
{
T 5600 8700 5 10 1 1 0 4 1
refdes=N
}
