# ğŸ”Œ CMOS Inverter DC Analysis (ngspice)

![ngspice](https://img.shields.io/badge/Simulator-ngspice-blue)
![PDK](https://img.shields.io/badge/PDK-Sky130-green)
![Status](https://img.shields.io/badge/Status-Completed-success)

This project demonstrates the DC sweep (Voltage Transfer Characteristic) analysis of a CMOS inverter using **ngspice** and Sky130 device models. It investigates the inverter switching threshold and the impact of transistor sizing on noise margin and performance.

---

## ğŸ“Œ Objectives

* Perform DC sweep analysis of a CMOS inverter
* Plot the Voltage Transfer Characteristic (VTC)
* Determine the switching threshold voltage (Vm)
* Study the effect of PMOS/NMOS sizing
* Prepare for physical layout design

---

## ğŸ›  Tools & Technologies

* **ngspice**
* **Sky130 PDK**
* **Xschem** (schematic capture)
* Linux environment

---

## âš™ï¸ DC Sweep Syntax

The DC sweep command follows this syntax:

```spice
.dc <source_name> <start_value> <stop_value> <step_value>
```

Example:

```spice
.dc Vin 0 1.8 0.01
```

This sweeps the input voltage from 0V to 1.8V in 0.01V steps.

---

## ğŸ§ª Simulation Setup

1. Comment out transient analysis:

```spice
*.tran 1n 100n
```

2. Enable DC sweep:

```spice
.dc Vin 0 1.8 0.01
```

3. Run simulation and plot:
   * `V(out)`
   * `V(in)` (optional)

---

## ğŸ“Š Voltage Transfer Characteristic (VTC)

> ğŸ“· *Insert plot image here*
> `plots/vtc.png`

The Voltage Transfer Characteristic (VTC) shows the relationship between the input and output voltages of the CMOS inverter.

Key observations:
* **Vin low â†’ Vout high**
* **Vin high â†’ Vout low**
* The point where `Vin â‰ˆ Vout` is the **switching threshold (Vm)**

For this design:
```
Vm â‰ˆ 1.6 â€“ 1.7 V (for VDD = 3.3 V)
```

---

## ğŸ”§ Effect of Transistor Sizing

### Case 1: PMOS width smaller than NMOS (Wp < Wn)

* Switching point shifts left
* Reduced noise margin for logic '0'
* Skewed VTC curve

âŒ Not recommended

---

### Case 2: PMOS width larger than NMOS (Wp >> Wn)

* Switching point shifts right
* Reduced noise margin for logic '1'
* Narrow valid high-input range

âŒ Not recommended

---

### âœ… Optimal Design (Balanced Inverter)

To achieve a symmetric transfer curve:

```
Î²â‚™ â‰ˆ Î²â‚š
```

Since electron mobility is higher than hole mobility:

```
Wâ‚š â‰ˆ 2 Ã— Wâ‚™
```

This results in:
* Switching point near **VDD/2**
* Maximum noise margins
* Reliable logic operation

---

## ğŸ“ˆ Engineering Significance

The switching threshold voltage directly affects:
* Noise margins
* Logic robustness
* Power consumption
* Propagation delay
* Reliability of digital systems

Proper transistor sizing is essential for functional silicon design.

---

## ğŸš€ Design Flow Progress

Completed:
* âœ… Schematic design
* âœ… DC sweep analysis

Next steps:
* ğŸ”œ Physical layout (Magic / KLayout)
* ğŸ”œ DRC (Design Rule Check)
* ğŸ”œ LVS (Layout vs Schematic)
* ğŸ”œ Parasitic extraction
* ğŸ”œ Post-layout simulation

---

## ğŸ“‚ Project Structure

```text
.
â”œâ”€â”€ schematics/
â”‚   â””â”€â”€ inverter.sch
â”œâ”€â”€ spice/
â”‚   â””â”€â”€ inverter_dc.spice
â”œâ”€â”€ plots/
â”‚   â””â”€â”€ vtc.png
â””â”€â”€ README.md
```

---

## ğŸ§  Key Takeaway

A properly sized CMOS inverter produces a symmetric voltage transfer characteristic with a switching threshold near half the supply voltage. Deviations in transistor sizing shift the switching point and degrade noise margins.

This project serves as the foundation for more complex CMOS digital circuit design and physical implementation.

---

## ğŸ“œ License

[Specify your license here, e.g., MIT, Apache 2.0, etc.]

## ğŸ‘¤ Author

[Your Name/GitHub Username]

---

**â­ If you found this project helpful, please consider giving it a star!**