$date
	Sun Nov 23 20:53:54 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 8 # out [7:0] $end
$scope module test $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 1 & out $end
$upscope $end
$scope module and1 $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 8 ) out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bz (
bz '
0&
b11110011 %
b1100 $
bx #
bz "
bz !
$end
#50
b11110011 $
#100
