{"Kerry Bernstein": [["Microarchitecture on the MOSFET Diet", ["Kerry Bernstein"], "https://doi.org/10.1109/MICRO.2003.1253178", "micro", 2003]], "Dan Ernst": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Nam Sung Kim": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Shidhartha Das": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Sanjay Pant": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Rajeev R. Rao": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Toan Pham": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Conrad H. Ziesler": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "David T. Blaauw": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Todd M. Austin": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003], ["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "Krisztian Flautner": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Trevor N. Mudge": [["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Hai Li": [["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180", "micro", 2003]], "Chen-Yong Cher": [["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180", "micro", 2003]], "T. N. Vijaykumar": [["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180", "micro", 2003], ["Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253183", "micro", 2003], ["Reducing Design Complexity of the Load/Store Queue", ["Il Park", "Chong-liang Ooi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253245", "micro", 2003]], "Kaushik Roy": [["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180", "micro", 2003]], "Shubhendu S. Mukherjee": [["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "Christopher T. Weaver": [["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "Joel S. Emer": [["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "Steven K. Reinhardt": [["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "Bradford M. Beckmann": [["TLC: Transmission Line Caches", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2003.1253182", "micro", 2003]], "David A. Wood": [["TLC: Transmission Line Caches", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2003.1253182", "micro", 2003]], "Zeshan Chishti": [["Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253183", "micro", 2003]], "Michael D. Powell": [["Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253183", "micro", 2003]], "Se-Hyun Yang": [["Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches", ["Se-Hyun Yang", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2003.1253184", "micro", 2003]], "Babak Falsafi": [["Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches", ["Se-Hyun Yang", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2003.1253184", "micro", 2003]], "Rakesh Kumar": [["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Keith I. Farkas": [["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Norman P. Jouppi": [["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Parthasarathy Ranganathan": [["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Dean M. Tullsen": [["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Canturk Isci": [["Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2003.1253186", "micro", 2003]], "Margaret Martonosi": [["Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2003.1253186", "micro", 2003]], "Hangsheng Wang": [["Power-driven Design of Router Microarchitectures in On-chip Networks", ["Hangsheng Wang", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2003.1253187", "micro", 2003]], "Li-Shiuan Peh": [["Power-driven Design of Router Microarchitectures in On-chip Networks", ["Hangsheng Wang", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2003.1253187", "micro", 2003]], "Sharad Malik": [["Power-driven Design of Router Microarchitectures in On-chip Networks", ["Hangsheng Wang", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2003.1253187", "micro", 2003]], "Allan Hartstein": [["Optimum Power/Performance Pipeline Depth", ["Allan Hartstein", "Thomas R. Puzak"], "https://doi.org/10.1109/MICRO.2003.1253188", "micro", 2003]], "Thomas R. Puzak": [["Optimum Power/Performance Pipeline Depth", ["Allan Hartstein", "Thomas R. Puzak"], "https://doi.org/10.1109/MICRO.2003.1253188", "micro", 2003]], "Nathan Clark": [["Processor Acceleration Through Automated Instruction Set Customization", ["Nathan Clark", "Hongtao Zhong", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2003.1253189", "micro", 2003]], "Hongtao Zhong": [["Processor Acceleration Through Automated Instruction Set Customization", ["Nathan Clark", "Hongtao Zhong", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2003.1253189", "micro", 2003]], "Scott A. Mahlke": [["Processor Acceleration Through Automated Instruction Set Customization", ["Nathan Clark", "Hongtao Zhong", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2003.1253189", "micro", 2003]], "Silviu M. S. A. Chiricescu": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Ray Essick": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Brian Lucas": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Phil May": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Kent Moat": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Jim Norris": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Michael A. Schuette": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Ali Saidi": [["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "Richard A. Hankins": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Trung A. Diep": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Murali Annavaram": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Brian Hirano": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Harald Eri": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Hubert Nueckel": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "John Paul Shen": [["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Michael S. Schlansker": [["In Memory of Bob Rau", ["Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.2003.1253192", "micro", 2003]], "Kim M. Hazelwood": [["Generational Cache Management of Code Traces in Dynamic Optimization Systems", ["Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2003.1253193", "micro", 2003]], "Michael D. Smith": [["Generational Cache Management of Code Traces in Dynamic Optimization Systems", ["Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2003.1253193", "micro", 2003]], "Jiwei Lu": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Howard Chen": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Rao Fu": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Wei-Chung Hsu": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Bobbie Othmer": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Pen-Chung Yew": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Dong-yuan Chen": [["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Leonid Baraz": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Tevi Devor": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Orna Etzion": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Shalom Goldenberg": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Alex Skaletsky": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Yun Wang": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Yigel Zemach": [["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Vikram S. Adve": [["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "Chris Lattner": [["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "Michael Brukman": [["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "Anand Shukla": [["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "Brian Gaeke": [["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "Ashutosh S. Dhodapkar": [["Comparing Program Phase Detection Techniques", ["Ashutosh S. Dhodapkar", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253197", "micro", 2003]], "James E. Smith": [["Comparing Program Phase Detection Techniques", ["Ashutosh S. Dhodapkar", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253197", "micro", 2003], ["Hardware Support for Control Transfers in Code Caches", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253200", "micro", 2003]], "Brian A. Fields": [["Using Interaction Costs for Microarchitectural Bottleneck Analysis", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198", "micro", 2003]], "Rastislav Bodik": [["Using Interaction Costs for Microarchitectural Bottleneck Analysis", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198", "micro", 2003]], "Mark D. Hill": [["Using Interaction Costs for Microarchitectural Bottleneck Analysis", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198", "micro", 2003]], "Chris J. Newburn": [["Using Interaction Costs for Microarchitectural Bottleneck Analysis", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198", "micro", 2003]], "Daniel A. Jimenez": [["Fast Path-Based Neural Branch Prediction", ["Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2003.1253199", "micro", 2003]], "Ho-Seop Kim": [["Hardware Support for Control Transfers in Code Caches", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253200", "micro", 2003]], "Saisanthosh Balakrishnan": [["Exploiting Value Locality in Physical Register Files", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2003.1253201", "micro", 2003]], "Gurindar S. Sohi": [["Exploiting Value Locality in Physical Register Files", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2003.1253201", "micro", 2003]], "Ilhyun Kim": [["Macro-op Scheduling: Relaxing Scheduling Loop Constraints", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2003.1253202", "micro", 2003]], "Mikko H. Lipasti": [["Macro-op Scheduling: Relaxing Scheduling Loop Constraints", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2003.1253202", "micro", 2003]], "Steven Swanson": [["WaveScalar", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203", "micro", 2003]], "Ken Michelson": [["WaveScalar", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203", "micro", 2003]], "Andrew Schwerin": [["WaveScalar", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203", "micro", 2003]], "Mark Oskin": [["WaveScalar", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203", "micro", 2003]], "Karthikeyan Sankaralingam": [["Universal Mechanisms for Data-Parallel Architectures", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204", "micro", 2003]], "Stephen W. Keckler": [["Universal Mechanisms for Data-Parallel Architectures", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204", "micro", 2003], ["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "William R. Mark": [["Universal Mechanisms for Data-Parallel Architectures", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204", "micro", 2003]], "Doug Burger": [["Universal Mechanisms for Data-Parallel Architectures", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204", "micro", 2003], ["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "Enric Gibert": [["Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2003.1253205", "micro", 2003]], "F. Jesus Sanchez": [["Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2003.1253205", "micro", 2003]], "Antonio Gonzalez": [["Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2003.1253205", "micro", 2003], ["Instruction Replication for Clustered Microarchitectures", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206", "micro", 2003]], "Alex Aleta": [["Instruction Replication for Clustered Microarchitectures", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206", "micro", 2003]], "Josep M. Codina": [["Instruction Replication for Clustered Microarchitectures", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206", "micro", 2003]], "David R. Kaeli": [["Instruction Replication for Clustered Microarchitectures", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206", "micro", 2003]], "G. Edward Suh": [["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Dwaine E. Clarke": [["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Blaise Gassend": [["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Marten van Dijk": [["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Srinivas Devadas": [["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Jun Yang": [["Fast Secure Processor for Inhibiting Software Piracy and Tampering", ["Jun Yang", "Youtao Zhang", "Lan Gao"], "https://doi.org/10.1109/MICRO.2003.1253209", "micro", 2003]], "Youtao Zhang": [["Fast Secure Processor for Inhibiting Software Piracy and Tampering", ["Jun Yang", "Youtao Zhang", "Lan Gao"], "https://doi.org/10.1109/MICRO.2003.1253209", "micro", 2003]], "Lan Gao": [["Fast Secure Processor for Inhibiting Software Piracy and Tampering", ["Jun Yang", "Youtao Zhang", "Lan Gao"], "https://doi.org/10.1109/MICRO.2003.1253209", "micro", 2003]], "Stefanos Kaxiras": [["IPStash: a Power-Efficient Memory Architecture for IP-lookup", ["Stefanos Kaxiras", "Georgios Keramidas"], "https://doi.org/10.1109/MICRO.2003.1253210", "micro", 2003]], "Georgios Keramidas": [["IPStash: a Power-Efficient Memory Architecture for IP-lookup", ["Stefanos Kaxiras", "Georgios Keramidas"], "https://doi.org/10.1109/MICRO.2003.1253210", "micro", 2003]], "Jorge Garcia-Vidal": [["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211", "micro", 2003]], "Jesus Corbal": [["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211", "micro", 2003]], "Llorenc Cerda": [["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211", "micro", 2003]], "Mateo Valero": [["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211", "micro", 2003]], "Ronald D. Barnes": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Erik M. Nystrom": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "John W. Sias": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Sanjay J. Patel": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Nacho Navarro": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Wen-mei W. Hwu": [["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Simha Sethumadhavan": [["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "Rajagopalan Desikan": [["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "Charles R. Moore": [["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "Il Park": [["Reducing Design Complexity of the Load/Store Queue", ["Il Park", "Chong-liang Ooi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253245", "micro", 2003]], "Chong-liang Ooi": [["Reducing Design Complexity of the Load/Store Queue", ["Il Park", "Chong-liang Ooi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253245", "micro", 2003]], "Haitham Akkary": [["Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors", ["Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/MICRO.2003.1253246", "micro", 2003]], "Ravi Rajwar": [["Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors", ["Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/MICRO.2003.1253246", "micro", 2003]], "Srikanth T. Srinivasan": [["Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors", ["Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/MICRO.2003.1253246", "micro", 2003]]}