3
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../../platform1/soc/platform1.v" 48 arbiter2
~A 1 "./../../platform1/soc/platform1.v" 48 arbiter2
~M 1 "./../../platform1/components/gpio/rtl/verilog/gpio.v" 80 gpio
~A 1 "./../../platform1/components/gpio/rtl/verilog/gpio.v" 80 gpio
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_top.v" 50 lm8
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_top.v" 50 lm8
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_alu.v" 47 lm8_alu
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_alu.v" 47 lm8_alu
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_core.v" 47 lm8_core
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_core.v" 47 lm8_core
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_flow_cntl.v" 49 lm8_flow_cntl
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_flow_cntl.v" 49 lm8_flow_cntl
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_idec.v" 47 lm8_idec
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_idec.v" 47 lm8_idec
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_interrupt.v" 49 lm8_interrupt
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_interrupt.v" 49 lm8_interrupt
~M 1 "./../../platform1/components/lm8/rtl/verilog/lm8_io_cntl.v" 47 lm8_io_cntl
~A 1 "./../../platform1/components/lm8/rtl/verilog/lm8_io_cntl.v" 47 lm8_io_cntl
~M 1 "./../../platform1/soc/platform1.v" 335 platform1
~A 1 "./../../platform1/soc/platform1.v" 335 platform1
~M 3 "./../../platform1/soc/platform1_tb.v" 3 platform1_tb
~A 1 "./../../platform1/soc/platform1_tb.v" 3 platform1_tb
~M 1 "./../../platform1/soc/platform1_top.v" 3 platform1_top
~A 1 "./../../platform1/soc/platform1_top.v" 3 platform1_top
~M 1 "./../../platform1/soc/pmi_def.v" 69 pmi_addsub
~A 1 "./../../platform1/soc/pmi_def.v" 69 pmi_addsub
~M 1 "./../../platform1/soc/pmi_def.v" 24 pmi_distributed_dpram
~A 1 "./../../platform1/soc/pmi_def.v" 24 pmi_distributed_dpram
~M 1 "./../../platform1/soc/pmi_def.v" 48 pmi_distributed_spram
~A 1 "./../../platform1/soc/pmi_def.v" 48 pmi_distributed_spram
~M 1 "./../../platform1/soc/pmi_def.v" 86 pmi_ram_dp
~A 1 "./../../platform1/soc/pmi_def.v" 86 pmi_ram_dp
~M 1 "./../../platform1/soc/pmi_def.v" 115 pmi_ram_dq
~A 1 "./../../platform1/soc/pmi_def.v" 115 pmi_ram_dq
~M 3 "./../../platform1/soc/pmi_def.v" 139 pmi_rom
~A 1 "./../../platform1/soc/pmi_def.v" 139 pmi_rom
~M 1 "./../../platform1/components/spi_flash/rtl/verilog/spi_flash.v" 47 spi_flash
~A 1 "./../../platform1/components/spi_flash/rtl/verilog/spi_flash.v" 47 spi_flash
~M 1 "./../../platform1/components/spi_flash/rtl/verilog/spi_flash_intf.v" 47 spi_flash_intf
~A 1 "./../../platform1/components/spi_flash/rtl/verilog/spi_flash_intf.v" 47 spi_flash_intf
~M 1 "./../../platform1/components/gpio/rtl/verilog/tpio.v" 66 tpio
~A 1 "./../../platform1/components/gpio/rtl/verilog/tpio.v" 66 tpio
~M 1 "./../../platform1/components/spi_flash/rtl/verilog/wb_intf.v" 52 wb_intf
~A 1 "./../../platform1/components/spi_flash/rtl/verilog/wb_intf.v" 52 wb_intf
