
uart_const.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dd8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08004f60  08004f60  00005f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fa8  08004fa8  00006020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fa8  08004fa8  00005fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fb0  08004fb0  00006020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb0  08004fb0  00005fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fb4  08004fb4  00005fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08004fb8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  20000020  08004fd8  00006020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08004fd8  00006364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed37  00000000  00000000  00006050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002044  00000000  00000000  00014d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  00016dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000972  00000000  00000000  00017a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002508a  00000000  00000000  0001838a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de05  00000000  00000000  0003d414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e569d  00000000  00000000  0004b219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001308b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000329c  00000000  00000000  001308fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00133b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004f48 	.word	0x08004f48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08004f48 	.word	0x08004f48

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <count_pattern>:
  //  {
  //      Error_Handler(); // Funkcia na spracovanie chýb
  //  }
//}
///////funkcia hlada cvaknutia v case///
unsigned int count_pattern(uint32_t simbuf) {
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]

    // Prejdeme celé číslo 'a' a porovnáme každý 5-bitový segment
    for (int i = 0; i <= 27; i++) {  // Posúvame vzorec po celom čísle (od 0 do 27)
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	e013      	b.n	800052a <count_pattern+0x36>
        uint32_t shifted = simbuf >> i;  // Posuneme číslo o 'i' bitov doprava
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	fa22 f303 	lsr.w	r3, r2, r3
 800050a:	60bb      	str	r3, [r7, #8]
        if ((shifted & 0b11111) == pattern) {  // Skontrolujeme, či sa 5-bitový vzorec zhoduje
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	f003 021f 	and.w	r2, r3, #31
 8000512:	4b0b      	ldr	r3, [pc, #44]	@ (8000540 <count_pattern+0x4c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	429a      	cmp	r2, r3
 8000518:	d104      	bne.n	8000524 <count_pattern+0x30>
            count++;
 800051a:	4b0a      	ldr	r3, [pc, #40]	@ (8000544 <count_pattern+0x50>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	3301      	adds	r3, #1
 8000520:	4a08      	ldr	r2, [pc, #32]	@ (8000544 <count_pattern+0x50>)
 8000522:	6013      	str	r3, [r2, #0]
    for (int i = 0; i <= 27; i++) {  // Posúvame vzorec po celom čísle (od 0 do 27)
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	3301      	adds	r3, #1
 8000528:	60fb      	str	r3, [r7, #12]
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	2b1b      	cmp	r3, #27
 800052e:	dde8      	ble.n	8000502 <count_pattern+0xe>
        }
    }

    return count;
 8000530:	4b04      	ldr	r3, [pc, #16]	@ (8000544 <count_pattern+0x50>)
 8000532:	681b      	ldr	r3, [r3, #0]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	20000010 	.word	0x20000010
 8000544:	20000330 	.word	0x20000330

08000548 <check_and_increment>:
// Funkcia na hladanie cvakov v amplitude - porovnáva číslo a ak je v požadovanom rozsahu, pripočíta jeden bit do uint32_t
void check_and_increment(int number, uint32_t *counter) {
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
    // Kontrola, či číslo je v rozsahu -3000 až -400 alebo 400 až 3000
    if ((number >= -maxthreshold && number <= -minthreshold) || (number >= minthreshold && number <= maxthreshold)) {
 8000552:	4b13      	ldr	r3, [pc, #76]	@ (80005a0 <check_and_increment+0x58>)
 8000554:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000558:	425b      	negs	r3, r3
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	429a      	cmp	r2, r3
 800055e:	db06      	blt.n	800056e <check_and_increment+0x26>
 8000560:	4b10      	ldr	r3, [pc, #64]	@ (80005a4 <check_and_increment+0x5c>)
 8000562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000566:	425b      	negs	r3, r3
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	429a      	cmp	r2, r3
 800056c:	dd0d      	ble.n	800058a <check_and_increment+0x42>
 800056e:	4b0d      	ldr	r3, [pc, #52]	@ (80005a4 <check_and_increment+0x5c>)
 8000570:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000574:	461a      	mov	r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	4293      	cmp	r3, r2
 800057a:	db0b      	blt.n	8000594 <check_and_increment+0x4c>
 800057c:	4b08      	ldr	r3, [pc, #32]	@ (80005a0 <check_and_increment+0x58>)
 800057e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000582:	461a      	mov	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4293      	cmp	r3, r2
 8000588:	dc04      	bgt.n	8000594 <check_and_increment+0x4c>
        // Ak je v rozsahu, inkrementujeme premennej counter
        (*counter)++;
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	1c5a      	adds	r2, r3, #1
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	601a      	str	r2, [r3, #0]
    }
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	20000002 	.word	0x20000002
 80005a4:	20000000 	.word	0x20000000

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f000 fc71 	bl	8000e92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b0:	f000 f8a4 	bl	80006fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b4:	f000 f9a8 	bl	8000908 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b8:	f000 f988 	bl	80008cc <MX_DMA_Init>
  MX_DFSDM1_Init();
 80005bc:	f000 f8f0 	bl	80007a0 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 80005c0:	f000 f954 	bl	800086c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_DFSDM_FilterRegularStart_DMA (&hdfsdm1_filter0, (int32_t*) RecBuff, AUDIO_BUF);
 80005c4:	2240      	movs	r2, #64	@ 0x40
 80005c6:	4941      	ldr	r1, [pc, #260]	@ (80006cc <main+0x124>)
 80005c8:	4841      	ldr	r0, [pc, #260]	@ (80006d0 <main+0x128>)
 80005ca:	f001 f801 	bl	80015d0 <HAL_DFSDM_FilterRegularStart_DMA>

    /* USER CODE BEGIN 3 */



	 		if (DmaRecHalfBuffCplt == 1) //processing of the first half of the buffer
 80005ce:	4b41      	ldr	r3, [pc, #260]	@ (80006d4 <main+0x12c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d132      	bne.n	800063c <main+0x94>
	 		{
	 	  /*
	 	  Store values on Play buff */
	 		  for( i = 0; i < AUDIO_BUF/2; i++){
 80005d6:	4b40      	ldr	r3, [pc, #256]	@ (80006d8 <main+0x130>)
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	e01c      	b.n	8000618 <main+0x70>
	 			 PlayBuff1[i] = RecBuff [i] >> 16;//example of PCM data postprocessing
 80005de:	4b3e      	ldr	r3, [pc, #248]	@ (80006d8 <main+0x130>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a3a      	ldr	r2, [pc, #232]	@ (80006cc <main+0x124>)
 80005e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005e8:	141a      	asrs	r2, r3, #16
 80005ea:	4b3b      	ldr	r3, [pc, #236]	@ (80006d8 <main+0x130>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	b211      	sxth	r1, r2
 80005f0:	4a3a      	ldr	r2, [pc, #232]	@ (80006dc <main+0x134>)
 80005f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	 			 	 // zavoláme funkciu na zistenie amplitudovej podmienky pre každé číslo
	 			 check_and_increment(PlayBuff1[i], &simbuf1);
 80005f6:	4b38      	ldr	r3, [pc, #224]	@ (80006d8 <main+0x130>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a38      	ldr	r2, [pc, #224]	@ (80006dc <main+0x134>)
 80005fc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000600:	4937      	ldr	r1, [pc, #220]	@ (80006e0 <main+0x138>)
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff ffa0 	bl	8000548 <check_and_increment>
	 			 //ak je znak z mikrofonu rovny triggru zniz ho o 1
	 			 //if (PlayBuff1[i]>=trigger)
	 		  	 //{
	 		  	//	 PlayBuff1[i]=32766;
	 		  	 //}
	 			 DmaRecHalfBuffCplt  = 0;
 8000608:	4b32      	ldr	r3, [pc, #200]	@ (80006d4 <main+0x12c>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
	 		  for( i = 0; i < AUDIO_BUF/2; i++){
 800060e:	4b32      	ldr	r3, [pc, #200]	@ (80006d8 <main+0x130>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	3301      	adds	r3, #1
 8000614:	4a30      	ldr	r2, [pc, #192]	@ (80006d8 <main+0x130>)
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	4b2f      	ldr	r3, [pc, #188]	@ (80006d8 <main+0x130>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b1f      	cmp	r3, #31
 800061e:	ddde      	ble.n	80005de <main+0x36>
	 		  	//HAL_UART_Transmit_DMA(&huart1, (uint8_t*)PlayBuff[i], sizeof(int16_t));
	 		  }
	 		 // Spustenie prenosu cez DMA pre prvú polovicu bufferu
	 		  //PlayBuff1[0]=trigger;
	 		  //zavolame funkciu na zistenie podmienky v case
	 		  davka = count_pattern(simbuf1);
 8000620:	4b2f      	ldr	r3, [pc, #188]	@ (80006e0 <main+0x138>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff ff65 	bl	80004f4 <count_pattern>
 800062a:	4603      	mov	r3, r0
 800062c:	b2da      	uxtb	r2, r3
 800062e:	4b2d      	ldr	r3, [pc, #180]	@ (80006e4 <main+0x13c>)
 8000630:	701a      	strb	r2, [r3, #0]
	 		  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)PlayBuff1, (AUDIO_BUF/2) * sizeof(int16_t));
 8000632:	2240      	movs	r2, #64	@ 0x40
 8000634:	4929      	ldr	r1, [pc, #164]	@ (80006dc <main+0x134>)
 8000636:	482c      	ldr	r0, [pc, #176]	@ (80006e8 <main+0x140>)
 8000638:	f003 fad0 	bl	8003bdc <HAL_UART_Transmit_DMA>
	 		}
	 		if (DmaRecBuffCplt == 1)//processing of the second half of the buffer
 800063c:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <main+0x144>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d1c4      	bne.n	80005ce <main+0x26>
	 		{
	 			/* Store values on Play buff */
	 		  for(  i = AUDIO_BUF/2; i < AUDIO_BUF; i++){
 8000644:	4b24      	ldr	r3, [pc, #144]	@ (80006d8 <main+0x130>)
 8000646:	2220      	movs	r2, #32
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	e01c      	b.n	8000686 <main+0xde>
	 			  PlayBuff2[i] = RecBuff [i] >> 16;//example of PCM data postprocessing
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <main+0x130>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a1e      	ldr	r2, [pc, #120]	@ (80006cc <main+0x124>)
 8000652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000656:	141a      	asrs	r2, r3, #16
 8000658:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <main+0x130>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	b211      	sxth	r1, r2
 800065e:	4a24      	ldr	r2, [pc, #144]	@ (80006f0 <main+0x148>)
 8000660:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	 			  //zavolame funkciu na zistenie amplit. podmienky
	 			  check_and_increment(PlayBuff2[i], &simbuf2);
 8000664:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <main+0x130>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a21      	ldr	r2, [pc, #132]	@ (80006f0 <main+0x148>)
 800066a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800066e:	4921      	ldr	r1, [pc, #132]	@ (80006f4 <main+0x14c>)
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff69 	bl	8000548 <check_and_increment>
	 			  //ak sa data z mikrofonu=trigger zniz o 1 (false trig protection)
	 			  //if (PlayBuff2[i]>=trigger)
	 			  //{
	 				//  PlayBuff2[i]=32766;
	 			  //}
	 			  DmaRecBuffCplt  = 0;
 8000676:	4b1d      	ldr	r3, [pc, #116]	@ (80006ec <main+0x144>)
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
	 		  for(  i = AUDIO_BUF/2; i < AUDIO_BUF; i++){
 800067c:	4b16      	ldr	r3, [pc, #88]	@ (80006d8 <main+0x130>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	3301      	adds	r3, #1
 8000682:	4a15      	ldr	r2, [pc, #84]	@ (80006d8 <main+0x130>)
 8000684:	6013      	str	r3, [r2, #0]
 8000686:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <main+0x130>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b3f      	cmp	r3, #63	@ 0x3f
 800068c:	ddde      	ble.n	800064c <main+0xa4>
	 			  ///prenos dat pre druhu polovicu
	 			  //HAL_UART_Transmit_DMA(&huart1, (uint8_t*)PlayBuff[i], sizeof(int16_t));
	 		  }
	 		 davka = davka + (count_pattern(simbuf2));
 800068e:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <main+0x14c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ff2e 	bl	80004f4 <count_pattern>
 8000698:	4603      	mov	r3, r0
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <main+0x13c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4413      	add	r3, r2
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <main+0x13c>)
 80006a6:	701a      	strb	r2, [r3, #0]
	 		  //uint32_t a = 0b11110111011101011110; // Príklad čísla
	 		   // printf("Počet výskytov vzorca 01110: %u\n", count_pattern(a));
	 		    //return 0;
	 		 HAL_UART_Transmit(&huart1, (uint8_t*)&davka, sizeof(davka),10);
 80006a8:	230a      	movs	r3, #10
 80006aa:	2201      	movs	r2, #1
 80006ac:	490d      	ldr	r1, [pc, #52]	@ (80006e4 <main+0x13c>)
 80006ae:	480e      	ldr	r0, [pc, #56]	@ (80006e8 <main+0x140>)
 80006b0:	f003 fa0a 	bl	8003ac8 <HAL_UART_Transmit>
	 		 HAL_UART_Transmit(&huart1, (uint8_t*)&Test,  sizeof(Test),10);
 80006b4:	230a      	movs	r3, #10
 80006b6:	220c      	movs	r2, #12
 80006b8:	490f      	ldr	r1, [pc, #60]	@ (80006f8 <main+0x150>)
 80006ba:	480b      	ldr	r0, [pc, #44]	@ (80006e8 <main+0x140>)
 80006bc:	f003 fa04 	bl	8003ac8 <HAL_UART_Transmit>
	 		 HAL_Delay(10000);
 80006c0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80006c4:	f000 fc5a 	bl	8000f7c <HAL_Delay>
	 		if (DmaRecHalfBuffCplt == 1) //processing of the first half of the buffer
 80006c8:	e781      	b.n	80005ce <main+0x26>
 80006ca:	bf00      	nop
 80006cc:	2000019c 	.word	0x2000019c
 80006d0:	2000003c 	.word	0x2000003c
 80006d4:	2000031c 	.word	0x2000031c
 80006d8:	20000198 	.word	0x20000198
 80006dc:	2000029c 	.word	0x2000029c
 80006e0:	20000328 	.word	0x20000328
 80006e4:	20000324 	.word	0x20000324
 80006e8:	20000110 	.word	0x20000110
 80006ec:	20000320 	.word	0x20000320
 80006f0:	200002dc 	.word	0x200002dc
 80006f4:	2000032c 	.word	0x2000032c
 80006f8:	20000004 	.word	0x20000004

080006fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b096      	sub	sp, #88	@ 0x58
 8000700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	2244      	movs	r2, #68	@ 0x44
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f004 fbef 	bl	8004eee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000710:	463b      	mov	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800071e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000722:	f001 fe71 	bl	8002408 <HAL_PWREx_ControlVoltageScaling>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800072c:	f000 f974 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000730:	2310      	movs	r3, #16
 8000732:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000734:	2301      	movs	r3, #1
 8000736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000738:	2300      	movs	r3, #0
 800073a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800073c:	2360      	movs	r3, #96	@ 0x60
 800073e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000740:	2302      	movs	r3, #2
 8000742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000744:	2301      	movs	r3, #1
 8000746:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000748:	2301      	movs	r3, #1
 800074a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800074c:	2328      	movs	r3, #40	@ 0x28
 800074e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000750:	2307      	movs	r3, #7
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000754:	2302      	movs	r3, #2
 8000756:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000758:	2302      	movs	r3, #2
 800075a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	4618      	mov	r0, r3
 8000762:	f001 fea7 	bl	80024b4 <HAL_RCC_OscConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800076c:	f000 f954 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	2303      	movs	r3, #3
 8000776:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	2104      	movs	r1, #4
 8000788:	4618      	mov	r0, r3
 800078a:	f002 fa6f 	bl	8002c6c <HAL_RCC_ClockConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000794:	f000 f940 	bl	8000a18 <Error_Handler>
  }
}
 8000798:	bf00      	nop
 800079a:	3758      	adds	r7, #88	@ 0x58
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 80007a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007a6:	4a2d      	ldr	r2, [pc, #180]	@ (800085c <MX_DFSDM1_Init+0xbc>)
 80007a8:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80007aa:	4b2b      	ldr	r3, [pc, #172]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80007b0:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80007b6:	4b28      	ldr	r3, [pc, #160]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80007bc:	4b26      	ldr	r3, [pc, #152]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007be:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80007c2:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 40;
 80007c4:	4b24      	ldr	r3, [pc, #144]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007c6:	2228      	movs	r2, #40	@ 0x28
 80007c8:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80007ca:	4b23      	ldr	r3, [pc, #140]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80007d0:	4821      	ldr	r0, [pc, #132]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 80007d2:	f000 fddd 	bl	8001390 <HAL_DFSDM_FilterInit>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80007dc:	f000 f91c 	bl	8000a18 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80007e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 80007e2:	4a20      	ldr	r2, [pc, #128]	@ (8000864 <MX_DFSDM1_Init+0xc4>)
 80007e4:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80007e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 80007e8:	2201      	movs	r2, #1
 80007ea:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80007ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 40;
 80007f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 80007f4:	2228      	movs	r2, #40	@ 0x28
 80007f6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80007f8:	4b19      	ldr	r3, [pc, #100]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80007fe:	4b18      	ldr	r3, [pc, #96]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000804:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800080a:	4b15      	ldr	r3, [pc, #84]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 800080c:	2200      	movs	r2, #0
 800080e:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000810:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000812:	2204      	movs	r2, #4
 8000814:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000816:	4b12      	ldr	r3, [pc, #72]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000818:	2200      	movs	r2, #0
 800081a:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 4;
 800081c:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 800081e:	2204      	movs	r2, #4
 8000820:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000822:	4b0f      	ldr	r3, [pc, #60]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000824:	2200      	movs	r2, #0
 8000826:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x0;
 8000828:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 800082a:	2200      	movs	r2, #0
 800082c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800082e:	480c      	ldr	r0, [pc, #48]	@ (8000860 <MX_DFSDM1_Init+0xc0>)
 8000830:	f000 fcda 	bl	80011e8 <HAL_DFSDM_ChannelInit>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 800083a:	f000 f8ed 	bl	8000a18 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800083e:	2201      	movs	r2, #1
 8000840:	4909      	ldr	r1, [pc, #36]	@ (8000868 <MX_DFSDM1_Init+0xc8>)
 8000842:	4805      	ldr	r0, [pc, #20]	@ (8000858 <MX_DFSDM1_Init+0xb8>)
 8000844:	f000 fe7e 	bl	8001544 <HAL_DFSDM_FilterConfigRegChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 800084e:	f000 f8e3 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000003c 	.word	0x2000003c
 800085c:	40016100 	.word	0x40016100
 8000860:	20000090 	.word	0x20000090
 8000864:	40016040 	.word	0x40016040
 8000868:	00020004 	.word	0x00020004

0800086c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000872:	4a15      	ldr	r2, [pc, #84]	@ (80008c8 <MX_USART1_UART_Init+0x5c>)
 8000874:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000876:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000878:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800087c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000890:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000892:	220c      	movs	r2, #12
 8000894:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800089c:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <MX_USART1_UART_Init+0x58>)
 80008b0:	f003 f8bc 	bl	8003a2c <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ba:	f000 f8ad 	bl	8000a18 <Error_Handler>

  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000110 	.word	0x20000110
 80008c8:	40013800 	.word	0x40013800

080008cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_DMA_Init+0x38>)
 80008d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000904 <MX_DMA_Init+0x38>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80008de:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_DMA_Init+0x38>)
 80008e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	200e      	movs	r0, #14
 80008f0:	f000 fc43 	bl	800117a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80008f4:	200e      	movs	r0, #14
 80008f6:	f000 fc5c 	bl	80011b2 <HAL_NVIC_EnableIRQ>

}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40021000 	.word	0x40021000

08000908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	@ 0x28
 800090c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091e:	4b2b      	ldr	r3, [pc, #172]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a2a      	ldr	r2, [pc, #168]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000924:	f043 0304 	orr.w	r3, r3, #4
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b28      	ldr	r3, [pc, #160]	@ (80009cc <MX_GPIO_Init+0xc4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f003 0304 	and.w	r3, r3, #4
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000936:	4b25      	ldr	r3, [pc, #148]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a24      	ldr	r2, [pc, #144]	@ (80009cc <MX_GPIO_Init+0xc4>)
 800093c:	f043 0310 	orr.w	r3, r3, #16
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b22      	ldr	r3, [pc, #136]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0310 	and.w	r3, r3, #16
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800094e:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a1e      	ldr	r2, [pc, #120]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MX_GPIO_Init+0xc4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	4a18      	ldr	r2, [pc, #96]	@ (80009cc <MX_GPIO_Init+0xc4>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_GPIO_Init+0xc4>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000984:	4812      	ldr	r0, [pc, #72]	@ (80009d0 <MX_GPIO_Init+0xc8>)
 8000986:	f001 fd19 	bl	80023bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : triger_Pin */
  GPIO_InitStruct.Pin = triger_Pin;
 800098a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(triger_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	4619      	mov	r1, r3
 800099e:	480d      	ldr	r0, [pc, #52]	@ (80009d4 <MX_GPIO_Init+0xcc>)
 80009a0:	f001 fb62 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009aa:	2301      	movs	r3, #1
 80009ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80009b2:	2301      	movs	r3, #1
 80009b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	4619      	mov	r1, r3
 80009bc:	4804      	ldr	r0, [pc, #16]	@ (80009d0 <MX_GPIO_Init+0xc8>)
 80009be:	f001 fb53 	bl	8002068 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c2:	bf00      	nop
 80009c4:	3728      	adds	r7, #40	@ 0x28
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40021000 	.word	0x40021000
 80009d0:	48000400 	.word	0x48000400
 80009d4:	48000800 	.word	0x48000800

080009d8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void
HAL_DFSDM_FilterRegConvHalfCpltCallback (DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
DmaRecHalfBuffCplt = 1;
 80009e0:	4b04      	ldr	r3, [pc, #16]	@ (80009f4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	601a      	str	r2, [r3, #0]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	2000031c 	.word	0x2000031c

080009f8 <HAL_DFSDM_FilterRegConvCpltCallback>:
void
HAL_DFSDM_FilterRegConvCpltCallback (DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
DmaRecBuffCplt = 1;
 8000a00:	4b04      	ldr	r3, [pc, #16]	@ (8000a14 <HAL_DFSDM_FilterRegConvCpltCallback+0x1c>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	601a      	str	r2, [r3, #0]
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000320 	.word	0x20000320

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <Error_Handler+0x8>

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a36:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a46:	4a08      	ldr	r2, [pc, #32]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40021000 	.word	0x40021000

08000a6c <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b0ac      	sub	sp, #176	@ 0xb0
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	2288      	movs	r2, #136	@ 0x88
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f004 fa2e 	bl	8004eee <memset>
  if(DFSDM1_Init == 0)
 8000a92:	4b49      	ldr	r3, [pc, #292]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d153      	bne.n	8000b42 <HAL_DFSDM_FilterMspInit+0xd6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000a9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a9e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 fb02 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000ab6:	f7ff ffaf 	bl	8000a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000aba:	4b40      	ldr	r3, [pc, #256]	@ (8000bbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	4a3e      	ldr	r2, [pc, #248]	@ (8000bbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000ac2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ac4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bbc <HAL_DFSDM_FilterMspInit+0x150>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d10b      	bne.n	8000ae4 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000acc:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ad0:	4a3b      	ldr	r2, [pc, #236]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000ad2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ad6:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ad8:	4b39      	ldr	r3, [pc, #228]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000ada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000adc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ae4:	4b36      	ldr	r3, [pc, #216]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae8:	4a35      	ldr	r2, [pc, #212]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000aea:	f043 0310 	orr.w	r3, r3, #16
 8000aee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af0:	4b33      	ldr	r3, [pc, #204]	@ (8000bc0 <HAL_DFSDM_FilterMspInit+0x154>)
 8000af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af4:	f003 0310 	and.w	r3, r3, #16
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000afc:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b10:	2300      	movs	r3, #0
 8000b12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000b16:	2306      	movs	r3, #6
 8000b18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b20:	4619      	mov	r1, r3
 8000b22:	4828      	ldr	r0, [pc, #160]	@ (8000bc4 <HAL_DFSDM_FilterMspInit+0x158>)
 8000b24:	f001 faa0 	bl	8002068 <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT0_IRQn, 0, 0);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	203d      	movs	r0, #61	@ 0x3d
 8000b2e:	f000 fb24 	bl	800117a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT0_IRQn);
 8000b32:	203d      	movs	r0, #61	@ 0x3d
 8000b34:	f000 fb3d 	bl	80011b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000b38:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000b40:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a20      	ldr	r2, [pc, #128]	@ (8000bc8 <HAL_DFSDM_FilterMspInit+0x15c>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d131      	bne.n	8000bb0 <HAL_DFSDM_FilterMspInit+0x144>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b4e:	4a20      	ldr	r2, [pc, #128]	@ (8000bd0 <HAL_DFSDM_FilterMspInit+0x164>)
 8000b50:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8000b52:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b58:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000b64:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b66:	2280      	movs	r2, #128	@ 0x80
 8000b68:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b6a:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b70:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b78:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b7c:	2220      	movs	r2, #32
 8000b7e:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 8000b80:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000b88:	4810      	ldr	r0, [pc, #64]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b8a:	f000 fff7 	bl	8001b7c <HAL_DMA_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_DFSDM_FilterMspInit+0x12c>
    {
      Error_Handler();
 8000b94:	f7ff ff40 	bl	8000a18 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a09      	ldr	r2, [pc, #36]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000ba8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000baa:	4a08      	ldr	r2, [pc, #32]	@ (8000bcc <HAL_DFSDM_FilterMspInit+0x160>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000bb0:	bf00      	nop
 8000bb2:	37b0      	adds	r7, #176	@ 0xb0
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000338 	.word	0x20000338
 8000bbc:	20000334 	.word	0x20000334
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	48001000 	.word	0x48001000
 8000bc8:	40016100 	.word	0x40016100
 8000bcc:	200000c8 	.word	0x200000c8
 8000bd0:	40020044 	.word	0x40020044

08000bd4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b0ac      	sub	sp, #176	@ 0xb0
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2288      	movs	r2, #136	@ 0x88
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f004 f97a 	bl	8004eee <memset>
  if(DFSDM1_Init == 0)
 8000bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d14b      	bne.n	8000c9a <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000c02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c06:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4618      	mov	r0, r3
 8000c14:	f002 fa4e 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000c1e:	f7ff fefb 	bl	8000a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000c22:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	3301      	adds	r3, #1
 8000c28:	4a1f      	ldr	r2, [pc, #124]	@ (8000ca8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c2a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d10b      	bne.n	8000c4c <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000c34:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c38:	4a1c      	ldr	r2, [pc, #112]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c3e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c40:	4b1a      	ldr	r3, [pc, #104]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c50:	4a16      	ldr	r2, [pc, #88]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c52:	f043 0310 	orr.w	r3, r3, #16
 8000c56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5c:	f003 0310 	and.w	r3, r3, #16
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000c64:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000c68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000c7e:	2306      	movs	r3, #6
 8000c80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4809      	ldr	r0, [pc, #36]	@ (8000cb0 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8000c8c:	f001 f9ec 	bl	8002068 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000c90:	4b04      	ldr	r3, [pc, #16]	@ (8000ca4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	3301      	adds	r3, #1
 8000c96:	4a03      	ldr	r2, [pc, #12]	@ (8000ca4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000c98:	6013      	str	r3, [r2, #0]
  }

}
 8000c9a:	bf00      	nop
 8000c9c:	37b0      	adds	r7, #176	@ 0xb0
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000338 	.word	0x20000338
 8000ca8:	20000334 	.word	0x20000334
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	48001000 	.word	0x48001000

08000cb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0ac      	sub	sp, #176	@ 0xb0
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	2288      	movs	r2, #136	@ 0x88
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f004 f90a 	bl	8004eee <memset>
  if(huart->Instance==USART1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a25      	ldr	r2, [pc, #148]	@ (8000d74 <HAL_UART_MspInit+0xc0>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d142      	bne.n	8000d6a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f002 f9df 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cfc:	f7ff fe8c 	bl	8000a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d00:	4b1d      	ldr	r3, [pc, #116]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d04:	4a1c      	ldr	r2, [pc, #112]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d18:	4b17      	ldr	r3, [pc, #92]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1c:	4a16      	ldr	r2, [pc, #88]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d24:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <HAL_UART_MspInit+0xc4>)
 8000d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d30:	23c0      	movs	r3, #192	@ 0xc0
 8000d32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d36:	2302      	movs	r3, #2
 8000d38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d48:	2307      	movs	r3, #7
 8000d4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d52:	4619      	mov	r1, r3
 8000d54:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <HAL_UART_MspInit+0xc8>)
 8000d56:	f001 f987 	bl	8002068 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2025      	movs	r0, #37	@ 0x25
 8000d60:	f000 fa0b 	bl	800117a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d64:	2025      	movs	r0, #37	@ 0x25
 8000d66:	f000 fa24 	bl	80011b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d6a:	bf00      	nop
 8000d6c:	37b0      	adds	r7, #176	@ 0xb0
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40013800 	.word	0x40013800
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	48000400 	.word	0x48000400

08000d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <NMI_Handler+0x4>

08000d88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <HardFault_Handler+0x4>

08000d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <MemManage_Handler+0x4>

08000d98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd6:	f000 f8b1 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8000de4:	4802      	ldr	r0, [pc, #8]	@ (8000df0 <DMA1_Channel4_IRQHandler+0x10>)
 8000de6:	f001 f860 	bl	8001eaa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200000c8 	.word	0x200000c8

08000df4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000df8:	4802      	ldr	r0, [pc, #8]	@ (8000e04 <USART1_IRQHandler+0x10>)
 8000dfa:	f002 ff6b 	bl	8003cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000110 	.word	0x20000110

08000e08 <DFSDM1_FLT0_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter0 global interrupt.
  */
void DFSDM1_FLT0_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 0 */

  /* USER CODE END DFSDM1_FLT0_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter0);
 8000e0c:	4802      	ldr	r0, [pc, #8]	@ (8000e18 <DFSDM1_FLT0_IRQHandler+0x10>)
 8000e0e:	f000 fc61 	bl	80016d4 <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 1 */

  /* USER CODE END DFSDM1_FLT0_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	2000003c 	.word	0x2000003c

08000e1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <SystemInit+0x20>)
 8000e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e26:	4a05      	ldr	r2, [pc, #20]	@ (8000e3c <SystemInit+0x20>)
 8000e28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e44:	f7ff ffea 	bl	8000e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e48:	480c      	ldr	r0, [pc, #48]	@ (8000e7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e4a:	490d      	ldr	r1, [pc, #52]	@ (8000e80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <LoopForever+0xe>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e50:	e002      	b.n	8000e58 <LoopCopyDataInit>

08000e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e56:	3304      	adds	r3, #4

08000e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e5c:	d3f9      	bcc.n	8000e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e60:	4c0a      	ldr	r4, [pc, #40]	@ (8000e8c <LoopForever+0x16>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e64:	e001      	b.n	8000e6a <LoopFillZerobss>

08000e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e68:	3204      	adds	r2, #4

08000e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e6c:	d3fb      	bcc.n	8000e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6e:	f004 f847 	bl	8004f00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e72:	f7ff fb99 	bl	80005a8 <main>

08000e76 <LoopForever>:

LoopForever:
    b LoopForever
 8000e76:	e7fe      	b.n	8000e76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e78:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e80:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8000e84:	08004fb8 	.word	0x08004fb8
  ldr r2, =_sbss
 8000e88:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8000e8c:	20000364 	.word	0x20000364

08000e90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC1_2_IRQHandler>

08000e92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f000 f961 	bl	8001164 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ea2:	200f      	movs	r0, #15
 8000ea4:	f000 f80e 	bl	8000ec4 <HAL_InitTick>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d002      	beq.n	8000eb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71fb      	strb	r3, [r7, #7]
 8000eb2:	e001      	b.n	8000eb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb4:	f7ff fdb6 	bl	8000a24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ed0:	4b17      	ldr	r3, [pc, #92]	@ (8000f30 <HAL_InitTick+0x6c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d023      	beq.n	8000f20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ed8:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <HAL_InitTick+0x70>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <HAL_InitTick+0x6c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f96d 	bl	80011ce <HAL_SYSTICK_Config>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d10f      	bne.n	8000f1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d809      	bhi.n	8000f14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f000 f937 	bl	800117a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <HAL_InitTick+0x74>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	e007      	b.n	8000f24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
 8000f18:	e004      	b.n	8000f24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	73fb      	strb	r3, [r7, #15]
 8000f1e:	e001      	b.n	8000f24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000001c 	.word	0x2000001c
 8000f34:	20000014 	.word	0x20000014
 8000f38:	20000018 	.word	0x20000018

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	2000001c 	.word	0x2000001c
 8000f60:	2000033c 	.word	0x2000033c

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	2000033c 	.word	0x2000033c

08000f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff ffee 	bl	8000f64 <HAL_GetTick>
 8000f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f94:	d005      	beq.n	8000fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_Delay+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fa2:	bf00      	nop
 8000fa4:	f7ff ffde 	bl	8000f64 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d8f7      	bhi.n	8000fa4 <HAL_Delay+0x28>
  {
  }
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000001c 	.word	0x2000001c

08000fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fda:	68ba      	ldr	r2, [r7, #8]
 8000fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff6:	4a04      	ldr	r2, [pc, #16]	@ (8001008 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	60d3      	str	r3, [r2, #12]
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001010:	4b04      	ldr	r3, [pc, #16]	@ (8001024 <__NVIC_GetPriorityGrouping+0x18>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	f003 0307 	and.w	r3, r3, #7
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	2b00      	cmp	r3, #0
 8001038:	db0b      	blt.n	8001052 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f003 021f 	and.w	r2, r3, #31
 8001040:	4907      	ldr	r1, [pc, #28]	@ (8001060 <__NVIC_EnableIRQ+0x38>)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	095b      	lsrs	r3, r3, #5
 8001048:	2001      	movs	r0, #1
 800104a:	fa00 f202 	lsl.w	r2, r0, r2
 800104e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000e100 	.word	0xe000e100

08001064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	2b00      	cmp	r3, #0
 8001076:	db0a      	blt.n	800108e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <__NVIC_SetPriority+0x4c>)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	0112      	lsls	r2, r2, #4
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	440b      	add	r3, r1
 8001088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800108c:	e00a      	b.n	80010a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4908      	ldr	r1, [pc, #32]	@ (80010b4 <__NVIC_SetPriority+0x50>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	3b04      	subs	r3, #4
 800109c:	0112      	lsls	r2, r2, #4
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	761a      	strb	r2, [r3, #24]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	@ 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f1c3 0307 	rsb	r3, r3, #7
 80010d2:	2b04      	cmp	r3, #4
 80010d4:	bf28      	it	cs
 80010d6:	2304      	movcs	r3, #4
 80010d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3304      	adds	r3, #4
 80010de:	2b06      	cmp	r3, #6
 80010e0:	d902      	bls.n	80010e8 <NVIC_EncodePriority+0x30>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3b03      	subs	r3, #3
 80010e6:	e000      	b.n	80010ea <NVIC_EncodePriority+0x32>
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43da      	mvns	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	401a      	ands	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001100:	f04f 31ff 	mov.w	r1, #4294967295
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa01 f303 	lsl.w	r3, r1, r3
 800110a:	43d9      	mvns	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	4313      	orrs	r3, r2
         );
}
 8001112:	4618      	mov	r0, r3
 8001114:	3724      	adds	r7, #36	@ 0x24
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3b01      	subs	r3, #1
 800112c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001130:	d301      	bcc.n	8001136 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001132:	2301      	movs	r3, #1
 8001134:	e00f      	b.n	8001156 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001136:	4a0a      	ldr	r2, [pc, #40]	@ (8001160 <SysTick_Config+0x40>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3b01      	subs	r3, #1
 800113c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800113e:	210f      	movs	r1, #15
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f7ff ff8e 	bl	8001064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <SysTick_Config+0x40>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114e:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <SysTick_Config+0x40>)
 8001150:	2207      	movs	r2, #7
 8001152:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	e000e010 	.word	0xe000e010

08001164 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ff29 	bl	8000fc4 <__NVIC_SetPriorityGrouping>
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b086      	sub	sp, #24
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	60b9      	str	r1, [r7, #8]
 8001184:	607a      	str	r2, [r7, #4]
 8001186:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800118c:	f7ff ff3e 	bl	800100c <__NVIC_GetPriorityGrouping>
 8001190:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	68b9      	ldr	r1, [r7, #8]
 8001196:	6978      	ldr	r0, [r7, #20]
 8001198:	f7ff ff8e 	bl	80010b8 <NVIC_EncodePriority>
 800119c:	4602      	mov	r2, r0
 800119e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff5d 	bl	8001064 <__NVIC_SetPriority>
}
 80011aa:	bf00      	nop
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	4603      	mov	r3, r0
 80011ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff31 	bl	8001028 <__NVIC_EnableIRQ>
}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff ffa2 	bl	8001120 <SysTick_Config>
 80011dc:	4603      	mov	r3, r0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e0ac      	b.n	8001354 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 fc1a 	bl	8001a38 <DFSDM_GetChannelFromInstance>
 8001204:	4603      	mov	r3, r0
 8001206:	4a55      	ldr	r2, [pc, #340]	@ (800135c <HAL_DFSDM_ChannelInit+0x174>)
 8001208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e09f      	b.n	8001354 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff fcdd 	bl	8000bd4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800121a:	4b51      	ldr	r3, [pc, #324]	@ (8001360 <HAL_DFSDM_ChannelInit+0x178>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	4a4f      	ldr	r2, [pc, #316]	@ (8001360 <HAL_DFSDM_ChannelInit+0x178>)
 8001222:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001224:	4b4e      	ldr	r3, [pc, #312]	@ (8001360 <HAL_DFSDM_ChannelInit+0x178>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d125      	bne.n	8001278 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800122c:	4b4d      	ldr	r3, [pc, #308]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a4c      	ldr	r2, [pc, #304]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 8001232:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001236:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001238:	4b4a      	ldr	r3, [pc, #296]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	4948      	ldr	r1, [pc, #288]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 8001242:	4313      	orrs	r3, r2
 8001244:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001246:	4b47      	ldr	r3, [pc, #284]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a46      	ldr	r2, [pc, #280]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 800124c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8001250:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	791b      	ldrb	r3, [r3, #4]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d108      	bne.n	800126c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800125a:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	3b01      	subs	r3, #1
 8001264:	041b      	lsls	r3, r3, #16
 8001266:	493f      	ldr	r1, [pc, #252]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 8001268:	4313      	orrs	r3, r2
 800126a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800126c:	4b3d      	ldr	r3, [pc, #244]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a3c      	ldr	r2, [pc, #240]	@ (8001364 <HAL_DFSDM_ChannelInit+0x17c>)
 8001272:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001276:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8001286:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	6819      	ldr	r1, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001296:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800129c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f022 020f 	bic.w	r2, r2, #15
 80012b4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6819      	ldr	r1, [r3, #0]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80012dc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6899      	ldr	r1, [r3, #8]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ec:	3b01      	subs	r3, #1
 80012ee:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80012f0:	431a      	orrs	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f002 0207 	and.w	r2, r2, #7
 8001308:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6859      	ldr	r1, [r3, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001314:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800131c:	431a      	orrs	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001334:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fb78 	bl	8001a38 <DFSDM_GetChannelFromInstance>
 8001348:	4602      	mov	r2, r0
 800134a:	4904      	ldr	r1, [pc, #16]	@ (800135c <HAL_DFSDM_ChannelInit+0x174>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000344 	.word	0x20000344
 8001360:	20000340 	.word	0x20000340
 8001364:	40016000 	.word	0x40016000

08001368 <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e0ca      	b.n	8001538 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a66      	ldr	r2, [pc, #408]	@ (8001540 <HAL_DFSDM_FilterInit+0x1b0>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d109      	bne.n	80013c0 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d003      	beq.n	80013bc <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d101      	bne.n	80013c0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e0bb      	b.n	8001538 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2201      	movs	r2, #1
 80013d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff fb47 	bl	8000a6c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80013ec:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	7a1b      	ldrb	r3, [r3, #8]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d108      	bne.n	8001408 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	e007      	b.n	8001418 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001416:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7a5b      	ldrb	r3, [r3, #9]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d108      	bne.n	8001432 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	e007      	b.n	8001442 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8001440:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6812      	ldr	r2, [r2, #0]
 800144c:	f423 43ce 	bic.w	r3, r3, #26368	@ 0x6700
 8001450:	f023 0308 	bic.w	r3, r3, #8
 8001454:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2b02      	cmp	r3, #2
 800145c:	d108      	bne.n	8001470 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6819      	ldr	r1, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	695a      	ldr	r2, [r3, #20]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	430a      	orrs	r2, r1
 800146e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7c1b      	ldrb	r3, [r3, #16]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d108      	bne.n	800148a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0210 	orr.w	r2, r2, #16
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e007      	b.n	800149a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0210 	bic.w	r2, r2, #16
 8001498:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7c5b      	ldrb	r3, [r3, #17]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f042 0220 	orr.w	r2, r2, #32
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e007      	b.n	80014c4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0220 	bic.w	r2, r2, #32
 80014c2:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 80014d2:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 80014d6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6959      	ldr	r1, [r3, #20]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a1b      	ldr	r3, [r3, #32]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014ea:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f0:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80014f2:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	430a      	orrs	r2, r1
 80014fa:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	699a      	ldr	r2, [r3, #24]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	7c1a      	ldrb	r2, [r3, #16]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f042 0201 	orr.w	r2, r2, #1
 800152c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2201      	movs	r2, #1
 8001532:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40016100 	.word	0x40016100

08001544 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001544:	b480      	push	{r7}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800155a:	2b00      	cmp	r3, #0
 800155c:	d02e      	beq.n	80015bc <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001564:	2bff      	cmp	r3, #255	@ 0xff
 8001566:	d029      	beq.n	80015bc <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	6812      	ldr	r2, [r2, #0]
 8001572:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800157a:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d10d      	bne.n	800159e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8001590:	431a      	orrs	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	e00a      	b.n	80015b4 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6819      	ldr	r1, [r3, #0]
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80015ba:	e001      	b.n	80015c0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	371c      	adds	r7, #28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
	...

080015d0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d102      	bne.n	80015f2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	75fb      	strb	r3, [r7, #23]
 80015f0:	e064      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001600:	d002      	beq.n	8001608 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	75fb      	strb	r3, [r7, #23]
 8001606:	e059      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800160c:	2b00      	cmp	r3, #0
 800160e:	d10e      	bne.n	800162e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001614:	2b00      	cmp	r3, #0
 8001616:	d10a      	bne.n	800162e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800161e:	2b00      	cmp	r3, #0
 8001620:	d105      	bne.n	800162e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d002      	beq.n	800162e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	75fb      	strb	r3, [r7, #23]
 800162c:	e046      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001632:	2b00      	cmp	r3, #0
 8001634:	d10b      	bne.n	800164e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800163a:	2b00      	cmp	r3, #0
 800163c:	d107      	bne.n	800164e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001642:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001644:	2b20      	cmp	r3, #32
 8001646:	d102      	bne.n	800164e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	75fb      	strb	r3, [r7, #23]
 800164c:	e036      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001654:	2b01      	cmp	r3, #1
 8001656:	d004      	beq.n	8001662 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800165e:	2b03      	cmp	r3, #3
 8001660:	d12a      	bne.n	80016b8 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001666:	4a18      	ldr	r2, [pc, #96]	@ (80016c8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001668:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166e:	4a17      	ldr	r2, [pc, #92]	@ (80016cc <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001670:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001676:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001678:	2b20      	cmp	r3, #32
 800167a:	d101      	bne.n	8001680 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 800167c:	4a14      	ldr	r2, [pc, #80]	@ (80016d0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 800167e:	e000      	b.n	8001682 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001680:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001686:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	331c      	adds	r3, #28
 8001692:	4619      	mov	r1, r3
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f000 fb28 	bl	8001cec <HAL_DMA_Start_IT>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d006      	beq.n	80016b0 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	22ff      	movs	r2, #255	@ 0xff
 80016a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016ae:	e005      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f000 fa0d 	bl	8001ad0 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016b6:	e001      	b.n	80016bc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80016bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	080019f9 	.word	0x080019f9
 80016cc:	08001a15 	.word	0x08001a15
 80016d0:	080019dd 	.word	0x080019dd

080016d4 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08c      	sub	sp, #48	@ 0x30
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00f      	beq.n	8001716 <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d00a      	beq.n	8001716 <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2208      	movs	r2, #8
 8001706:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f95a 	bl	80019c8 <HAL_DFSDM_FilterErrorCallback>
 8001714:	e13a      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f003 0304 	and.w	r3, r3, #4
 800171c:	2b00      	cmp	r3, #0
 800171e:	d00f      	beq.n	8001740 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00a      	beq.n	8001740 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2204      	movs	r2, #4
 8001730:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2202      	movs	r2, #2
 8001736:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 f945 	bl	80019c8 <HAL_DFSDM_FilterErrorCallback>
 800173e:	e125      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d025      	beq.n	8001796 <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff f94f 	bl	80009f8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	2b00      	cmp	r3, #0
 8001760:	f040 8113 	bne.w	800198a <HAL_DFSDM_IRQHandler+0x2b6>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001768:	2b00      	cmp	r3, #0
 800176a:	f040 810e 	bne.w	800198a <HAL_DFSDM_IRQHandler+0x2b6>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f022 0202 	bic.w	r2, r2, #2
 800177c:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8001784:	2b02      	cmp	r3, #2
 8001786:	d101      	bne.n	800178c <HAL_DFSDM_IRQHandler+0xb8>
 8001788:	2201      	movs	r2, #1
 800178a:	e000      	b.n	800178e <HAL_DFSDM_IRQHandler+0xba>
 800178c:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001794:	e0f9      	b.n	800198a <HAL_DFSDM_IRQHandler+0x2b6>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	2b00      	cmp	r3, #0
 800179e:	d034      	beq.n	800180a <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d02f      	beq.n	800180a <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 f8f6 	bl	800199c <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b4:	1e5a      	subs	r2, r3, #1
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	649a      	str	r2, [r3, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f040 80e4 	bne.w	800198c <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d112      	bne.n	80017f2 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0201 	bic.w	r2, r2, #1
 80017da:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d101      	bne.n	80017ea <HAL_DFSDM_IRQHandler+0x116>
 80017e6:	2201      	movs	r2, #1
 80017e8:	e000      	b.n	80017ec <HAL_DFSDM_IRQHandler+0x118>
 80017ea:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d102      	bne.n	8001802 <HAL_DFSDM_IRQHandler+0x12e>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001800:	e000      	b.n	8001804 <HAL_DFSDM_IRQHandler+0x130>
 8001802:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6493      	str	r3, [r2, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8001808:	e0c0      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	2b00      	cmp	r3, #0
 8001812:	d03d      	beq.n	8001890 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800181a:	2b00      	cmp	r3, #0
 800181c:	d038      	beq.n	8001890 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 800182a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_DFSDM_IRQHandler+0x162>
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <HAL_DFSDM_IRQHandler+0x164>
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d109      	bne.n	8001854 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 8001840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001842:	0a1b      	lsrs	r3, r3, #8
 8001844:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001846:	e005      	b.n	8001854 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 8001848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184a:	3301      	adds	r3, #1
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
      reg = reg >> 1;
 800184e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001850:	085b      	lsrs	r3, r3, #1
 8001852:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d102      	bne.n	8001864 <HAL_DFSDM_IRQHandler+0x190>
 800185e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001860:	2b06      	cmp	r3, #6
 8001862:	d9f1      	bls.n	8001848 <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d105      	bne.n	8001876 <HAL_DFSDM_IRQHandler+0x1a2>
 800186a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186c:	3308      	adds	r3, #8
 800186e:	2201      	movs	r2, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	e003      	b.n	800187e <HAL_DFSDM_IRQHandler+0x1aa>
 8001876:	2201      	movs	r2, #1
 8001878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6812      	ldr	r2, [r2, #0]
 8001882:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f891 	bl	80019b0 <HAL_DFSDM_FilterAwdCallback>
  {
 800188e:	e07d      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a3f      	ldr	r2, [pc, #252]	@ (8001994 <HAL_DFSDM_IRQHandler+0x2c0>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d141      	bne.n	800191e <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d03c      	beq.n	800191e <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d037      	beq.n	800191e <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	0c1b      	lsrs	r3, r3, #16
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 80018be:	e02a      	b.n	8001916 <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 80018c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d01f      	beq.n	800190a <HAL_DFSDM_IRQHandler+0x236>
 80018ca:	4a33      	ldr	r2, [pc, #204]	@ (8001998 <HAL_DFSDM_IRQHandler+0x2c4>)
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d019      	beq.n	800190a <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 80018d6:	4a30      	ldr	r2, [pc, #192]	@ (8001998 <HAL_DFSDM_IRQHandler+0x2c4>)
 80018d8:	6a3b      	ldr	r3, [r7, #32]
 80018da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00f      	beq.n	800190a <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	f103 0210 	add.w	r2, r3, #16
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2101      	movs	r1, #1
 80018f6:	fa01 f202 	lsl.w	r2, r1, r2
 80018fa:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 80018fc:	4a26      	ldr	r2, [pc, #152]	@ (8001998 <HAL_DFSDM_IRQHandler+0x2c4>)
 80018fe:	6a3b      	ldr	r3, [r7, #32]
 8001900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fd2f 	bl	8001368 <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 800190a:	6a3b      	ldr	r3, [r7, #32]
 800190c:	3301      	adds	r3, #1
 800190e:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 8001916:	6a3b      	ldr	r3, [r7, #32]
 8001918:	2b07      	cmp	r3, #7
 800191a:	d9d1      	bls.n	80018c0 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 800191c:	e036      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a1c      	ldr	r2, [pc, #112]	@ (8001994 <HAL_DFSDM_IRQHandler+0x2c0>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d131      	bne.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800192e:	d32d      	bcc.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 8001936:	2b00      	cmp	r3, #0
 8001938:	d028      	beq.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
  {
    uint32_t reg;
    uint32_t channel = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	0e1b      	lsrs	r3, r3, #24
 8001946:	b2db      	uxtb	r3, r3
 8001948:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 800194a:	e005      	b.n	8001958 <HAL_DFSDM_IRQHandler+0x284>
    {
      channel++;
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	3301      	adds	r3, #1
 8001950:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	085b      	lsrs	r3, r3, #1
 8001956:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d102      	bne.n	8001968 <HAL_DFSDM_IRQHandler+0x294>
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2b06      	cmp	r3, #6
 8001966:	d9f1      	bls.n	800194c <HAL_DFSDM_IRQHandler+0x278>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	f103 0218 	add.w	r2, r3, #24
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2101      	movs	r1, #1
 8001974:	fa01 f202 	lsl.w	r2, r1, r2
 8001978:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 800197a:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_DFSDM_IRQHandler+0x2c4>)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fcfa 	bl	800137c <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 8001988:	e000      	b.n	800198c <HAL_DFSDM_IRQHandler+0x2b8>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800198a:	bf00      	nop
}
 800198c:	bf00      	nop
 800198e:	3730      	adds	r7, #48	@ 0x30
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40016100 	.word	0x40016100
 8001998:	20000344 	.word	0x20000344

0800199c <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e8:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80019ea:	68f8      	ldr	r0, [r7, #12]
 80019ec:	f7fe fff4 	bl	80009d8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80019f0:	bf00      	nop
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f7fe fff6 	bl	80009f8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8001a0c:	bf00      	nop
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2203      	movs	r2, #3
 8001a26:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f7ff ffcd 	bl	80019c8 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab4 <DFSDM_GetChannelFromInstance+0x7c>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d102      	bne.n	8001a4e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	e02b      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a19      	ldr	r2, [pc, #100]	@ (8001ab8 <DFSDM_GetChannelFromInstance+0x80>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d102      	bne.n	8001a5c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001a56:	2301      	movs	r3, #1
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	e024      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a17      	ldr	r2, [pc, #92]	@ (8001abc <DFSDM_GetChannelFromInstance+0x84>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d102      	bne.n	8001a6a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001a64:	2302      	movs	r3, #2
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e01d      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a14      	ldr	r2, [pc, #80]	@ (8001ac0 <DFSDM_GetChannelFromInstance+0x88>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d102      	bne.n	8001a78 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001a72:	2304      	movs	r3, #4
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	e016      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ac4 <DFSDM_GetChannelFromInstance+0x8c>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d102      	bne.n	8001a86 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001a80:	2305      	movs	r3, #5
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e00f      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac8 <DFSDM_GetChannelFromInstance+0x90>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d102      	bne.n	8001a94 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001a8e:	2306      	movs	r3, #6
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	e008      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a0d      	ldr	r2, [pc, #52]	@ (8001acc <DFSDM_GetChannelFromInstance+0x94>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d102      	bne.n	8001aa2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001a9c:	2307      	movs	r3, #7
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	e001      	b.n	8001aa6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40016000 	.word	0x40016000
 8001ab8:	40016020 	.word	0x40016020
 8001abc:	40016040 	.word	0x40016040
 8001ac0:	40016080 	.word	0x40016080
 8001ac4:	400160a0 	.word	0x400160a0
 8001ac8:	400160c0 	.word	0x400160c0
 8001acc:	400160e0 	.word	0x400160e0

08001ad0 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d108      	bne.n	8001af2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	e033      	b.n	8001b5a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0201 	bic.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001b10:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f042 0201 	orr.w	r2, r2, #1
 8001b20:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d116      	bne.n	8001b5a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d107      	bne.n	8001b44 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f042 0202 	orr.w	r2, r2, #2
 8001b42:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d102      	bne.n	8001b54 <DFSDM_RegConvStart+0x84>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	e000      	b.n	8001b56 <DFSDM_RegConvStart+0x86>
 8001b54:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <DFSDM_RegConvStart+0x98>
 8001b64:	2202      	movs	r2, #2
 8001b66:	e000      	b.n	8001b6a <DFSDM_RegConvStart+0x9a>
 8001b68:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e098      	b.n	8001cc0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b4d      	ldr	r3, [pc, #308]	@ (8001ccc <HAL_DMA_Init+0x150>)
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d80f      	bhi.n	8001bba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8001cd0 <HAL_DMA_Init+0x154>)
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a4b      	ldr	r2, [pc, #300]	@ (8001cd4 <HAL_DMA_Init+0x158>)
 8001ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8001baa:	091b      	lsrs	r3, r3, #4
 8001bac:	009a      	lsls	r2, r3, #2
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a48      	ldr	r2, [pc, #288]	@ (8001cd8 <HAL_DMA_Init+0x15c>)
 8001bb6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bb8:	e00e      	b.n	8001bd8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b46      	ldr	r3, [pc, #280]	@ (8001cdc <HAL_DMA_Init+0x160>)
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a43      	ldr	r2, [pc, #268]	@ (8001cd4 <HAL_DMA_Init+0x158>)
 8001bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	009a      	lsls	r2, r3, #2
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a42      	ldr	r2, [pc, #264]	@ (8001ce0 <HAL_DMA_Init+0x164>)
 8001bd6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c32:	d039      	beq.n	8001ca8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c38:	4a27      	ldr	r2, [pc, #156]	@ (8001cd8 <HAL_DMA_Init+0x15c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d11a      	bne.n	8001c74 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001c3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <HAL_DMA_Init+0x168>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c46:	f003 031c 	and.w	r3, r3, #28
 8001c4a:	210f      	movs	r1, #15
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	4924      	ldr	r1, [pc, #144]	@ (8001ce4 <HAL_DMA_Init+0x168>)
 8001c54:	4013      	ands	r3, r2
 8001c56:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001c58:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <HAL_DMA_Init+0x168>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6859      	ldr	r1, [r3, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c64:	f003 031c 	and.w	r3, r3, #28
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	491d      	ldr	r1, [pc, #116]	@ (8001ce4 <HAL_DMA_Init+0x168>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	600b      	str	r3, [r1, #0]
 8001c72:	e019      	b.n	8001ca8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001c74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce8 <HAL_DMA_Init+0x16c>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7c:	f003 031c 	and.w	r3, r3, #28
 8001c80:	210f      	movs	r1, #15
 8001c82:	fa01 f303 	lsl.w	r3, r1, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4917      	ldr	r1, [pc, #92]	@ (8001ce8 <HAL_DMA_Init+0x16c>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001c8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <HAL_DMA_Init+0x16c>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6859      	ldr	r1, [r3, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	f003 031c 	and.w	r3, r3, #28
 8001c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca2:	4911      	ldr	r1, [pc, #68]	@ (8001ce8 <HAL_DMA_Init+0x16c>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	40020407 	.word	0x40020407
 8001cd0:	bffdfff8 	.word	0xbffdfff8
 8001cd4:	cccccccd 	.word	0xcccccccd
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	bffdfbf8 	.word	0xbffdfbf8
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	400200a8 	.word	0x400200a8
 8001ce8:	400204a8 	.word	0x400204a8

08001cec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_DMA_Start_IT+0x20>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e04b      	b.n	8001da4 <HAL_DMA_Start_IT+0xb8>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d13a      	bne.n	8001d96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2202      	movs	r2, #2
 8001d24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0201 	bic.w	r2, r2, #1
 8001d3c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f000 f95f 	bl	8002008 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d008      	beq.n	8001d64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 020e 	orr.w	r2, r2, #14
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	e00f      	b.n	8001d84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f022 0204 	bic.w	r2, r2, #4
 8001d72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 020a 	orr.w	r2, r2, #10
 8001d82:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0201 	orr.w	r2, r2, #1
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	e005      	b.n	8001da2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d008      	beq.n	8001dd6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2204      	movs	r2, #4
 8001dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e022      	b.n	8001e1c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 020e 	bic.w	r2, r2, #14
 8001de4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0201 	bic.w	r2, r2, #1
 8001df4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f003 021c 	and.w	r2, r3, #28
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	2101      	movs	r1, #1
 8001e04:	fa01 f202 	lsl.w	r2, r1, r2
 8001e08:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d005      	beq.n	8001e4c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2204      	movs	r2, #4
 8001e44:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	e029      	b.n	8001ea0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 020e 	bic.w	r2, r2, #14
 8001e5a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0201 	bic.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e70:	f003 021c 	and.w	r2, r3, #28
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	4798      	blx	r3
    }
  }
  return status;
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f003 031c 	and.w	r3, r3, #28
 8001eca:	2204      	movs	r2, #4
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d026      	beq.n	8001f24 <HAL_DMA_IRQHandler+0x7a>
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d021      	beq.n	8001f24 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0320 	and.w	r3, r3, #32
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d107      	bne.n	8001efe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0204 	bic.w	r2, r2, #4
 8001efc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f02:	f003 021c 	and.w	r2, r3, #28
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	2104      	movs	r1, #4
 8001f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f10:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d071      	beq.n	8001ffe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f22:	e06c      	b.n	8001ffe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f28:	f003 031c 	and.w	r3, r3, #28
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d02e      	beq.n	8001f96 <HAL_DMA_IRQHandler+0xec>
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d029      	beq.n	8001f96 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10b      	bne.n	8001f68 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f022 020a 	bic.w	r2, r2, #10
 8001f5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6c:	f003 021c 	and.w	r2, r3, #28
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	2102      	movs	r1, #2
 8001f76:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d038      	beq.n	8001ffe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001f94:	e033      	b.n	8001ffe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f003 031c 	and.w	r3, r3, #28
 8001f9e:	2208      	movs	r2, #8
 8001fa0:	409a      	lsls	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d02a      	beq.n	8002000 <HAL_DMA_IRQHandler+0x156>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d025      	beq.n	8002000 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 020e 	bic.w	r2, r2, #14
 8001fc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc8:	f003 021c 	and.w	r2, r3, #28
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d004      	beq.n	8002000 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ffe:	bf00      	nop
 8002000:	bf00      	nop
}
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
 8002014:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	f003 021c 	and.w	r2, r3, #28
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	2101      	movs	r1, #1
 8002024:	fa01 f202 	lsl.w	r2, r1, r2
 8002028:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	2b10      	cmp	r3, #16
 8002038:	d108      	bne.n	800204c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800204a:	e007      	b.n	800205c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	60da      	str	r2, [r3, #12]
}
 800205c:	bf00      	nop
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002076:	e17f      	b.n	8002378 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	2101      	movs	r1, #1
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	4013      	ands	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 8171 	beq.w	8002372 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	2b01      	cmp	r3, #1
 800209a:	d005      	beq.n	80020a8 <HAL_GPIO_Init+0x40>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d130      	bne.n	800210a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	2203      	movs	r2, #3
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43db      	mvns	r3, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020de:	2201      	movs	r2, #1
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	4013      	ands	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	091b      	lsrs	r3, r3, #4
 80020f4:	f003 0201 	and.w	r2, r3, #1
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b03      	cmp	r3, #3
 8002114:	d118      	bne.n	8002148 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800211c:	2201      	movs	r2, #1
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	08db      	lsrs	r3, r3, #3
 8002132:	f003 0201 	and.w	r2, r3, #1
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	2b03      	cmp	r3, #3
 8002152:	d017      	beq.n	8002184 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	2203      	movs	r2, #3
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4013      	ands	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d123      	bne.n	80021d8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	08da      	lsrs	r2, r3, #3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3208      	adds	r2, #8
 8002198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800219c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	220f      	movs	r2, #15
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	691a      	ldr	r2, [r3, #16]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	08da      	lsrs	r2, r3, #3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3208      	adds	r2, #8
 80021d2:	6939      	ldr	r1, [r7, #16]
 80021d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	2203      	movs	r2, #3
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4013      	ands	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 0203 	and.w	r2, r3, #3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 80ac 	beq.w	8002372 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221a:	4b5f      	ldr	r3, [pc, #380]	@ (8002398 <HAL_GPIO_Init+0x330>)
 800221c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800221e:	4a5e      	ldr	r2, [pc, #376]	@ (8002398 <HAL_GPIO_Init+0x330>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6613      	str	r3, [r2, #96]	@ 0x60
 8002226:	4b5c      	ldr	r3, [pc, #368]	@ (8002398 <HAL_GPIO_Init+0x330>)
 8002228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002232:	4a5a      	ldr	r2, [pc, #360]	@ (800239c <HAL_GPIO_Init+0x334>)
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3302      	adds	r3, #2
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	220f      	movs	r2, #15
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800225c:	d025      	beq.n	80022aa <HAL_GPIO_Init+0x242>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a4f      	ldr	r2, [pc, #316]	@ (80023a0 <HAL_GPIO_Init+0x338>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d01f      	beq.n	80022a6 <HAL_GPIO_Init+0x23e>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a4e      	ldr	r2, [pc, #312]	@ (80023a4 <HAL_GPIO_Init+0x33c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d019      	beq.n	80022a2 <HAL_GPIO_Init+0x23a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4d      	ldr	r2, [pc, #308]	@ (80023a8 <HAL_GPIO_Init+0x340>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d013      	beq.n	800229e <HAL_GPIO_Init+0x236>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a4c      	ldr	r2, [pc, #304]	@ (80023ac <HAL_GPIO_Init+0x344>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00d      	beq.n	800229a <HAL_GPIO_Init+0x232>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a4b      	ldr	r2, [pc, #300]	@ (80023b0 <HAL_GPIO_Init+0x348>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x22e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a4a      	ldr	r2, [pc, #296]	@ (80023b4 <HAL_GPIO_Init+0x34c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_GPIO_Init+0x22a>
 800228e:	2306      	movs	r3, #6
 8002290:	e00c      	b.n	80022ac <HAL_GPIO_Init+0x244>
 8002292:	2307      	movs	r3, #7
 8002294:	e00a      	b.n	80022ac <HAL_GPIO_Init+0x244>
 8002296:	2305      	movs	r3, #5
 8002298:	e008      	b.n	80022ac <HAL_GPIO_Init+0x244>
 800229a:	2304      	movs	r3, #4
 800229c:	e006      	b.n	80022ac <HAL_GPIO_Init+0x244>
 800229e:	2303      	movs	r3, #3
 80022a0:	e004      	b.n	80022ac <HAL_GPIO_Init+0x244>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e002      	b.n	80022ac <HAL_GPIO_Init+0x244>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_GPIO_Init+0x244>
 80022aa:	2300      	movs	r3, #0
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	f002 0203 	and.w	r2, r2, #3
 80022b2:	0092      	lsls	r2, r2, #2
 80022b4:	4093      	lsls	r3, r2
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022bc:	4937      	ldr	r1, [pc, #220]	@ (800239c <HAL_GPIO_Init+0x334>)
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	089b      	lsrs	r3, r3, #2
 80022c2:	3302      	adds	r3, #2
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022ca:	4b3b      	ldr	r3, [pc, #236]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022ee:	4a32      	ldr	r2, [pc, #200]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022f4:	4b30      	ldr	r3, [pc, #192]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	43db      	mvns	r3, r3
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d003      	beq.n	8002318 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002318:	4a27      	ldr	r2, [pc, #156]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800231e:	4b26      	ldr	r3, [pc, #152]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	43db      	mvns	r3, r3
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	4013      	ands	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002342:	4a1d      	ldr	r2, [pc, #116]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002348:	4b1b      	ldr	r3, [pc, #108]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	43db      	mvns	r3, r3
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4013      	ands	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d003      	beq.n	800236c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800236c:	4a12      	ldr	r2, [pc, #72]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	3301      	adds	r3, #1
 8002376:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fa22 f303 	lsr.w	r3, r2, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	f47f ae78 	bne.w	8002078 <HAL_GPIO_Init+0x10>
  }
}
 8002388:	bf00      	nop
 800238a:	bf00      	nop
 800238c:	371c      	adds	r7, #28
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	40021000 	.word	0x40021000
 800239c:	40010000 	.word	0x40010000
 80023a0:	48000400 	.word	0x48000400
 80023a4:	48000800 	.word	0x48000800
 80023a8:	48000c00 	.word	0x48000c00
 80023ac:	48001000 	.word	0x48001000
 80023b0:	48001400 	.word	0x48001400
 80023b4:	48001800 	.word	0x48001800
 80023b8:	40010400 	.word	0x40010400

080023bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	807b      	strh	r3, [r7, #2]
 80023c8:	4613      	mov	r3, r2
 80023ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023cc:	787b      	ldrb	r3, [r7, #1]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023d2:	887a      	ldrh	r2, [r7, #2]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023d8:	e002      	b.n	80023e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023da:	887a      	ldrh	r2, [r7, #2]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023f0:	4b04      	ldr	r3, [pc, #16]	@ (8002404 <HAL_PWREx_GetVoltageRange+0x18>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	40007000 	.word	0x40007000

08002408 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002416:	d130      	bne.n	800247a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002418:	4b23      	ldr	r3, [pc, #140]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002424:	d038      	beq.n	8002498 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002426:	4b20      	ldr	r3, [pc, #128]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800242e:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002430:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002434:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002436:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2232      	movs	r2, #50	@ 0x32
 800243c:	fb02 f303 	mul.w	r3, r2, r3
 8002440:	4a1b      	ldr	r2, [pc, #108]	@ (80024b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002442:	fba2 2303 	umull	r2, r3, r2, r3
 8002446:	0c9b      	lsrs	r3, r3, #18
 8002448:	3301      	adds	r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800244c:	e002      	b.n	8002454 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	3b01      	subs	r3, #1
 8002452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002454:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002460:	d102      	bne.n	8002468 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1f2      	bne.n	800244e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002468:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002474:	d110      	bne.n	8002498 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e00f      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800247a:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002486:	d007      	beq.n	8002498 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002488:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002490:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002492:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002496:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40007000 	.word	0x40007000
 80024ac:	20000014 	.word	0x20000014
 80024b0:	431bde83 	.word	0x431bde83

080024b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e3ca      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024c6:	4b97      	ldr	r3, [pc, #604]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024d0:	4b94      	ldr	r3, [pc, #592]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 80e4 	beq.w	80026b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <HAL_RCC_OscConfig+0x4a>
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	2b0c      	cmp	r3, #12
 80024f2:	f040 808b 	bne.w	800260c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	f040 8087 	bne.w	800260c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024fe:	4b89      	ldr	r3, [pc, #548]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d005      	beq.n	8002516 <HAL_RCC_OscConfig+0x62>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e3a2      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1a      	ldr	r2, [r3, #32]
 800251a:	4b82      	ldr	r3, [pc, #520]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0308 	and.w	r3, r3, #8
 8002522:	2b00      	cmp	r3, #0
 8002524:	d004      	beq.n	8002530 <HAL_RCC_OscConfig+0x7c>
 8002526:	4b7f      	ldr	r3, [pc, #508]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800252e:	e005      	b.n	800253c <HAL_RCC_OscConfig+0x88>
 8002530:	4b7c      	ldr	r3, [pc, #496]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800253c:	4293      	cmp	r3, r2
 800253e:	d223      	bcs.n	8002588 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	4618      	mov	r0, r3
 8002546:	f000 fd55 	bl	8002ff4 <RCC_SetFlashLatencyFromMSIRange>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e383      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002554:	4b73      	ldr	r3, [pc, #460]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a72      	ldr	r2, [pc, #456]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800255a:	f043 0308 	orr.w	r3, r3, #8
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	4b70      	ldr	r3, [pc, #448]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	496d      	ldr	r1, [pc, #436]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002572:	4b6c      	ldr	r3, [pc, #432]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	4968      	ldr	r1, [pc, #416]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002582:	4313      	orrs	r3, r2
 8002584:	604b      	str	r3, [r1, #4]
 8002586:	e025      	b.n	80025d4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002588:	4b66      	ldr	r3, [pc, #408]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a65      	ldr	r2, [pc, #404]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800258e:	f043 0308 	orr.w	r3, r3, #8
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	4b63      	ldr	r3, [pc, #396]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4960      	ldr	r1, [pc, #384]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025a6:	4b5f      	ldr	r3, [pc, #380]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	021b      	lsls	r3, r3, #8
 80025b4:	495b      	ldr	r1, [pc, #364]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d109      	bne.n	80025d4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fd15 	bl	8002ff4 <RCC_SetFlashLatencyFromMSIRange>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e343      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025d4:	f000 fc4a 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b52      	ldr	r3, [pc, #328]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	4950      	ldr	r1, [pc, #320]	@ (8002728 <HAL_RCC_OscConfig+0x274>)
 80025e6:	5ccb      	ldrb	r3, [r1, r3]
 80025e8:	f003 031f 	and.w	r3, r3, #31
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
 80025f0:	4a4e      	ldr	r2, [pc, #312]	@ (800272c <HAL_RCC_OscConfig+0x278>)
 80025f2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002730 <HAL_RCC_OscConfig+0x27c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe fc63 	bl	8000ec4 <HAL_InitTick>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d052      	beq.n	80026ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	e327      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d032      	beq.n	800267a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002614:	4b43      	ldr	r3, [pc, #268]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a42      	ldr	r2, [pc, #264]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002620:	f7fe fca0 	bl	8000f64 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002628:	f7fe fc9c 	bl	8000f64 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e310      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800263a:	4b3a      	ldr	r3, [pc, #232]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f0      	beq.n	8002628 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002646:	4b37      	ldr	r3, [pc, #220]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a36      	ldr	r2, [pc, #216]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800264c:	f043 0308 	orr.w	r3, r3, #8
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	4b34      	ldr	r3, [pc, #208]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	4931      	ldr	r1, [pc, #196]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002660:	4313      	orrs	r3, r2
 8002662:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002664:	4b2f      	ldr	r3, [pc, #188]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	021b      	lsls	r3, r3, #8
 8002672:	492c      	ldr	r1, [pc, #176]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]
 8002678:	e01a      	b.n	80026b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800267a:	4b2a      	ldr	r3, [pc, #168]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a29      	ldr	r2, [pc, #164]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002680:	f023 0301 	bic.w	r3, r3, #1
 8002684:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002686:	f7fe fc6d 	bl	8000f64 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800268e:	f7fe fc69 	bl	8000f64 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e2dd      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026a0:	4b20      	ldr	r3, [pc, #128]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f0      	bne.n	800268e <HAL_RCC_OscConfig+0x1da>
 80026ac:	e000      	b.n	80026b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d074      	beq.n	80027a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d005      	beq.n	80026ce <HAL_RCC_OscConfig+0x21a>
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	2b0c      	cmp	r3, #12
 80026c6:	d10e      	bne.n	80026e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d10b      	bne.n	80026e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ce:	4b15      	ldr	r3, [pc, #84]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d064      	beq.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d160      	bne.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e2ba      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ee:	d106      	bne.n	80026fe <HAL_RCC_OscConfig+0x24a>
 80026f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 80026f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	e026      	b.n	800274c <HAL_RCC_OscConfig+0x298>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002706:	d115      	bne.n	8002734 <HAL_RCC_OscConfig+0x280>
 8002708:	4b06      	ldr	r3, [pc, #24]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a05      	ldr	r2, [pc, #20]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800270e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4b03      	ldr	r3, [pc, #12]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a02      	ldr	r2, [pc, #8]	@ (8002724 <HAL_RCC_OscConfig+0x270>)
 800271a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	e014      	b.n	800274c <HAL_RCC_OscConfig+0x298>
 8002722:	bf00      	nop
 8002724:	40021000 	.word	0x40021000
 8002728:	08004f60 	.word	0x08004f60
 800272c:	20000014 	.word	0x20000014
 8002730:	20000018 	.word	0x20000018
 8002734:	4ba0      	ldr	r3, [pc, #640]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a9f      	ldr	r2, [pc, #636]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800273a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800273e:	6013      	str	r3, [r2, #0]
 8002740:	4b9d      	ldr	r3, [pc, #628]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a9c      	ldr	r2, [pc, #624]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002746:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800274a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d013      	beq.n	800277c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002754:	f7fe fc06 	bl	8000f64 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800275c:	f7fe fc02 	bl	8000f64 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b64      	cmp	r3, #100	@ 0x64
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e276      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800276e:	4b92      	ldr	r3, [pc, #584]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0x2a8>
 800277a:	e014      	b.n	80027a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277c:	f7fe fbf2 	bl	8000f64 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002784:	f7fe fbee 	bl	8000f64 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b64      	cmp	r3, #100	@ 0x64
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e262      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002796:	4b88      	ldr	r3, [pc, #544]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x2d0>
 80027a2:	e000      	b.n	80027a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d060      	beq.n	8002874 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d005      	beq.n	80027c4 <HAL_RCC_OscConfig+0x310>
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	2b0c      	cmp	r3, #12
 80027bc:	d119      	bne.n	80027f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d116      	bne.n	80027f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c4:	4b7c      	ldr	r3, [pc, #496]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d005      	beq.n	80027dc <HAL_RCC_OscConfig+0x328>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e23f      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027dc:	4b76      	ldr	r3, [pc, #472]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	061b      	lsls	r3, r3, #24
 80027ea:	4973      	ldr	r1, [pc, #460]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f0:	e040      	b.n	8002874 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d023      	beq.n	8002842 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fa:	4b6f      	ldr	r3, [pc, #444]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a6e      	ldr	r2, [pc, #440]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002806:	f7fe fbad 	bl	8000f64 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280e:	f7fe fba9 	bl	8000f64 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e21d      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002820:	4b65      	ldr	r3, [pc, #404]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0f0      	beq.n	800280e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282c:	4b62      	ldr	r3, [pc, #392]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	061b      	lsls	r3, r3, #24
 800283a:	495f      	ldr	r1, [pc, #380]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e018      	b.n	8002874 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002842:	4b5d      	ldr	r3, [pc, #372]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a5c      	ldr	r2, [pc, #368]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800284c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284e:	f7fe fb89 	bl	8000f64 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002856:	f7fe fb85 	bl	8000f64 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e1f9      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002868:	4b53      	ldr	r3, [pc, #332]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f0      	bne.n	8002856 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0308 	and.w	r3, r3, #8
 800287c:	2b00      	cmp	r3, #0
 800287e:	d03c      	beq.n	80028fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01c      	beq.n	80028c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002888:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800288a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800288e:	4a4a      	ldr	r2, [pc, #296]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002898:	f7fe fb64 	bl	8000f64 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7fe fb60 	bl	8000f64 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1d4      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b2:	4b41      	ldr	r3, [pc, #260]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80028b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0ef      	beq.n	80028a0 <HAL_RCC_OscConfig+0x3ec>
 80028c0:	e01b      	b.n	80028fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c2:	4b3d      	ldr	r3, [pc, #244]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80028c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028c8:	4a3b      	ldr	r2, [pc, #236]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d2:	f7fe fb47 	bl	8000f64 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028da:	f7fe fb43 	bl	8000f64 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e1b7      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028ec:	4b32      	ldr	r3, [pc, #200]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80028ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1ef      	bne.n	80028da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	f000 80a6 	beq.w	8002a54 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002908:	2300      	movs	r3, #0
 800290a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800290c:	4b2a      	ldr	r3, [pc, #168]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800290e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d10d      	bne.n	8002934 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002918:	4b27      	ldr	r3, [pc, #156]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	4a26      	ldr	r2, [pc, #152]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800291e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002922:	6593      	str	r3, [r2, #88]	@ 0x58
 8002924:	4b24      	ldr	r3, [pc, #144]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002930:	2301      	movs	r3, #1
 8002932:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002934:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <HAL_RCC_OscConfig+0x508>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800293c:	2b00      	cmp	r3, #0
 800293e:	d118      	bne.n	8002972 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002940:	4b1e      	ldr	r3, [pc, #120]	@ (80029bc <HAL_RCC_OscConfig+0x508>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1d      	ldr	r2, [pc, #116]	@ (80029bc <HAL_RCC_OscConfig+0x508>)
 8002946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800294a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800294c:	f7fe fb0a 	bl	8000f64 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002954:	f7fe fb06 	bl	8000f64 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e17a      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002966:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <HAL_RCC_OscConfig+0x508>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0f0      	beq.n	8002954 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d108      	bne.n	800298c <HAL_RCC_OscConfig+0x4d8>
 800297a:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800297c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002980:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800298a:	e029      	b.n	80029e0 <HAL_RCC_OscConfig+0x52c>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b05      	cmp	r3, #5
 8002992:	d115      	bne.n	80029c0 <HAL_RCC_OscConfig+0x50c>
 8002994:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 8002996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800299a:	4a07      	ldr	r2, [pc, #28]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 800299c:	f043 0304 	orr.w	r3, r3, #4
 80029a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029a4:	4b04      	ldr	r3, [pc, #16]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80029a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029aa:	4a03      	ldr	r2, [pc, #12]	@ (80029b8 <HAL_RCC_OscConfig+0x504>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029b4:	e014      	b.n	80029e0 <HAL_RCC_OscConfig+0x52c>
 80029b6:	bf00      	nop
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40007000 	.word	0x40007000
 80029c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 80029c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029c6:	4a9b      	ldr	r2, [pc, #620]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029d0:	4b98      	ldr	r3, [pc, #608]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 80029d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d6:	4a97      	ldr	r2, [pc, #604]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 80029d8:	f023 0304 	bic.w	r3, r3, #4
 80029dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d016      	beq.n	8002a16 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e8:	f7fe fabc 	bl	8000f64 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ee:	e00a      	b.n	8002a06 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f0:	f7fe fab8 	bl	8000f64 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e12a      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a06:	4b8b      	ldr	r3, [pc, #556]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0ed      	beq.n	80029f0 <HAL_RCC_OscConfig+0x53c>
 8002a14:	e015      	b.n	8002a42 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a16:	f7fe faa5 	bl	8000f64 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a1c:	e00a      	b.n	8002a34 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a1e:	f7fe faa1 	bl	8000f64 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e113      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a34:	4b7f      	ldr	r3, [pc, #508]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1ed      	bne.n	8002a1e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a42:	7ffb      	ldrb	r3, [r7, #31]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a48:	4b7a      	ldr	r3, [pc, #488]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4c:	4a79      	ldr	r2, [pc, #484]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002a4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a52:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80fe 	beq.w	8002c5a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	f040 80d0 	bne.w	8002c08 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a68:	4b72      	ldr	r3, [pc, #456]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	f003 0203 	and.w	r2, r3, #3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d130      	bne.n	8002ade <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	3b01      	subs	r3, #1
 8002a88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d127      	bne.n	8002ade <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a98:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d11f      	bne.n	8002ade <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002aa8:	2a07      	cmp	r2, #7
 8002aaa:	bf14      	ite	ne
 8002aac:	2201      	movne	r2, #1
 8002aae:	2200      	moveq	r2, #0
 8002ab0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d113      	bne.n	8002ade <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac0:	085b      	lsrs	r3, r3, #1
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d109      	bne.n	8002ade <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d06e      	beq.n	8002bbc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	2b0c      	cmp	r3, #12
 8002ae2:	d069      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ae4:	4b53      	ldr	r3, [pc, #332]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d105      	bne.n	8002afc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002af0:	4b50      	ldr	r3, [pc, #320]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0ad      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b00:	4b4c      	ldr	r3, [pc, #304]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a4b      	ldr	r2, [pc, #300]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b0a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b0c:	f7fe fa2a 	bl	8000f64 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b14:	f7fe fa26 	bl	8000f64 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e09a      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b26:	4b43      	ldr	r3, [pc, #268]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b32:	4b40      	ldr	r3, [pc, #256]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	4b40      	ldr	r3, [pc, #256]	@ (8002c38 <HAL_RCC_OscConfig+0x784>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b42:	3a01      	subs	r2, #1
 8002b44:	0112      	lsls	r2, r2, #4
 8002b46:	4311      	orrs	r1, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b4c:	0212      	lsls	r2, r2, #8
 8002b4e:	4311      	orrs	r1, r2
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b54:	0852      	lsrs	r2, r2, #1
 8002b56:	3a01      	subs	r2, #1
 8002b58:	0552      	lsls	r2, r2, #21
 8002b5a:	4311      	orrs	r1, r2
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b60:	0852      	lsrs	r2, r2, #1
 8002b62:	3a01      	subs	r2, #1
 8002b64:	0652      	lsls	r2, r2, #25
 8002b66:	4311      	orrs	r1, r2
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b6c:	0912      	lsrs	r2, r2, #4
 8002b6e:	0452      	lsls	r2, r2, #17
 8002b70:	430a      	orrs	r2, r1
 8002b72:	4930      	ldr	r1, [pc, #192]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b78:	4b2e      	ldr	r3, [pc, #184]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b82:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b84:	4b2b      	ldr	r3, [pc, #172]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4a2a      	ldr	r2, [pc, #168]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002b8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b90:	f7fe f9e8 	bl	8000f64 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b98:	f7fe f9e4 	bl	8000f64 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e058      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002baa:	4b22      	ldr	r3, [pc, #136]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bb6:	e050      	b.n	8002c5a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e04f      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d148      	bne.n	8002c5a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a19      	ldr	r2, [pc, #100]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bd2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bd4:	4b17      	ldr	r3, [pc, #92]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	4a16      	ldr	r2, [pc, #88]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bde:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002be0:	f7fe f9c0 	bl	8000f64 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be8:	f7fe f9bc 	bl	8000f64 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e030      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0f0      	beq.n	8002be8 <HAL_RCC_OscConfig+0x734>
 8002c06:	e028      	b.n	8002c5a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	2b0c      	cmp	r3, #12
 8002c0c:	d023      	beq.n	8002c56 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0e:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a08      	ldr	r2, [pc, #32]	@ (8002c34 <HAL_RCC_OscConfig+0x780>)
 8002c14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1a:	f7fe f9a3 	bl	8000f64 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c20:	e00c      	b.n	8002c3c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c22:	f7fe f99f 	bl	8000f64 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d905      	bls.n	8002c3c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e013      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
 8002c34:	40021000 	.word	0x40021000
 8002c38:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <HAL_RCC_OscConfig+0x7b0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1ec      	bne.n	8002c22 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <HAL_RCC_OscConfig+0x7b0>)
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	4905      	ldr	r1, [pc, #20]	@ (8002c64 <HAL_RCC_OscConfig+0x7b0>)
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <HAL_RCC_OscConfig+0x7b4>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	60cb      	str	r3, [r1, #12]
 8002c54:	e001      	b.n	8002c5a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3720      	adds	r7, #32
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40021000 	.word	0x40021000
 8002c68:	feeefffc 	.word	0xfeeefffc

08002c6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e0e7      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c80:	4b75      	ldr	r3, [pc, #468]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d910      	bls.n	8002cb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c8e:	4b72      	ldr	r3, [pc, #456]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f023 0207 	bic.w	r2, r3, #7
 8002c96:	4970      	ldr	r1, [pc, #448]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9e:	4b6e      	ldr	r3, [pc, #440]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d001      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0cf      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d010      	beq.n	8002cde <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	4b66      	ldr	r3, [pc, #408]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d908      	bls.n	8002cde <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ccc:	4b63      	ldr	r3, [pc, #396]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	4960      	ldr	r1, [pc, #384]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d04c      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf2:	4b5a      	ldr	r3, [pc, #360]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d121      	bne.n	8002d42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e0a6      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d107      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0a:	4b54      	ldr	r3, [pc, #336]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d115      	bne.n	8002d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e09a      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d107      	bne.n	8002d32 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d22:	4b4e      	ldr	r3, [pc, #312]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d109      	bne.n	8002d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e08e      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d32:	4b4a      	ldr	r3, [pc, #296]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d101      	bne.n	8002d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e086      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d42:	4b46      	ldr	r3, [pc, #280]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f023 0203 	bic.w	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	4943      	ldr	r1, [pc, #268]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d54:	f7fe f906 	bl	8000f64 <HAL_GetTick>
 8002d58:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5a:	e00a      	b.n	8002d72 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d5c:	f7fe f902 	bl	8000f64 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e06e      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d72:	4b3a      	ldr	r3, [pc, #232]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 020c 	and.w	r2, r3, #12
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d1eb      	bne.n	8002d5c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d010      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	4b31      	ldr	r3, [pc, #196]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d208      	bcs.n	8002db2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	492b      	ldr	r1, [pc, #172]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002db2:	4b29      	ldr	r3, [pc, #164]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d210      	bcs.n	8002de2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc0:	4b25      	ldr	r3, [pc, #148]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f023 0207 	bic.w	r2, r3, #7
 8002dc8:	4923      	ldr	r1, [pc, #140]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd0:	4b21      	ldr	r3, [pc, #132]	@ (8002e58 <HAL_RCC_ClockConfig+0x1ec>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e036      	b.n	8002e50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d008      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dee:	4b1b      	ldr	r3, [pc, #108]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	4918      	ldr	r1, [pc, #96]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0308 	and.w	r3, r3, #8
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d009      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e0c:	4b13      	ldr	r3, [pc, #76]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	4910      	ldr	r1, [pc, #64]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e20:	f000 f824 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4b0d      	ldr	r3, [pc, #52]	@ (8002e5c <HAL_RCC_ClockConfig+0x1f0>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	091b      	lsrs	r3, r3, #4
 8002e2c:	f003 030f 	and.w	r3, r3, #15
 8002e30:	490b      	ldr	r1, [pc, #44]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f4>)
 8002e32:	5ccb      	ldrb	r3, [r1, r3]
 8002e34:	f003 031f 	and.w	r3, r3, #31
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3c:	4a09      	ldr	r2, [pc, #36]	@ (8002e64 <HAL_RCC_ClockConfig+0x1f8>)
 8002e3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e40:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_RCC_ClockConfig+0x1fc>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fe f83d 	bl	8000ec4 <HAL_InitTick>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e4e:	7afb      	ldrb	r3, [r7, #11]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40022000 	.word	0x40022000
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	08004f60 	.word	0x08004f60
 8002e64:	20000014 	.word	0x20000014
 8002e68:	20000018 	.word	0x20000018

08002e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b089      	sub	sp, #36	@ 0x24
 8002e70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	2300      	movs	r3, #0
 8002e78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
 8002e82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e84:	4b3b      	ldr	r3, [pc, #236]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x34>
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	2b0c      	cmp	r3, #12
 8002e98:	d121      	bne.n	8002ede <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d11e      	bne.n	8002ede <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ea0:	4b34      	ldr	r3, [pc, #208]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d107      	bne.n	8002ebc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002eac:	4b31      	ldr	r3, [pc, #196]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eb2:	0a1b      	lsrs	r3, r3, #8
 8002eb4:	f003 030f 	and.w	r3, r3, #15
 8002eb8:	61fb      	str	r3, [r7, #28]
 8002eba:	e005      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	091b      	lsrs	r3, r3, #4
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10d      	bne.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002edc:	e00a      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d102      	bne.n	8002eea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ee4:	4b25      	ldr	r3, [pc, #148]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ee6:	61bb      	str	r3, [r7, #24]
 8002ee8:	e004      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d101      	bne.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ef0:	4b23      	ldr	r3, [pc, #140]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ef2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	2b0c      	cmp	r3, #12
 8002ef8:	d134      	bne.n	8002f64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002efa:	4b1e      	ldr	r3, [pc, #120]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d003      	beq.n	8002f12 <HAL_RCC_GetSysClockFreq+0xa6>
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d003      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0xac>
 8002f10:	e005      	b.n	8002f1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002f12:	4b1a      	ldr	r3, [pc, #104]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002f14:	617b      	str	r3, [r7, #20]
      break;
 8002f16:	e005      	b.n	8002f24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002f18:	4b19      	ldr	r3, [pc, #100]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f1a:	617b      	str	r3, [r7, #20]
      break;
 8002f1c:	e002      	b.n	8002f24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	617b      	str	r3, [r7, #20]
      break;
 8002f22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f24:	4b13      	ldr	r3, [pc, #76]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	091b      	lsrs	r3, r3, #4
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	3301      	adds	r3, #1
 8002f30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f32:	4b10      	ldr	r3, [pc, #64]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	0a1b      	lsrs	r3, r3, #8
 8002f38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	fb03 f202 	mul.w	r2, r3, r2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	0e5b      	lsrs	r3, r3, #25
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	3301      	adds	r3, #1
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f64:	69bb      	ldr	r3, [r7, #24]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	@ 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40021000 	.word	0x40021000
 8002f78:	08004f78 	.word	0x08004f78
 8002f7c:	00f42400 	.word	0x00f42400
 8002f80:	007a1200 	.word	0x007a1200

08002f84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f88:	4b03      	ldr	r3, [pc, #12]	@ (8002f98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	20000014 	.word	0x20000014

08002f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fa0:	f7ff fff0 	bl	8002f84 <HAL_RCC_GetHCLKFreq>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	4904      	ldr	r1, [pc, #16]	@ (8002fc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fb2:	5ccb      	ldrb	r3, [r1, r3]
 8002fb4:	f003 031f 	and.w	r3, r3, #31
 8002fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	08004f70 	.word	0x08004f70

08002fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fcc:	f7ff ffda 	bl	8002f84 <HAL_RCC_GetHCLKFreq>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	0adb      	lsrs	r3, r3, #11
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	4904      	ldr	r1, [pc, #16]	@ (8002ff0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fde:	5ccb      	ldrb	r3, [r1, r3]
 8002fe0:	f003 031f 	and.w	r3, r3, #31
 8002fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	08004f70 	.word	0x08004f70

08002ff4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003000:	4b2a      	ldr	r3, [pc, #168]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800300c:	f7ff f9ee 	bl	80023ec <HAL_PWREx_GetVoltageRange>
 8003010:	6178      	str	r0, [r7, #20]
 8003012:	e014      	b.n	800303e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003014:	4b25      	ldr	r3, [pc, #148]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003018:	4a24      	ldr	r2, [pc, #144]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800301a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800301e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003020:	4b22      	ldr	r3, [pc, #136]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800302c:	f7ff f9de 	bl	80023ec <HAL_PWREx_GetVoltageRange>
 8003030:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003032:	4b1e      	ldr	r3, [pc, #120]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003036:	4a1d      	ldr	r2, [pc, #116]	@ (80030ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003038:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800303c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003044:	d10b      	bne.n	800305e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b80      	cmp	r3, #128	@ 0x80
 800304a:	d919      	bls.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003050:	d902      	bls.n	8003058 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003052:	2302      	movs	r3, #2
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	e013      	b.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003058:	2301      	movs	r3, #1
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	e010      	b.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2b80      	cmp	r3, #128	@ 0x80
 8003062:	d902      	bls.n	800306a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003064:	2303      	movs	r3, #3
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	e00a      	b.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b80      	cmp	r3, #128	@ 0x80
 800306e:	d102      	bne.n	8003076 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003070:	2302      	movs	r3, #2
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	e004      	b.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b70      	cmp	r3, #112	@ 0x70
 800307a:	d101      	bne.n	8003080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800307c:	2301      	movs	r3, #1
 800307e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003080:	4b0b      	ldr	r3, [pc, #44]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f023 0207 	bic.w	r2, r3, #7
 8003088:	4909      	ldr	r1, [pc, #36]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003090:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	429a      	cmp	r2, r3
 800309c:	d001      	beq.n	80030a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40022000 	.word	0x40022000

080030b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030bc:	2300      	movs	r3, #0
 80030be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030c0:	2300      	movs	r3, #0
 80030c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d041      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030d8:	d02a      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80030da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030de:	d824      	bhi.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030e4:	d008      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80030e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030ea:	d81e      	bhi.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00a      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80030f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030f4:	d010      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030f6:	e018      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030f8:	4b86      	ldr	r3, [pc, #536]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4a85      	ldr	r2, [pc, #532]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003102:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003104:	e015      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	3304      	adds	r3, #4
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f000 fabb 	bl	8003688 <RCCEx_PLLSAI1_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003116:	e00c      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3320      	adds	r3, #32
 800311c:	2100      	movs	r1, #0
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fba6 	bl	8003870 <RCCEx_PLLSAI2_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003128:	e003      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	74fb      	strb	r3, [r7, #19]
      break;
 800312e:	e000      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003130:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003132:	7cfb      	ldrb	r3, [r7, #19]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10b      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003138:	4b76      	ldr	r3, [pc, #472]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003146:	4973      	ldr	r1, [pc, #460]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003148:	4313      	orrs	r3, r2
 800314a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800314e:	e001      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003150:	7cfb      	ldrb	r3, [r7, #19]
 8003152:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d041      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003164:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003168:	d02a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800316a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800316e:	d824      	bhi.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003170:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003174:	d008      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003176:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800317a:	d81e      	bhi.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00a      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003180:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003184:	d010      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003186:	e018      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003188:	4b62      	ldr	r3, [pc, #392]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4a61      	ldr	r2, [pc, #388]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003192:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003194:	e015      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3304      	adds	r3, #4
 800319a:	2100      	movs	r1, #0
 800319c:	4618      	mov	r0, r3
 800319e:	f000 fa73 	bl	8003688 <RCCEx_PLLSAI1_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031a6:	e00c      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	3320      	adds	r3, #32
 80031ac:	2100      	movs	r1, #0
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fb5e 	bl	8003870 <RCCEx_PLLSAI2_Config>
 80031b4:	4603      	mov	r3, r0
 80031b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031b8:	e003      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	74fb      	strb	r3, [r7, #19]
      break;
 80031be:	e000      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80031c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031c2:	7cfb      	ldrb	r3, [r7, #19]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10b      	bne.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031c8:	4b52      	ldr	r3, [pc, #328]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031d6:	494f      	ldr	r1, [pc, #316]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80031de:	e001      	b.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e0:	7cfb      	ldrb	r3, [r7, #19]
 80031e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80a0 	beq.w	8003332 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031f2:	2300      	movs	r3, #0
 80031f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031f6:	4b47      	ldr	r3, [pc, #284]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003206:	2300      	movs	r3, #0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320c:	4b41      	ldr	r3, [pc, #260]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800320e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003210:	4a40      	ldr	r2, [pc, #256]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003216:	6593      	str	r3, [r2, #88]	@ 0x58
 8003218:	4b3e      	ldr	r3, [pc, #248]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003224:	2301      	movs	r3, #1
 8003226:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003228:	4b3b      	ldr	r3, [pc, #236]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a3a      	ldr	r2, [pc, #232]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800322e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003232:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003234:	f7fd fe96 	bl	8000f64 <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800323a:	e009      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323c:	f7fd fe92 	bl	8000f64 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d902      	bls.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	74fb      	strb	r3, [r7, #19]
        break;
 800324e:	e005      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003250:	4b31      	ldr	r3, [pc, #196]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0ef      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800325c:	7cfb      	ldrb	r3, [r7, #19]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d15c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003262:	4b2c      	ldr	r3, [pc, #176]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003268:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800326c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d01f      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	429a      	cmp	r2, r3
 800327e:	d019      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003280:	4b24      	ldr	r3, [pc, #144]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800328a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800328c:	4b21      	ldr	r3, [pc, #132]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003292:	4a20      	ldr	r2, [pc, #128]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800329c:	4b1d      	ldr	r3, [pc, #116]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032ac:	4a19      	ldr	r2, [pc, #100]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d016      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032be:	f7fd fe51 	bl	8000f64 <HAL_GetTick>
 80032c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032c4:	e00b      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c6:	f7fd fe4d 	bl	8000f64 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d902      	bls.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	74fb      	strb	r3, [r7, #19]
            break;
 80032dc:	e006      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032de:	4b0d      	ldr	r3, [pc, #52]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0ec      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80032ec:	7cfb      	ldrb	r3, [r7, #19]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10c      	bne.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032f2:	4b08      	ldr	r3, [pc, #32]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003302:	4904      	ldr	r1, [pc, #16]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800330a:	e009      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800330c:	7cfb      	ldrb	r3, [r7, #19]
 800330e:	74bb      	strb	r3, [r7, #18]
 8003310:	e006      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800331c:	7cfb      	ldrb	r3, [r7, #19]
 800331e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003320:	7c7b      	ldrb	r3, [r7, #17]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d105      	bne.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003326:	4b9e      	ldr	r3, [pc, #632]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332a:	4a9d      	ldr	r2, [pc, #628]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003330:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800333e:	4b98      	ldr	r3, [pc, #608]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003344:	f023 0203 	bic.w	r2, r3, #3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800334c:	4994      	ldr	r1, [pc, #592]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800334e:	4313      	orrs	r3, r2
 8003350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00a      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003360:	4b8f      	ldr	r3, [pc, #572]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003366:	f023 020c 	bic.w	r2, r3, #12
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800336e:	498c      	ldr	r1, [pc, #560]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00a      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003382:	4b87      	ldr	r3, [pc, #540]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003388:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	4983      	ldr	r1, [pc, #524]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0308 	and.w	r3, r3, #8
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00a      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033a4:	4b7e      	ldr	r3, [pc, #504]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	497b      	ldr	r1, [pc, #492]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0310 	and.w	r3, r3, #16
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80033c6:	4b76      	ldr	r3, [pc, #472]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d4:	4972      	ldr	r1, [pc, #456]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0320 	and.w	r3, r3, #32
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00a      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033e8:	4b6d      	ldr	r3, [pc, #436]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f6:	496a      	ldr	r1, [pc, #424]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800340a:	4b65      	ldr	r3, [pc, #404]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800340c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003410:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003418:	4961      	ldr	r1, [pc, #388]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341a:	4313      	orrs	r3, r2
 800341c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800342c:	4b5c      	ldr	r3, [pc, #368]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003432:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800343a:	4959      	ldr	r1, [pc, #356]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343c:	4313      	orrs	r3, r2
 800343e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800344e:	4b54      	ldr	r3, [pc, #336]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003454:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800345c:	4950      	ldr	r1, [pc, #320]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345e:	4313      	orrs	r3, r2
 8003460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003470:	4b4b      	ldr	r3, [pc, #300]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003476:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347e:	4948      	ldr	r1, [pc, #288]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003480:	4313      	orrs	r3, r2
 8003482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003492:	4b43      	ldr	r3, [pc, #268]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003498:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a0:	493f      	ldr	r1, [pc, #252]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d028      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034b4:	4b3a      	ldr	r3, [pc, #232]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034c2:	4937      	ldr	r1, [pc, #220]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034d2:	d106      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034d4:	4b32      	ldr	r3, [pc, #200]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	4a31      	ldr	r2, [pc, #196]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034de:	60d3      	str	r3, [r2, #12]
 80034e0:	e011      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ea:	d10c      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3304      	adds	r3, #4
 80034f0:	2101      	movs	r1, #1
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 f8c8 	bl	8003688 <RCCEx_PLLSAI1_Config>
 80034f8:	4603      	mov	r3, r0
 80034fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80034fc:	7cfb      	ldrb	r3, [r7, #19]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003502:	7cfb      	ldrb	r3, [r7, #19]
 8003504:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d028      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003512:	4b23      	ldr	r3, [pc, #140]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003518:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003520:	491f      	ldr	r1, [pc, #124]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003530:	d106      	bne.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003532:	4b1b      	ldr	r3, [pc, #108]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	4a1a      	ldr	r2, [pc, #104]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800353c:	60d3      	str	r3, [r2, #12]
 800353e:	e011      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003548:	d10c      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3304      	adds	r3, #4
 800354e:	2101      	movs	r1, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f000 f899 	bl	8003688 <RCCEx_PLLSAI1_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800355a:	7cfb      	ldrb	r3, [r7, #19]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d02b      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003570:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003576:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800357e:	4908      	ldr	r1, [pc, #32]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003580:	4313      	orrs	r3, r2
 8003582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800358e:	d109      	bne.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003590:	4b03      	ldr	r3, [pc, #12]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	4a02      	ldr	r2, [pc, #8]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800359a:	60d3      	str	r3, [r2, #12]
 800359c:	e014      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035ac:	d10c      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3304      	adds	r3, #4
 80035b2:	2101      	movs	r1, #1
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 f867 	bl	8003688 <RCCEx_PLLSAI1_Config>
 80035ba:	4603      	mov	r3, r0
 80035bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035be:	7cfb      	ldrb	r3, [r7, #19]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d02f      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035e2:	4928      	ldr	r1, [pc, #160]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035f2:	d10d      	bne.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3304      	adds	r3, #4
 80035f8:	2102      	movs	r1, #2
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 f844 	bl	8003688 <RCCEx_PLLSAI1_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003604:	7cfb      	ldrb	r3, [r7, #19]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d014      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800360a:	7cfb      	ldrb	r3, [r7, #19]
 800360c:	74bb      	strb	r3, [r7, #18]
 800360e:	e011      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003618:	d10c      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3320      	adds	r3, #32
 800361e:	2102      	movs	r1, #2
 8003620:	4618      	mov	r0, r3
 8003622:	f000 f925 	bl	8003870 <RCCEx_PLLSAI2_Config>
 8003626:	4603      	mov	r3, r0
 8003628:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800362a:	7cfb      	ldrb	r3, [r7, #19]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003630:	7cfb      	ldrb	r3, [r7, #19]
 8003632:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00a      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003640:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003646:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800364e:	490d      	ldr	r1, [pc, #52]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00b      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003662:	4b08      	ldr	r3, [pc, #32]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003668:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003672:	4904      	ldr	r1, [pc, #16]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003674:	4313      	orrs	r3, r2
 8003676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800367a:	7cbb      	ldrb	r3, [r7, #18]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3718      	adds	r7, #24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000

08003688 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003696:	4b75      	ldr	r3, [pc, #468]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d018      	beq.n	80036d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036a2:	4b72      	ldr	r3, [pc, #456]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f003 0203 	and.w	r2, r3, #3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d10d      	bne.n	80036ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
       ||
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d009      	beq.n	80036ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80036ba:	4b6c      	ldr	r3, [pc, #432]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	091b      	lsrs	r3, r3, #4
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	1c5a      	adds	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
       ||
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d047      	beq.n	800375e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	73fb      	strb	r3, [r7, #15]
 80036d2:	e044      	b.n	800375e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d018      	beq.n	800370e <RCCEx_PLLSAI1_Config+0x86>
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d825      	bhi.n	800372c <RCCEx_PLLSAI1_Config+0xa4>
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d002      	beq.n	80036ea <RCCEx_PLLSAI1_Config+0x62>
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d009      	beq.n	80036fc <RCCEx_PLLSAI1_Config+0x74>
 80036e8:	e020      	b.n	800372c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036ea:	4b60      	ldr	r3, [pc, #384]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d11d      	bne.n	8003732 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036fa:	e01a      	b.n	8003732 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036fc:	4b5b      	ldr	r3, [pc, #364]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003704:	2b00      	cmp	r3, #0
 8003706:	d116      	bne.n	8003736 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800370c:	e013      	b.n	8003736 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800370e:	4b57      	ldr	r3, [pc, #348]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10f      	bne.n	800373a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800371a:	4b54      	ldr	r3, [pc, #336]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800372a:	e006      	b.n	800373a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      break;
 8003730:	e004      	b.n	800373c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003732:	bf00      	nop
 8003734:	e002      	b.n	800373c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003736:	bf00      	nop
 8003738:	e000      	b.n	800373c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800373a:	bf00      	nop
    }

    if(status == HAL_OK)
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10d      	bne.n	800375e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003742:	4b4a      	ldr	r3, [pc, #296]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6819      	ldr	r1, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	3b01      	subs	r3, #1
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	430b      	orrs	r3, r1
 8003758:	4944      	ldr	r1, [pc, #272]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800375a:	4313      	orrs	r3, r2
 800375c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d17d      	bne.n	8003860 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003764:	4b41      	ldr	r3, [pc, #260]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a40      	ldr	r2, [pc, #256]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800376a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800376e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003770:	f7fd fbf8 	bl	8000f64 <HAL_GetTick>
 8003774:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003776:	e009      	b.n	800378c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003778:	f7fd fbf4 	bl	8000f64 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d902      	bls.n	800378c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	73fb      	strb	r3, [r7, #15]
        break;
 800378a:	e005      	b.n	8003798 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800378c:	4b37      	ldr	r3, [pc, #220]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ef      	bne.n	8003778 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d160      	bne.n	8003860 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d111      	bne.n	80037c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037a4:	4b31      	ldr	r3, [pc, #196]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80037ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6892      	ldr	r2, [r2, #8]
 80037b4:	0211      	lsls	r1, r2, #8
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	68d2      	ldr	r2, [r2, #12]
 80037ba:	0912      	lsrs	r2, r2, #4
 80037bc:	0452      	lsls	r2, r2, #17
 80037be:	430a      	orrs	r2, r1
 80037c0:	492a      	ldr	r1, [pc, #168]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	610b      	str	r3, [r1, #16]
 80037c6:	e027      	b.n	8003818 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d112      	bne.n	80037f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037ce:	4b27      	ldr	r3, [pc, #156]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80037d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6892      	ldr	r2, [r2, #8]
 80037de:	0211      	lsls	r1, r2, #8
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6912      	ldr	r2, [r2, #16]
 80037e4:	0852      	lsrs	r2, r2, #1
 80037e6:	3a01      	subs	r2, #1
 80037e8:	0552      	lsls	r2, r2, #21
 80037ea:	430a      	orrs	r2, r1
 80037ec:	491f      	ldr	r1, [pc, #124]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	610b      	str	r3, [r1, #16]
 80037f2:	e011      	b.n	8003818 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037f4:	4b1d      	ldr	r3, [pc, #116]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	6892      	ldr	r2, [r2, #8]
 8003804:	0211      	lsls	r1, r2, #8
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6952      	ldr	r2, [r2, #20]
 800380a:	0852      	lsrs	r2, r2, #1
 800380c:	3a01      	subs	r2, #1
 800380e:	0652      	lsls	r2, r2, #25
 8003810:	430a      	orrs	r2, r1
 8003812:	4916      	ldr	r1, [pc, #88]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003814:	4313      	orrs	r3, r2
 8003816:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003818:	4b14      	ldr	r3, [pc, #80]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a13      	ldr	r2, [pc, #76]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800381e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003822:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fd fb9e 	bl	8000f64 <HAL_GetTick>
 8003828:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800382a:	e009      	b.n	8003840 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800382c:	f7fd fb9a 	bl	8000f64 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d902      	bls.n	8003840 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	73fb      	strb	r3, [r7, #15]
          break;
 800383e:	e005      	b.n	800384c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003840:	4b0a      	ldr	r3, [pc, #40]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0ef      	beq.n	800382c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d106      	bne.n	8003860 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003852:	4b06      	ldr	r3, [pc, #24]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003854:	691a      	ldr	r2, [r3, #16]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	4904      	ldr	r1, [pc, #16]	@ (800386c <RCCEx_PLLSAI1_Config+0x1e4>)
 800385c:	4313      	orrs	r3, r2
 800385e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003860:	7bfb      	ldrb	r3, [r7, #15]
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40021000 	.word	0x40021000

08003870 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800387e:	4b6a      	ldr	r3, [pc, #424]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d018      	beq.n	80038bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800388a:	4b67      	ldr	r3, [pc, #412]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f003 0203 	and.w	r2, r3, #3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d10d      	bne.n	80038b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
       ||
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d009      	beq.n	80038b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80038a2:	4b61      	ldr	r3, [pc, #388]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	1c5a      	adds	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
       ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d047      	beq.n	8003946 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
 80038ba:	e044      	b.n	8003946 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b03      	cmp	r3, #3
 80038c2:	d018      	beq.n	80038f6 <RCCEx_PLLSAI2_Config+0x86>
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d825      	bhi.n	8003914 <RCCEx_PLLSAI2_Config+0xa4>
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d002      	beq.n	80038d2 <RCCEx_PLLSAI2_Config+0x62>
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d009      	beq.n	80038e4 <RCCEx_PLLSAI2_Config+0x74>
 80038d0:	e020      	b.n	8003914 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038d2:	4b55      	ldr	r3, [pc, #340]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d11d      	bne.n	800391a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e2:	e01a      	b.n	800391a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038e4:	4b50      	ldr	r3, [pc, #320]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d116      	bne.n	800391e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f4:	e013      	b.n	800391e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10f      	bne.n	8003922 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003902:	4b49      	ldr	r3, [pc, #292]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003912:	e006      	b.n	8003922 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      break;
 8003918:	e004      	b.n	8003924 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800391a:	bf00      	nop
 800391c:	e002      	b.n	8003924 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800391e:	bf00      	nop
 8003920:	e000      	b.n	8003924 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003922:	bf00      	nop
    }

    if(status == HAL_OK)
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10d      	bne.n	8003946 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800392a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6819      	ldr	r1, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	3b01      	subs	r3, #1
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	430b      	orrs	r3, r1
 8003940:	4939      	ldr	r1, [pc, #228]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003942:	4313      	orrs	r3, r2
 8003944:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d167      	bne.n	8003a1c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800394c:	4b36      	ldr	r3, [pc, #216]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a35      	ldr	r2, [pc, #212]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003958:	f7fd fb04 	bl	8000f64 <HAL_GetTick>
 800395c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800395e:	e009      	b.n	8003974 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003960:	f7fd fb00 	bl	8000f64 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d902      	bls.n	8003974 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	73fb      	strb	r3, [r7, #15]
        break;
 8003972:	e005      	b.n	8003980 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003974:	4b2c      	ldr	r3, [pc, #176]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1ef      	bne.n	8003960 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d14a      	bne.n	8003a1c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d111      	bne.n	80039b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800398c:	4b26      	ldr	r3, [pc, #152]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003994:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6892      	ldr	r2, [r2, #8]
 800399c:	0211      	lsls	r1, r2, #8
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	68d2      	ldr	r2, [r2, #12]
 80039a2:	0912      	lsrs	r2, r2, #4
 80039a4:	0452      	lsls	r2, r2, #17
 80039a6:	430a      	orrs	r2, r1
 80039a8:	491f      	ldr	r1, [pc, #124]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	614b      	str	r3, [r1, #20]
 80039ae:	e011      	b.n	80039d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6892      	ldr	r2, [r2, #8]
 80039c0:	0211      	lsls	r1, r2, #8
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6912      	ldr	r2, [r2, #16]
 80039c6:	0852      	lsrs	r2, r2, #1
 80039c8:	3a01      	subs	r2, #1
 80039ca:	0652      	lsls	r2, r2, #25
 80039cc:	430a      	orrs	r2, r1
 80039ce:	4916      	ldr	r1, [pc, #88]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80039d4:	4b14      	ldr	r3, [pc, #80]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a13      	ldr	r2, [pc, #76]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e0:	f7fd fac0 	bl	8000f64 <HAL_GetTick>
 80039e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039e6:	e009      	b.n	80039fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039e8:	f7fd fabc 	bl	8000f64 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d902      	bls.n	80039fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	73fb      	strb	r3, [r7, #15]
          break;
 80039fa:	e005      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0ef      	beq.n	80039e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d106      	bne.n	8003a1c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	4904      	ldr	r1, [pc, #16]	@ (8003a28 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40021000 	.word	0x40021000

08003a2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e040      	b.n	8003ac0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d106      	bne.n	8003a54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f7fd f930 	bl	8000cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2224      	movs	r2, #36	@ 0x24
 8003a58:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 ff16 	bl	80048a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 fc5b 	bl	8004334 <UART_SetConfig>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e01b      	b.n	8003ac0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689a      	ldr	r2, [r3, #8]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003aa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 ff95 	bl	80049e8 <UART_CheckIdleState>
 8003abe:	4603      	mov	r3, r0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08a      	sub	sp, #40	@ 0x28
 8003acc:	af02      	add	r7, sp, #8
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	603b      	str	r3, [r7, #0]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	d177      	bne.n	8003bd0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <HAL_UART_Transmit+0x24>
 8003ae6:	88fb      	ldrh	r3, [r7, #6]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e070      	b.n	8003bd2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2221      	movs	r2, #33	@ 0x21
 8003afc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003afe:	f7fd fa31 	bl	8000f64 <HAL_GetTick>
 8003b02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	88fa      	ldrh	r2, [r7, #6]
 8003b08:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	88fa      	ldrh	r2, [r7, #6]
 8003b10:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b1c:	d108      	bne.n	8003b30 <HAL_UART_Transmit+0x68>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d104      	bne.n	8003b30 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003b26:	2300      	movs	r3, #0
 8003b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	61bb      	str	r3, [r7, #24]
 8003b2e:	e003      	b.n	8003b38 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b38:	e02f      	b.n	8003b9a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2200      	movs	r2, #0
 8003b42:	2180      	movs	r1, #128	@ 0x80
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 fff7 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d004      	beq.n	8003b5a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e03b      	b.n	8003bd2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d10b      	bne.n	8003b78 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	881a      	ldrh	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b6c:	b292      	uxth	r2, r2
 8003b6e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	3302      	adds	r3, #2
 8003b74:	61bb      	str	r3, [r7, #24]
 8003b76:	e007      	b.n	8003b88 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	781a      	ldrb	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	3301      	adds	r3, #1
 8003b86:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1c9      	bne.n	8003b3a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2200      	movs	r2, #0
 8003bae:	2140      	movs	r1, #64	@ 0x40
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 ffc1 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d004      	beq.n	8003bc6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e005      	b.n	8003bd2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	e000      	b.n	8003bd2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003bd0:	2302      	movs	r3, #2
  }
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3720      	adds	r7, #32
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08a      	sub	sp, #40	@ 0x28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	4613      	mov	r3, r2
 8003be8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d165      	bne.n	8003cbe <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d002      	beq.n	8003bfe <HAL_UART_Transmit_DMA+0x22>
 8003bf8:	88fb      	ldrh	r3, [r7, #6]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e05e      	b.n	8003cc0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	88fa      	ldrh	r2, [r7, #6]
 8003c0c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	88fa      	ldrh	r2, [r7, #6]
 8003c14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2221      	movs	r2, #33	@ 0x21
 8003c24:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d027      	beq.n	8003c7e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a25      	ldr	r2, [pc, #148]	@ (8003cc8 <HAL_UART_Transmit_DMA+0xec>)
 8003c34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	4a24      	ldr	r2, [pc, #144]	@ (8003ccc <HAL_UART_Transmit_DMA+0xf0>)
 8003c3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	4a23      	ldr	r2, [pc, #140]	@ (8003cd0 <HAL_UART_Transmit_DMA+0xf4>)
 8003c44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c56:	4619      	mov	r1, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	3328      	adds	r3, #40	@ 0x28
 8003c5e:	461a      	mov	r2, r3
 8003c60:	88fb      	ldrh	r3, [r7, #6]
 8003c62:	f7fe f843 	bl	8001cec <HAL_DMA_Start_IT>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d008      	beq.n	8003c7e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2210      	movs	r2, #16
 8003c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2220      	movs	r2, #32
 8003c78:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e020      	b.n	8003cc0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2240      	movs	r2, #64	@ 0x40
 8003c84:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3308      	adds	r3, #8
 8003c8c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	613b      	str	r3, [r7, #16]
   return(result);
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3308      	adds	r3, #8
 8003ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca6:	623a      	str	r2, [r7, #32]
 8003ca8:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	69f9      	ldr	r1, [r7, #28]
 8003cac:	6a3a      	ldr	r2, [r7, #32]
 8003cae:	e841 2300 	strex	r3, r2, [r1]
 8003cb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1e5      	bne.n	8003c86 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	e000      	b.n	8003cc0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8003cbe:	2302      	movs	r3, #2
  }
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3728      	adds	r7, #40	@ 0x28
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	08004d27 	.word	0x08004d27
 8003ccc:	08004dc1 	.word	0x08004dc1
 8003cd0:	08004ddd 	.word	0x08004ddd

08003cd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b0ba      	sub	sp, #232	@ 0xe8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cfa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003cfe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003d02:	4013      	ands	r3, r2
 8003d04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003d08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d115      	bne.n	8003d3c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d14:	f003 0320 	and.w	r3, r3, #32
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00f      	beq.n	8003d3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d009      	beq.n	8003d3c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 82ca 	beq.w	80042c6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	4798      	blx	r3
      }
      return;
 8003d3a:	e2c4      	b.n	80042c6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003d3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8117 	beq.w	8003f74 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d106      	bne.n	8003d60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003d52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003d56:	4b85      	ldr	r3, [pc, #532]	@ (8003f6c <HAL_UART_IRQHandler+0x298>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 810a 	beq.w	8003f74 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d011      	beq.n	8003d90 <HAL_UART_IRQHandler+0xbc>
 8003d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00b      	beq.n	8003d90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d86:	f043 0201 	orr.w	r2, r3, #1
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d011      	beq.n	8003dc0 <HAL_UART_IRQHandler+0xec>
 8003d9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00b      	beq.n	8003dc0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2202      	movs	r2, #2
 8003dae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003db6:	f043 0204 	orr.w	r2, r3, #4
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003dc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc4:	f003 0304 	and.w	r3, r3, #4
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d011      	beq.n	8003df0 <HAL_UART_IRQHandler+0x11c>
 8003dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00b      	beq.n	8003df0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2204      	movs	r2, #4
 8003dde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003de6:	f043 0202 	orr.w	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d017      	beq.n	8003e2c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d105      	bne.n	8003e14 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003e08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e0c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00b      	beq.n	8003e2c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2208      	movs	r2, #8
 8003e1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e22:	f043 0208 	orr.w	r2, r3, #8
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d012      	beq.n	8003e5e <HAL_UART_IRQHandler+0x18a>
 8003e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00c      	beq.n	8003e5e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e54:	f043 0220 	orr.w	r2, r3, #32
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 8230 	beq.w	80042ca <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e6e:	f003 0320 	and.w	r3, r3, #32
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00d      	beq.n	8003e92 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e7a:	f003 0320 	and.w	r3, r3, #32
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d007      	beq.n	8003e92 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea6:	2b40      	cmp	r3, #64	@ 0x40
 8003ea8:	d005      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d04f      	beq.n	8003f56 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fed1 	bl	8004c5e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec6:	2b40      	cmp	r3, #64	@ 0x40
 8003ec8:	d141      	bne.n	8003f4e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3308      	adds	r3, #8
 8003ed0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ed8:	e853 3f00 	ldrex	r3, [r3]
 8003edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ee0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3308      	adds	r3, #8
 8003ef2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ef6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003efa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f06:	e841 2300 	strex	r3, r2, [r1]
 8003f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1d9      	bne.n	8003eca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d013      	beq.n	8003f46 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f22:	4a13      	ldr	r2, [pc, #76]	@ (8003f70 <HAL_UART_IRQHandler+0x29c>)
 8003f24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fd ff7c 	bl	8001e28 <HAL_DMA_Abort_IT>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d017      	beq.n	8003f66 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003f40:	4610      	mov	r0, r2
 8003f42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f44:	e00f      	b.n	8003f66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f9de 	bl	8004308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f4c:	e00b      	b.n	8003f66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f9da 	bl	8004308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f54:	e007      	b.n	8003f66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f9d6 	bl	8004308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003f64:	e1b1      	b.n	80042ca <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f66:	bf00      	nop
    return;
 8003f68:	e1af      	b.n	80042ca <HAL_UART_IRQHandler+0x5f6>
 8003f6a:	bf00      	nop
 8003f6c:	04000120 	.word	0x04000120
 8003f70:	08004e5b 	.word	0x08004e5b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	f040 816a 	bne.w	8004252 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 8163 	beq.w	8004252 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f90:	f003 0310 	and.w	r3, r3, #16
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 815c 	beq.w	8004252 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2210      	movs	r2, #16
 8003fa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fac:	2b40      	cmp	r3, #64	@ 0x40
 8003fae:	f040 80d4 	bne.w	800415a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fbe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 80ad 	beq.w	8004122 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003fce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	f080 80a5 	bcs.w	8004122 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003fde:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0320 	and.w	r3, r3, #32
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f040 8086 	bne.w	8004100 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004000:	e853 3f00 	ldrex	r3, [r3]
 8004004:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004008:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800400c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004010:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	461a      	mov	r2, r3
 800401a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800401e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004022:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800402a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800402e:	e841 2300 	strex	r3, r2, [r1]
 8004032:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1da      	bne.n	8003ff4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3308      	adds	r3, #8
 8004044:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004048:	e853 3f00 	ldrex	r3, [r3]
 800404c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800404e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004050:	f023 0301 	bic.w	r3, r3, #1
 8004054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3308      	adds	r3, #8
 800405e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004062:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004066:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004068:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800406a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800406e:	e841 2300 	strex	r3, r2, [r1]
 8004072:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004074:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1e1      	bne.n	800403e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3308      	adds	r3, #8
 8004080:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004084:	e853 3f00 	ldrex	r3, [r3]
 8004088:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800408a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800408c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3308      	adds	r3, #8
 800409a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800409e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040a6:	e841 2300 	strex	r3, r2, [r1]
 80040aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1e3      	bne.n	800407a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040c8:	e853 3f00 	ldrex	r3, [r3]
 80040cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040d0:	f023 0310 	bic.w	r3, r3, #16
 80040d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80040e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80040f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1e4      	bne.n	80040c0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fd fe56 	bl	8001dac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004112:	b29b      	uxth	r3, r3
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	b29b      	uxth	r3, r3
 8004118:	4619      	mov	r1, r3
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f8fe 	bl	800431c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004120:	e0d5      	b.n	80042ce <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004128:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800412c:	429a      	cmp	r2, r3
 800412e:	f040 80ce 	bne.w	80042ce <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0320 	and.w	r3, r3, #32
 800413e:	2b20      	cmp	r3, #32
 8004140:	f040 80c5 	bne.w	80042ce <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004150:	4619      	mov	r1, r3
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8e2 	bl	800431c <HAL_UARTEx_RxEventCallback>
      return;
 8004158:	e0b9      	b.n	80042ce <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004166:	b29b      	uxth	r3, r3
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 80ab 	beq.w	80042d2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800417c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 80a6 	beq.w	80042d2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418e:	e853 3f00 	ldrex	r3, [r3]
 8004192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004196:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800419a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80041a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80041aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b0:	e841 2300 	strex	r3, r2, [r1]
 80041b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1e4      	bne.n	8004186 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3308      	adds	r3, #8
 80041c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c6:	e853 3f00 	ldrex	r3, [r3]
 80041ca:	623b      	str	r3, [r7, #32]
   return(result);
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	f023 0301 	bic.w	r3, r3, #1
 80041d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3308      	adds	r3, #8
 80041dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041e0:	633a      	str	r2, [r7, #48]	@ 0x30
 80041e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041e8:	e841 2300 	strex	r3, r2, [r1]
 80041ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1e3      	bne.n	80041bc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2220      	movs	r2, #32
 80041f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	60fb      	str	r3, [r7, #12]
   return(result);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f023 0310 	bic.w	r3, r3, #16
 800421c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800422a:	61fb      	str	r3, [r7, #28]
 800422c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422e:	69b9      	ldr	r1, [r7, #24]
 8004230:	69fa      	ldr	r2, [r7, #28]
 8004232:	e841 2300 	strex	r3, r2, [r1]
 8004236:	617b      	str	r3, [r7, #20]
   return(result);
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1e4      	bne.n	8004208 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004244:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004248:	4619      	mov	r1, r3
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f866 	bl	800431c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004250:	e03f      	b.n	80042d2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00e      	beq.n	800427c <HAL_UART_IRQHandler+0x5a8>
 800425e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004262:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004272:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 fe30 	bl	8004eda <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800427a:	e02d      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800427c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00e      	beq.n	80042a6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800428c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01c      	beq.n	80042d6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
    }
    return;
 80042a4:	e017      	b.n	80042d6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d012      	beq.n	80042d8 <HAL_UART_IRQHandler+0x604>
 80042b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00c      	beq.n	80042d8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fde1 	bl	8004e86 <UART_EndTransmit_IT>
    return;
 80042c4:	e008      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
      return;
 80042c6:	bf00      	nop
 80042c8:	e006      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
    return;
 80042ca:	bf00      	nop
 80042cc:	e004      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
      return;
 80042ce:	bf00      	nop
 80042d0:	e002      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
      return;
 80042d2:	bf00      	nop
 80042d4:	e000      	b.n	80042d8 <HAL_UART_IRQHandler+0x604>
    return;
 80042d6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80042d8:	37e8      	adds	r7, #232	@ 0xe8
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop

080042e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	460b      	mov	r3, r1
 8004326:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004338:	b08a      	sub	sp, #40	@ 0x28
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	431a      	orrs	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	431a      	orrs	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	4313      	orrs	r3, r2
 800435a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	4ba4      	ldr	r3, [pc, #656]	@ (80045f4 <UART_SetConfig+0x2c0>)
 8004364:	4013      	ands	r3, r2
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	6812      	ldr	r2, [r2, #0]
 800436a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800436c:	430b      	orrs	r3, r1
 800436e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a99      	ldr	r2, [pc, #612]	@ (80045f8 <UART_SetConfig+0x2c4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d004      	beq.n	80043a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800439c:	4313      	orrs	r3, r2
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b0:	430a      	orrs	r2, r1
 80043b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a90      	ldr	r2, [pc, #576]	@ (80045fc <UART_SetConfig+0x2c8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d126      	bne.n	800440c <UART_SetConfig+0xd8>
 80043be:	4b90      	ldr	r3, [pc, #576]	@ (8004600 <UART_SetConfig+0x2cc>)
 80043c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c4:	f003 0303 	and.w	r3, r3, #3
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d81b      	bhi.n	8004404 <UART_SetConfig+0xd0>
 80043cc:	a201      	add	r2, pc, #4	@ (adr r2, 80043d4 <UART_SetConfig+0xa0>)
 80043ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d2:	bf00      	nop
 80043d4:	080043e5 	.word	0x080043e5
 80043d8:	080043f5 	.word	0x080043f5
 80043dc:	080043ed 	.word	0x080043ed
 80043e0:	080043fd 	.word	0x080043fd
 80043e4:	2301      	movs	r3, #1
 80043e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ea:	e116      	b.n	800461a <UART_SetConfig+0x2e6>
 80043ec:	2302      	movs	r3, #2
 80043ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043f2:	e112      	b.n	800461a <UART_SetConfig+0x2e6>
 80043f4:	2304      	movs	r3, #4
 80043f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043fa:	e10e      	b.n	800461a <UART_SetConfig+0x2e6>
 80043fc:	2308      	movs	r3, #8
 80043fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004402:	e10a      	b.n	800461a <UART_SetConfig+0x2e6>
 8004404:	2310      	movs	r3, #16
 8004406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800440a:	e106      	b.n	800461a <UART_SetConfig+0x2e6>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a7c      	ldr	r2, [pc, #496]	@ (8004604 <UART_SetConfig+0x2d0>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d138      	bne.n	8004488 <UART_SetConfig+0x154>
 8004416:	4b7a      	ldr	r3, [pc, #488]	@ (8004600 <UART_SetConfig+0x2cc>)
 8004418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441c:	f003 030c 	and.w	r3, r3, #12
 8004420:	2b0c      	cmp	r3, #12
 8004422:	d82d      	bhi.n	8004480 <UART_SetConfig+0x14c>
 8004424:	a201      	add	r2, pc, #4	@ (adr r2, 800442c <UART_SetConfig+0xf8>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	08004461 	.word	0x08004461
 8004430:	08004481 	.word	0x08004481
 8004434:	08004481 	.word	0x08004481
 8004438:	08004481 	.word	0x08004481
 800443c:	08004471 	.word	0x08004471
 8004440:	08004481 	.word	0x08004481
 8004444:	08004481 	.word	0x08004481
 8004448:	08004481 	.word	0x08004481
 800444c:	08004469 	.word	0x08004469
 8004450:	08004481 	.word	0x08004481
 8004454:	08004481 	.word	0x08004481
 8004458:	08004481 	.word	0x08004481
 800445c:	08004479 	.word	0x08004479
 8004460:	2300      	movs	r3, #0
 8004462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004466:	e0d8      	b.n	800461a <UART_SetConfig+0x2e6>
 8004468:	2302      	movs	r3, #2
 800446a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800446e:	e0d4      	b.n	800461a <UART_SetConfig+0x2e6>
 8004470:	2304      	movs	r3, #4
 8004472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004476:	e0d0      	b.n	800461a <UART_SetConfig+0x2e6>
 8004478:	2308      	movs	r3, #8
 800447a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800447e:	e0cc      	b.n	800461a <UART_SetConfig+0x2e6>
 8004480:	2310      	movs	r3, #16
 8004482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004486:	e0c8      	b.n	800461a <UART_SetConfig+0x2e6>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a5e      	ldr	r2, [pc, #376]	@ (8004608 <UART_SetConfig+0x2d4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d125      	bne.n	80044de <UART_SetConfig+0x1aa>
 8004492:	4b5b      	ldr	r3, [pc, #364]	@ (8004600 <UART_SetConfig+0x2cc>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800449c:	2b30      	cmp	r3, #48	@ 0x30
 800449e:	d016      	beq.n	80044ce <UART_SetConfig+0x19a>
 80044a0:	2b30      	cmp	r3, #48	@ 0x30
 80044a2:	d818      	bhi.n	80044d6 <UART_SetConfig+0x1a2>
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	d00a      	beq.n	80044be <UART_SetConfig+0x18a>
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	d814      	bhi.n	80044d6 <UART_SetConfig+0x1a2>
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <UART_SetConfig+0x182>
 80044b0:	2b10      	cmp	r3, #16
 80044b2:	d008      	beq.n	80044c6 <UART_SetConfig+0x192>
 80044b4:	e00f      	b.n	80044d6 <UART_SetConfig+0x1a2>
 80044b6:	2300      	movs	r3, #0
 80044b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044bc:	e0ad      	b.n	800461a <UART_SetConfig+0x2e6>
 80044be:	2302      	movs	r3, #2
 80044c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c4:	e0a9      	b.n	800461a <UART_SetConfig+0x2e6>
 80044c6:	2304      	movs	r3, #4
 80044c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044cc:	e0a5      	b.n	800461a <UART_SetConfig+0x2e6>
 80044ce:	2308      	movs	r3, #8
 80044d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d4:	e0a1      	b.n	800461a <UART_SetConfig+0x2e6>
 80044d6:	2310      	movs	r3, #16
 80044d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044dc:	e09d      	b.n	800461a <UART_SetConfig+0x2e6>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a4a      	ldr	r2, [pc, #296]	@ (800460c <UART_SetConfig+0x2d8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d125      	bne.n	8004534 <UART_SetConfig+0x200>
 80044e8:	4b45      	ldr	r3, [pc, #276]	@ (8004600 <UART_SetConfig+0x2cc>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80044f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f4:	d016      	beq.n	8004524 <UART_SetConfig+0x1f0>
 80044f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f8:	d818      	bhi.n	800452c <UART_SetConfig+0x1f8>
 80044fa:	2b80      	cmp	r3, #128	@ 0x80
 80044fc:	d00a      	beq.n	8004514 <UART_SetConfig+0x1e0>
 80044fe:	2b80      	cmp	r3, #128	@ 0x80
 8004500:	d814      	bhi.n	800452c <UART_SetConfig+0x1f8>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <UART_SetConfig+0x1d8>
 8004506:	2b40      	cmp	r3, #64	@ 0x40
 8004508:	d008      	beq.n	800451c <UART_SetConfig+0x1e8>
 800450a:	e00f      	b.n	800452c <UART_SetConfig+0x1f8>
 800450c:	2300      	movs	r3, #0
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004512:	e082      	b.n	800461a <UART_SetConfig+0x2e6>
 8004514:	2302      	movs	r3, #2
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800451a:	e07e      	b.n	800461a <UART_SetConfig+0x2e6>
 800451c:	2304      	movs	r3, #4
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004522:	e07a      	b.n	800461a <UART_SetConfig+0x2e6>
 8004524:	2308      	movs	r3, #8
 8004526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800452a:	e076      	b.n	800461a <UART_SetConfig+0x2e6>
 800452c:	2310      	movs	r3, #16
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004532:	e072      	b.n	800461a <UART_SetConfig+0x2e6>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a35      	ldr	r2, [pc, #212]	@ (8004610 <UART_SetConfig+0x2dc>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d12a      	bne.n	8004594 <UART_SetConfig+0x260>
 800453e:	4b30      	ldr	r3, [pc, #192]	@ (8004600 <UART_SetConfig+0x2cc>)
 8004540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004544:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004548:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800454c:	d01a      	beq.n	8004584 <UART_SetConfig+0x250>
 800454e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004552:	d81b      	bhi.n	800458c <UART_SetConfig+0x258>
 8004554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004558:	d00c      	beq.n	8004574 <UART_SetConfig+0x240>
 800455a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455e:	d815      	bhi.n	800458c <UART_SetConfig+0x258>
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <UART_SetConfig+0x238>
 8004564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004568:	d008      	beq.n	800457c <UART_SetConfig+0x248>
 800456a:	e00f      	b.n	800458c <UART_SetConfig+0x258>
 800456c:	2300      	movs	r3, #0
 800456e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004572:	e052      	b.n	800461a <UART_SetConfig+0x2e6>
 8004574:	2302      	movs	r3, #2
 8004576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800457a:	e04e      	b.n	800461a <UART_SetConfig+0x2e6>
 800457c:	2304      	movs	r3, #4
 800457e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004582:	e04a      	b.n	800461a <UART_SetConfig+0x2e6>
 8004584:	2308      	movs	r3, #8
 8004586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800458a:	e046      	b.n	800461a <UART_SetConfig+0x2e6>
 800458c:	2310      	movs	r3, #16
 800458e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004592:	e042      	b.n	800461a <UART_SetConfig+0x2e6>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a17      	ldr	r2, [pc, #92]	@ (80045f8 <UART_SetConfig+0x2c4>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d13a      	bne.n	8004614 <UART_SetConfig+0x2e0>
 800459e:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <UART_SetConfig+0x2cc>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80045a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045ac:	d01a      	beq.n	80045e4 <UART_SetConfig+0x2b0>
 80045ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045b2:	d81b      	bhi.n	80045ec <UART_SetConfig+0x2b8>
 80045b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045b8:	d00c      	beq.n	80045d4 <UART_SetConfig+0x2a0>
 80045ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045be:	d815      	bhi.n	80045ec <UART_SetConfig+0x2b8>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <UART_SetConfig+0x298>
 80045c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045c8:	d008      	beq.n	80045dc <UART_SetConfig+0x2a8>
 80045ca:	e00f      	b.n	80045ec <UART_SetConfig+0x2b8>
 80045cc:	2300      	movs	r3, #0
 80045ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d2:	e022      	b.n	800461a <UART_SetConfig+0x2e6>
 80045d4:	2302      	movs	r3, #2
 80045d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045da:	e01e      	b.n	800461a <UART_SetConfig+0x2e6>
 80045dc:	2304      	movs	r3, #4
 80045de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e2:	e01a      	b.n	800461a <UART_SetConfig+0x2e6>
 80045e4:	2308      	movs	r3, #8
 80045e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ea:	e016      	b.n	800461a <UART_SetConfig+0x2e6>
 80045ec:	2310      	movs	r3, #16
 80045ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045f2:	e012      	b.n	800461a <UART_SetConfig+0x2e6>
 80045f4:	efff69f3 	.word	0xefff69f3
 80045f8:	40008000 	.word	0x40008000
 80045fc:	40013800 	.word	0x40013800
 8004600:	40021000 	.word	0x40021000
 8004604:	40004400 	.word	0x40004400
 8004608:	40004800 	.word	0x40004800
 800460c:	40004c00 	.word	0x40004c00
 8004610:	40005000 	.word	0x40005000
 8004614:	2310      	movs	r3, #16
 8004616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a9f      	ldr	r2, [pc, #636]	@ (800489c <UART_SetConfig+0x568>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d17a      	bne.n	800471a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004624:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004628:	2b08      	cmp	r3, #8
 800462a:	d824      	bhi.n	8004676 <UART_SetConfig+0x342>
 800462c:	a201      	add	r2, pc, #4	@ (adr r2, 8004634 <UART_SetConfig+0x300>)
 800462e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004632:	bf00      	nop
 8004634:	08004659 	.word	0x08004659
 8004638:	08004677 	.word	0x08004677
 800463c:	08004661 	.word	0x08004661
 8004640:	08004677 	.word	0x08004677
 8004644:	08004667 	.word	0x08004667
 8004648:	08004677 	.word	0x08004677
 800464c:	08004677 	.word	0x08004677
 8004650:	08004677 	.word	0x08004677
 8004654:	0800466f 	.word	0x0800466f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004658:	f7fe fca0 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 800465c:	61f8      	str	r0, [r7, #28]
        break;
 800465e:	e010      	b.n	8004682 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004660:	4b8f      	ldr	r3, [pc, #572]	@ (80048a0 <UART_SetConfig+0x56c>)
 8004662:	61fb      	str	r3, [r7, #28]
        break;
 8004664:	e00d      	b.n	8004682 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004666:	f7fe fc01 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 800466a:	61f8      	str	r0, [r7, #28]
        break;
 800466c:	e009      	b.n	8004682 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800466e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004672:	61fb      	str	r3, [r7, #28]
        break;
 8004674:	e005      	b.n	8004682 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004680:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 80fb 	beq.w	8004880 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	4413      	add	r3, r2
 8004694:	69fa      	ldr	r2, [r7, #28]
 8004696:	429a      	cmp	r2, r3
 8004698:	d305      	bcc.n	80046a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d903      	bls.n	80046ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80046ac:	e0e8      	b.n	8004880 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	2200      	movs	r2, #0
 80046b2:	461c      	mov	r4, r3
 80046b4:	4615      	mov	r5, r2
 80046b6:	f04f 0200 	mov.w	r2, #0
 80046ba:	f04f 0300 	mov.w	r3, #0
 80046be:	022b      	lsls	r3, r5, #8
 80046c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80046c4:	0222      	lsls	r2, r4, #8
 80046c6:	68f9      	ldr	r1, [r7, #12]
 80046c8:	6849      	ldr	r1, [r1, #4]
 80046ca:	0849      	lsrs	r1, r1, #1
 80046cc:	2000      	movs	r0, #0
 80046ce:	4688      	mov	r8, r1
 80046d0:	4681      	mov	r9, r0
 80046d2:	eb12 0a08 	adds.w	sl, r2, r8
 80046d6:	eb43 0b09 	adc.w	fp, r3, r9
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	603b      	str	r3, [r7, #0]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046e8:	4650      	mov	r0, sl
 80046ea:	4659      	mov	r1, fp
 80046ec:	f7fb fd6c 	bl	80001c8 <__aeabi_uldivmod>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4613      	mov	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046fe:	d308      	bcc.n	8004712 <UART_SetConfig+0x3de>
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004706:	d204      	bcs.n	8004712 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	69ba      	ldr	r2, [r7, #24]
 800470e:	60da      	str	r2, [r3, #12]
 8004710:	e0b6      	b.n	8004880 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004718:	e0b2      	b.n	8004880 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004722:	d15e      	bne.n	80047e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004724:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004728:	2b08      	cmp	r3, #8
 800472a:	d828      	bhi.n	800477e <UART_SetConfig+0x44a>
 800472c:	a201      	add	r2, pc, #4	@ (adr r2, 8004734 <UART_SetConfig+0x400>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	08004759 	.word	0x08004759
 8004738:	08004761 	.word	0x08004761
 800473c:	08004769 	.word	0x08004769
 8004740:	0800477f 	.word	0x0800477f
 8004744:	0800476f 	.word	0x0800476f
 8004748:	0800477f 	.word	0x0800477f
 800474c:	0800477f 	.word	0x0800477f
 8004750:	0800477f 	.word	0x0800477f
 8004754:	08004777 	.word	0x08004777
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004758:	f7fe fc20 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 800475c:	61f8      	str	r0, [r7, #28]
        break;
 800475e:	e014      	b.n	800478a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004760:	f7fe fc32 	bl	8002fc8 <HAL_RCC_GetPCLK2Freq>
 8004764:	61f8      	str	r0, [r7, #28]
        break;
 8004766:	e010      	b.n	800478a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004768:	4b4d      	ldr	r3, [pc, #308]	@ (80048a0 <UART_SetConfig+0x56c>)
 800476a:	61fb      	str	r3, [r7, #28]
        break;
 800476c:	e00d      	b.n	800478a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800476e:	f7fe fb7d 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8004772:	61f8      	str	r0, [r7, #28]
        break;
 8004774:	e009      	b.n	800478a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004776:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800477a:	61fb      	str	r3, [r7, #28]
        break;
 800477c:	e005      	b.n	800478a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004788:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d077      	beq.n	8004880 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	005a      	lsls	r2, r3, #1
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	085b      	lsrs	r3, r3, #1
 800479a:	441a      	add	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b0f      	cmp	r3, #15
 80047aa:	d916      	bls.n	80047da <UART_SetConfig+0x4a6>
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047b2:	d212      	bcs.n	80047da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	f023 030f 	bic.w	r3, r3, #15
 80047bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	085b      	lsrs	r3, r3, #1
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	8afb      	ldrh	r3, [r7, #22]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	8afa      	ldrh	r2, [r7, #22]
 80047d6:	60da      	str	r2, [r3, #12]
 80047d8:	e052      	b.n	8004880 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80047e0:	e04e      	b.n	8004880 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d827      	bhi.n	800483a <UART_SetConfig+0x506>
 80047ea:	a201      	add	r2, pc, #4	@ (adr r2, 80047f0 <UART_SetConfig+0x4bc>)
 80047ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f0:	08004815 	.word	0x08004815
 80047f4:	0800481d 	.word	0x0800481d
 80047f8:	08004825 	.word	0x08004825
 80047fc:	0800483b 	.word	0x0800483b
 8004800:	0800482b 	.word	0x0800482b
 8004804:	0800483b 	.word	0x0800483b
 8004808:	0800483b 	.word	0x0800483b
 800480c:	0800483b 	.word	0x0800483b
 8004810:	08004833 	.word	0x08004833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004814:	f7fe fbc2 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 8004818:	61f8      	str	r0, [r7, #28]
        break;
 800481a:	e014      	b.n	8004846 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800481c:	f7fe fbd4 	bl	8002fc8 <HAL_RCC_GetPCLK2Freq>
 8004820:	61f8      	str	r0, [r7, #28]
        break;
 8004822:	e010      	b.n	8004846 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004824:	4b1e      	ldr	r3, [pc, #120]	@ (80048a0 <UART_SetConfig+0x56c>)
 8004826:	61fb      	str	r3, [r7, #28]
        break;
 8004828:	e00d      	b.n	8004846 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800482a:	f7fe fb1f 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 800482e:	61f8      	str	r0, [r7, #28]
        break;
 8004830:	e009      	b.n	8004846 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004836:	61fb      	str	r3, [r7, #28]
        break;
 8004838:	e005      	b.n	8004846 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800483a:	2300      	movs	r3, #0
 800483c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004844:	bf00      	nop
    }

    if (pclk != 0U)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d019      	beq.n	8004880 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	085a      	lsrs	r2, r3, #1
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	441a      	add	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	fbb2 f3f3 	udiv	r3, r2, r3
 800485e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	2b0f      	cmp	r3, #15
 8004864:	d909      	bls.n	800487a <UART_SetConfig+0x546>
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800486c:	d205      	bcs.n	800487a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	b29a      	uxth	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	60da      	str	r2, [r3, #12]
 8004878:	e002      	b.n	8004880 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800488c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004890:	4618      	mov	r0, r3
 8004892:	3728      	adds	r7, #40	@ 0x28
 8004894:	46bd      	mov	sp, r7
 8004896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800489a:	bf00      	nop
 800489c:	40008000 	.word	0x40008000
 80048a0:	00f42400 	.word	0x00f42400

080048a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00a      	beq.n	80048ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004980:	2b00      	cmp	r3, #0
 8004982:	d01a      	beq.n	80049ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049a2:	d10a      	bne.n	80049ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00a      	beq.n	80049dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	605a      	str	r2, [r3, #4]
  }
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b098      	sub	sp, #96	@ 0x60
 80049ec:	af02      	add	r7, sp, #8
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049f8:	f7fc fab4 	bl	8000f64 <HAL_GetTick>
 80049fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	d12e      	bne.n	8004a6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a14:	2200      	movs	r2, #0
 8004a16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f88c 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d021      	beq.n	8004a6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	e853 3f00 	ldrex	r3, [r3]
 8004a32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e6      	bne.n	8004a26 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e062      	b.n	8004b30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d149      	bne.n	8004b0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a80:	2200      	movs	r2, #0
 8004a82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f856 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d03c      	beq.n	8004b0c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9a:	e853 3f00 	ldrex	r3, [r3]
 8004a9e:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa0:	6a3b      	ldr	r3, [r7, #32]
 8004aa2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	461a      	mov	r2, r3
 8004aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ab0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ab2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ab6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab8:	e841 2300 	strex	r3, r2, [r1]
 8004abc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1e6      	bne.n	8004a92 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3308      	adds	r3, #8
 8004aca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f023 0301 	bic.w	r3, r3, #1
 8004ada:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	3308      	adds	r3, #8
 8004ae2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ae4:	61fa      	str	r2, [r7, #28]
 8004ae6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae8:	69b9      	ldr	r1, [r7, #24]
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	e841 2300 	strex	r3, r2, [r1]
 8004af0:	617b      	str	r3, [r7, #20]
   return(result);
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e5      	bne.n	8004ac4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e011      	b.n	8004b30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3758      	adds	r7, #88	@ 0x58
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b48:	e04f      	b.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b50:	d04b      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b52:	f7fc fa07 	bl	8000f64 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d302      	bcc.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e04e      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d037      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2b80      	cmp	r3, #128	@ 0x80
 8004b7e:	d034      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b40      	cmp	r3, #64	@ 0x40
 8004b84:	d031      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	69db      	ldr	r3, [r3, #28]
 8004b8c:	f003 0308 	and.w	r3, r3, #8
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d110      	bne.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2208      	movs	r2, #8
 8004b9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 f85e 	bl	8004c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2208      	movs	r2, #8
 8004ba6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e029      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc4:	d111      	bne.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bd0:	68f8      	ldr	r0, [r7, #12]
 8004bd2:	f000 f844 	bl	8004c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e00f      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	69da      	ldr	r2, [r3, #28]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	bf0c      	ite	eq
 8004bfa:	2301      	moveq	r3, #1
 8004bfc:	2300      	movne	r3, #0
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	461a      	mov	r2, r3
 8004c02:	79fb      	ldrb	r3, [r7, #7]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d0a0      	beq.n	8004b4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b089      	sub	sp, #36	@ 0x24
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c2e:	61fb      	str	r3, [r7, #28]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	61bb      	str	r3, [r7, #24]
 8004c3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3c:	6979      	ldr	r1, [r7, #20]
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	e841 2300 	strex	r3, r2, [r1]
 8004c44:	613b      	str	r3, [r7, #16]
   return(result);
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1e6      	bne.n	8004c1a <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8004c52:	bf00      	nop
 8004c54:	3724      	adds	r7, #36	@ 0x24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b095      	sub	sp, #84	@ 0x54
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c6e:	e853 3f00 	ldrex	r3, [r3]
 8004c72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c84:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e6      	bne.n	8004c66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	e853 3f00 	ldrex	r3, [r3]
 8004ca6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	f023 0301 	bic.w	r3, r3, #1
 8004cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cc0:	e841 2300 	strex	r3, r2, [r1]
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e5      	bne.n	8004c98 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d118      	bne.n	8004d06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	e853 3f00 	ldrex	r3, [r3]
 8004ce0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f023 0310 	bic.w	r3, r3, #16
 8004ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cf2:	61bb      	str	r3, [r7, #24]
 8004cf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf6:	6979      	ldr	r1, [r7, #20]
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	e841 2300 	strex	r3, r2, [r1]
 8004cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1e6      	bne.n	8004cd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d1a:	bf00      	nop
 8004d1c:	3754      	adds	r7, #84	@ 0x54
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b090      	sub	sp, #64	@ 0x40
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d137      	bne.n	8004db2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8004d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d44:	2200      	movs	r2, #0
 8004d46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3308      	adds	r3, #8
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	623b      	str	r3, [r7, #32]
   return(result);
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3308      	adds	r3, #8
 8004d68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d72:	e841 2300 	strex	r3, r2, [r1]
 8004d76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1e5      	bne.n	8004d4a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	e853 3f00 	ldrex	r3, [r3]
 8004d8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	461a      	mov	r2, r3
 8004d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9c:	61fb      	str	r3, [r7, #28]
 8004d9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da0:	69b9      	ldr	r1, [r7, #24]
 8004da2:	69fa      	ldr	r2, [r7, #28]
 8004da4:	e841 2300 	strex	r3, r2, [r1]
 8004da8:	617b      	str	r3, [r7, #20]
   return(result);
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1e6      	bne.n	8004d7e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004db0:	e002      	b.n	8004db8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004db2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004db4:	f7ff fa94 	bl	80042e0 <HAL_UART_TxCpltCallback>
}
 8004db8:	bf00      	nop
 8004dba:	3740      	adds	r7, #64	@ 0x40
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dcc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f7ff fa90 	bl	80042f4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dd4:	bf00      	nop
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b80      	cmp	r3, #128	@ 0x80
 8004e04:	d109      	bne.n	8004e1a <UART_DMAError+0x3e>
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	2b21      	cmp	r3, #33	@ 0x21
 8004e0a:	d106      	bne.n	8004e1a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8004e14:	6978      	ldr	r0, [r7, #20]
 8004e16:	f7ff fefc 	bl	8004c12 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e24:	2b40      	cmp	r3, #64	@ 0x40
 8004e26:	d109      	bne.n	8004e3c <UART_DMAError+0x60>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b22      	cmp	r3, #34	@ 0x22
 8004e2c:	d106      	bne.n	8004e3c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8004e36:	6978      	ldr	r0, [r7, #20]
 8004e38:	f7ff ff11 	bl	8004c5e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e42:	f043 0210 	orr.w	r2, r3, #16
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e4c:	6978      	ldr	r0, [r7, #20]
 8004e4e:	f7ff fa5b 	bl	8004308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e52:	bf00      	nop
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b084      	sub	sp, #16
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f7ff fa45 	bl	8004308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e7e:	bf00      	nop
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b088      	sub	sp, #32
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	e853 3f00 	ldrex	r3, [r3]
 8004e9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ea2:	61fb      	str	r3, [r7, #28]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	61bb      	str	r3, [r7, #24]
 8004eae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb0:	6979      	ldr	r1, [r7, #20]
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e6      	bne.n	8004e8e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff fa07 	bl	80042e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ed2:	bf00      	nop
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <memset>:
 8004eee:	4402      	add	r2, r0
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d100      	bne.n	8004ef8 <memset+0xa>
 8004ef6:	4770      	bx	lr
 8004ef8:	f803 1b01 	strb.w	r1, [r3], #1
 8004efc:	e7f9      	b.n	8004ef2 <memset+0x4>
	...

08004f00 <__libc_init_array>:
 8004f00:	b570      	push	{r4, r5, r6, lr}
 8004f02:	4d0d      	ldr	r5, [pc, #52]	@ (8004f38 <__libc_init_array+0x38>)
 8004f04:	4c0d      	ldr	r4, [pc, #52]	@ (8004f3c <__libc_init_array+0x3c>)
 8004f06:	1b64      	subs	r4, r4, r5
 8004f08:	10a4      	asrs	r4, r4, #2
 8004f0a:	2600      	movs	r6, #0
 8004f0c:	42a6      	cmp	r6, r4
 8004f0e:	d109      	bne.n	8004f24 <__libc_init_array+0x24>
 8004f10:	4d0b      	ldr	r5, [pc, #44]	@ (8004f40 <__libc_init_array+0x40>)
 8004f12:	4c0c      	ldr	r4, [pc, #48]	@ (8004f44 <__libc_init_array+0x44>)
 8004f14:	f000 f818 	bl	8004f48 <_init>
 8004f18:	1b64      	subs	r4, r4, r5
 8004f1a:	10a4      	asrs	r4, r4, #2
 8004f1c:	2600      	movs	r6, #0
 8004f1e:	42a6      	cmp	r6, r4
 8004f20:	d105      	bne.n	8004f2e <__libc_init_array+0x2e>
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f28:	4798      	blx	r3
 8004f2a:	3601      	adds	r6, #1
 8004f2c:	e7ee      	b.n	8004f0c <__libc_init_array+0xc>
 8004f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f32:	4798      	blx	r3
 8004f34:	3601      	adds	r6, #1
 8004f36:	e7f2      	b.n	8004f1e <__libc_init_array+0x1e>
 8004f38:	08004fb0 	.word	0x08004fb0
 8004f3c:	08004fb0 	.word	0x08004fb0
 8004f40:	08004fb0 	.word	0x08004fb0
 8004f44:	08004fb4 	.word	0x08004fb4

08004f48 <_init>:
 8004f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f4a:	bf00      	nop
 8004f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f4e:	bc08      	pop	{r3}
 8004f50:	469e      	mov	lr, r3
 8004f52:	4770      	bx	lr

08004f54 <_fini>:
 8004f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f56:	bf00      	nop
 8004f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f5a:	bc08      	pop	{r3}
 8004f5c:	469e      	mov	lr, r3
 8004f5e:	4770      	bx	lr
