/*
 * SPDX-FileCopyrightText: 2026 SiFli Technologies(Nanjing) Co., Ltd
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __LL_GPADC_H
#define __LL_GPADC_H

#include <stddef.h>
#include <stdint.h>
#include "gpadc.h"
#include "cmsis_utils.h"

#ifdef __cplusplus
extern "C"
{
#endif

/**
 * @file ll_gpadc.h
 * @brief Header-only low-level GPADC APIs for SF32LB52x.
 */

/** @defgroup LL_GPADC_OP_MODE LL GPADC Operation Mode */
/** @{ */
#define LL_GPADC_OP_MODE_SINGLE 0x00000000U
#define LL_GPADC_OP_MODE_CONTINUOUS GPADC_ADC_CTRL_REG_ADC_OP_MODE
/** @} */

/** @defgroup LL_GPADC_INPUT_MODE LL GPADC Input Mode */
/** @{ */
#define LL_GPADC_INPUT_MODE_DIFF 0x00000000U
#define LL_GPADC_INPUT_MODE_SINGLE_ENDED GPADC_ADC_CFG_REG1_ANAU_GPADC_SE
/** @} */

/** @defgroup LL_GPADC_DMA_DATA LL GPADC DMA Data Type */
/** @{ */
#define LL_GPADC_DMA_DATA_COMBINED 0x00000000U
#define LL_GPADC_DMA_DATA_RAW GPADC_ADC_CTRL_REG_DMA_DATA_SEL
/** @} */

/** @defgroup LL_GPADC_TIMER_TRIG_TYPE LL GPADC Timer Trigger Type */
/** @{ */
#define LL_GPADC_TIMER_TRIG_PULSE 0x00000000U
#define LL_GPADC_TIMER_TRIG_LEVEL GPADC_ADC_CTRL_REG_TIMER_TRIG_TYP
/** @} */

/** @defgroup LL_GPADC_TRIGSRC LL GPADC Trigger Source */
/** @{ */
#define LL_GPADC_TRIGSRC_GPTIM1_TRGO                                           \
    (0x0UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_GPTIM2_TRGO                                           \
    (0x1UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_APTIM1_TRGO                                           \
    (0x2UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_BTIM1_TRGO                                            \
    (0x3UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_BTIM2_TRGO                                            \
    (0x4UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_GPTIM1_CH0                                            \
    (0x5UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_GPTIM1_CH1                                            \
    (0x6UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
#define LL_GPADC_TRIGSRC_GPTIM1_CH2                                            \
    (0x7UL << GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL_Pos)
/** @} */

/**
 * @brief GPADC analog-front-end configuration.
 */
typedef struct
{
    uint32_t cmref_fast_en; /**< CMREF fast enable, 0 or
                               GPADC_ADC_CFG_REG1_ANAU_GPADC_CMREF_FAST_EN. */
    uint32_t p_int_en;      /**< P-side internal path enable, 0 or
                               GPADC_ADC_CFG_REG1_ANAU_GPADC_P_INT_EN. */
    uint32_t cl_dly; /**< CL delay field value for ANAU_GPADC_CL_DLY[5:3]. */
    uint32_t en_v18; /**< 1.8V analog enable, 0 or
                        GPADC_ADC_CFG_REG1_ANAU_GPADC_EN_V18. */
    uint32_t input_mode; /**< Input mode, use @ref LL_GPADC_INPUT_MODE_DIFF or
                            @ref LL_GPADC_INPUT_MODE_SINGLE_ENDED. */
    uint32_t mute;       /**< Analog mute control, 0 or
                            GPADC_ADC_CFG_REG1_ANAU_GPADC_MUTE. */
    uint32_t force_p_channel; /**< Force positive channel value for
                                 ANAU_GPADC_SEL_PCH[14:12]. */
    uint32_t force_n_channel; /**< Force negative channel value for
                                 ANAU_GPADC_SEL_NCH[11:9]. */
    uint32_t ldovref_sel;     /**< LDO VREF selection field value for
                                 ANAU_GPADC_LDOVREF_SEL[18:15]. */
    uint32_t vsp;             /**< VSP field value for ANAU_GPADC_VSP[21:20]. */
    uint32_t cmpcl; /**< CMPCL field value for ANAU_GPADC_CMPCL[24:22]. */
    uint32_t cmm;   /**< CMM field value for ANAU_GPADC_CMM[29:25]. */
} ll_gpadc_analog_config_t;

/**
 * @brief GPADC conversion clock configuration.
 */
typedef struct
{
    uint32_t data_samp_dly; /**< DATA_SAMP_DLY field value for
                               ADC_CTRL_REG[20:17]. */
    uint32_t
        conv_width; /**< CONV_WIDTH field value for ADC_CTRL_REG2[31:24]. */
    uint32_t samp_width; /**< SAMP_WIDTH field value for ADC_CTRL_REG2[23:0]. */
} ll_gpadc_clock_config_t;

/**
 * @brief GPADC trigger path configuration.
 */
typedef struct
{
    uint32_t timer_enable; /**< Non-zero to enable timer trigger path
                              (ADC_CTRL_REG.TIMER_TRIG_EN). */
    uint32_t timer_source; /**< Timer trigger source, use @ref
                              LL_GPADC_TRIGSRC_GPTIM1_TRGO to @ref
                              LL_GPADC_TRIGSRC_GPTIM1_CH2. */
    uint32_t
        timer_type; /**< Timer trigger type, use @ref LL_GPADC_TIMER_TRIG_PULSE
                       or @ref LL_GPADC_TIMER_TRIG_LEVEL. */
} ll_gpadc_trigger_config_t;

/**
 * @brief GPADC operation mode configuration.
 */
typedef struct
{
    uint32_t op_mode;   /**< Operation mode, use @ref LL_GPADC_OP_MODE_SINGLE or
                           @ref LL_GPADC_OP_MODE_CONTINUOUS. */
    uint32_t init_time; /**< INIT_TIME field value for ADC_CTRL_REG[6:3]. */
} ll_gpadc_mode_config_t;

/**
 * @brief GPADC slot configuration.
 */
typedef struct
{
    uint32_t slot_enable; /**< Non-zero to enable slot conversion. */
    uint32_t acc_num; /**< Accumulation count exponent for slot conversion. */
    uint32_t
        p_channel; /**< Positive channel field value for PCHNL_SEL[10:8]. */
    uint32_t
        n_channel; /**< Negative channel field value for NCHNL_SEL[13:11]. */
} ll_gpadc_slot_config_t;

/**
 * @brief Configure analog-front-end fields in ADC_CFG_REG1.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] cfg Pointer to analog configuration.
 */
static inline void ll_gpadc_config_analog(GPADC_TypeDef *GPADCx,
                                          const ll_gpadc_analog_config_t *cfg)
{
    MODIFY_REG(GPADCx->ADC_CFG_REG1,
               GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_CMPCL |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_VSP |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOVREF_SEL |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_PCH |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_NCH |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_MUTE |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_SE |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_EN_V18 |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_CL_DLY |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_P_INT_EN |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_CMREF_FAST_EN,
               ((cfg->cmm << GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM_Pos) &
                GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM) |
                   ((cfg->cmpcl << GPADC_ADC_CFG_REG1_ANAU_GPADC_CMPCL_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_CMPCL) |
                   ((cfg->vsp << GPADC_ADC_CFG_REG1_ANAU_GPADC_VSP_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_VSP) |
                   ((cfg->ldovref_sel
                     << GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOVREF_SEL_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOVREF_SEL) |
                   ((cfg->force_p_channel
                     << GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_PCH_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_PCH) |
                   ((cfg->force_n_channel
                     << GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_NCH_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_SEL_NCH) |
                   cfg->mute | cfg->input_mode | cfg->en_v18 |
                   ((cfg->cl_dly << GPADC_ADC_CFG_REG1_ANAU_GPADC_CL_DLY_Pos) &
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_CL_DLY) |
                   cfg->p_int_en | cfg->cmref_fast_en);
}

/**
 * @brief Configure the ADC analog conversion fields (ADC_CFG_REG1.CMM/SE).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] cmm    CMM value (5 bits).
 * @param[in] se     Single-ended enable (1 bit).
 */
static inline void ll_gpadc_config_analog_cfg1(GPADC_TypeDef *GPADCx,
                                               uint32_t cmm, uint32_t se)
{
    MODIFY_REG(GPADCx->ADC_CFG_REG1,
               GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM |
                   GPADC_ADC_CFG_REG1_ANAU_GPADC_SE,
               MAKE_REG_VAL(cmm, GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM_Msk,
                            GPADC_ADC_CFG_REG1_ANAU_GPADC_CMM_Pos) |
               (se ? GPADC_ADC_CFG_REG1_ANAU_GPADC_SE : 0U));
}

/**
 * @brief Enable GPADC LDO reference.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_ldoref(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CFG_REG1, GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOREF_EN);
}

/**
 * @brief Disable GPADC LDO reference.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_ldoref(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CFG_REG1, GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOREF_EN);
}

/**
 * @brief Check whether GPADC LDO reference is enabled.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when LDO reference is enabled.
 */
static inline uint32_t ll_gpadc_is_enabled_ldoref(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->ADC_CFG_REG1,
                    GPADC_ADC_CFG_REG1_ANAU_GPADC_LDOREF_EN);
}

/**
 * @brief Set the VBAT ratio select (ADC_CFG_REG2.VBAT_RATIO_SEL).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] sel    Ratio select value.
 */
static inline void ll_gpadc_set_vbat_ratio_sel(GPADC_TypeDef *GPADCx, uint32_t sel)
{
    MODIFY_REG(GPADCx->ADC_CFG_REG2, GPADC_ADC_CFG_REG2_VBAT_RATIO_SEL,
               MAKE_REG_VAL(sel, GPADC_ADC_CFG_REG2_VBAT_RATIO_SEL_Msk,
                            GPADC_ADC_CFG_REG2_VBAT_RATIO_SEL_Pos));
}

/**
 * @brief Enable the GPADC analog LDO switch (ADC_CFG_REG2.ANAU_GPADC_LDO_SW_EN).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] en     Non-zero to enable.
 */
static inline void ll_gpadc_set_analog_ldo_switch_enable(GPADC_TypeDef *GPADCx, uint32_t en)
{
    MODIFY_REG(GPADCx->ADC_CFG_REG2, GPADC_ADC_CFG_REG2_ANAU_GPADC_LDO_SW_EN,
               en ? GPADC_ADC_CFG_REG2_ANAU_GPADC_LDO_SW_EN : 0UL);
}

/**
 * @brief Configure one slot register.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] slot_index Slot index, valid range 0..7.
 * @param[in] cfg Pointer to slot configuration.
 */
static inline void ll_gpadc_config_slot(GPADC_TypeDef *GPADCx,
                                        uint32_t slot_index,
                                        const ll_gpadc_slot_config_t *cfg)
{
    volatile uint32_t *slot_reg;

    if ((slot_index >= 8U) || (cfg == NULL)) {
        return;
    }

    slot_reg = (&GPADCx->ADC_SLOT0_REG) + slot_index;
    MODIFY_REG(*slot_reg,
               GPADC_ADC_SLOT0_REG_ACC_NUM | GPADC_ADC_SLOT0_REG_NCHNL_SEL |
                   GPADC_ADC_SLOT0_REG_PCHNL_SEL | GPADC_ADC_SLOT0_REG_SLOT_EN,
               MAKE_REG_VAL(cfg->acc_num, GPADC_ADC_SLOT0_REG_ACC_NUM_Msk,
                            GPADC_ADC_SLOT0_REG_ACC_NUM_Pos) |
                   MAKE_REG_VAL(cfg->n_channel, GPADC_ADC_SLOT0_REG_NCHNL_SEL_Msk,
                                GPADC_ADC_SLOT0_REG_NCHNL_SEL_Pos) |
                   MAKE_REG_VAL(cfg->p_channel, GPADC_ADC_SLOT0_REG_PCHNL_SEL_Msk,
                                GPADC_ADC_SLOT0_REG_PCHNL_SEL_Pos) |
                   ((cfg->slot_enable != 0U) ? GPADC_ADC_SLOT0_REG_SLOT_EN : 0U));
}

/**
 * @brief Read ADC_RDATA0 register.
 * @param[in] GPADCx GPADC instance pointer.
 * @return ADC_RDATA0 raw register value.
 */
static inline uint32_t ll_gpadc_read_rdata0(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA0);
}

/**
 * @brief Read one slot conversion sample.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] slot_index Slot index, valid range 0..7.
 * @return 12-bit slot sample data.
 */
static inline uint32_t ll_gpadc_get_slot_data(GPADC_TypeDef *GPADCx,
                                              uint32_t slot_index)
{
    switch (slot_index) {
    case 0U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA0),
                           GPADC_ADC_RDATA0_SLOT0_RDATA_Msk,
                           GPADC_ADC_RDATA0_SLOT0_RDATA_Pos);
    case 1U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA0),
                           GPADC_ADC_RDATA0_SLOT1_RDATA_Msk,
                           GPADC_ADC_RDATA0_SLOT1_RDATA_Pos);
    case 2U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA1),
                           GPADC_ADC_RDATA1_SLOT2_RDATA_Msk,
                           GPADC_ADC_RDATA1_SLOT2_RDATA_Pos);
    case 3U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA1),
                           GPADC_ADC_RDATA1_SLOT3_RDATA_Msk,
                           GPADC_ADC_RDATA1_SLOT3_RDATA_Pos);
    case 4U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA2),
                           GPADC_ADC_RDATA2_SLOT4_RDATA_Msk,
                           GPADC_ADC_RDATA2_SLOT4_RDATA_Pos);
    case 5U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA2),
                           GPADC_ADC_RDATA2_SLOT5_RDATA_Msk,
                           GPADC_ADC_RDATA2_SLOT5_RDATA_Pos);
    case 6U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA3),
                           GPADC_ADC_RDATA3_SLOT6_RDATA_Msk,
                           GPADC_ADC_RDATA3_SLOT6_RDATA_Pos);
    case 7U:
        return GET_REG_VAL(READ_REG(GPADCx->ADC_RDATA3),
                           GPADC_ADC_RDATA3_SLOT7_RDATA_Msk,
                           GPADC_ADC_RDATA3_SLOT7_RDATA_Pos);
    default:
        return 0U;
    }
}

/**
 * @brief Read ADC_RDATA1 register.
 * @param[in] GPADCx GPADC instance pointer.
 * @return ADC_RDATA1 raw register value.
 */
static inline uint32_t ll_gpadc_read_rdata1(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA1);
}

/**
 * @brief Read ADC_RDATA2 register.
 * @param[in] GPADCx GPADC instance pointer.
 * @return ADC_RDATA2 raw register value.
 */
static inline uint32_t ll_gpadc_read_rdata2(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA2);
}

/**
 * @brief Read ADC_RDATA3 register.
 * @param[in] GPADCx GPADC instance pointer.
 * @return ADC_RDATA3 raw register value.
 */
static inline uint32_t ll_gpadc_read_rdata3(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA3);
}

/**
 * @brief Read the slot 8/9 raw data pair (ADC_RDATA4).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Combined slot 8/9 data.
 */
static inline uint32_t ll_gpadc_read_rdata4(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA4);
}

/**
 * @brief Read the slot 9 raw data (ADC_RDATA4.SLOT9_RDATA).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Slot 9 raw data.
 */
static inline uint32_t ll_gpadc_get_slot9_data(GPADC_TypeDef *GPADCx)
{
    return GET_REG_VAL2(GPADCx->ADC_RDATA4, GPADC_ADC_RDATA4_SLOT9_RDATA);
}

/**
 * @brief Read the slot 8 raw data (ADC_RDATA4.SLOT8_RDATA).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Slot 8 raw data.
 */
static inline uint32_t ll_gpadc_get_slot8_data(GPADC_TypeDef *GPADCx)
{
    return GET_REG_VAL2(GPADCx->ADC_RDATA4, GPADC_ADC_RDATA4_SLOT8_RDATA);
}

/**
 * @brief Read the slot 10/11 raw data pair (ADC_RDATA5).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Combined slot 10/11 data.
 */
static inline uint32_t ll_gpadc_read_rdata5(GPADC_TypeDef *GPADCx)
{
    return READ_REG(GPADCx->ADC_RDATA5);
}

/**
 * @brief Read the slot 11 raw data (ADC_RDATA5.SLOT11_RDATA).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Slot 11 raw data.
 */
static inline uint32_t ll_gpadc_get_slot11_data(GPADC_TypeDef *GPADCx)
{
    return GET_REG_VAL2(GPADCx->ADC_RDATA5, GPADC_ADC_RDATA5_SLOT11_RDATA);
}

/**
 * @brief Read the slot 10 raw data (ADC_RDATA5.SLOT10_RDATA).
 * @param[in] GPADCx GPADC instance pointer.
 * @return Slot 10 raw data.
 */
static inline uint32_t ll_gpadc_get_slot10_data(GPADC_TypeDef *GPADCx)
{
    return GET_REG_VAL2(GPADCx->ADC_RDATA5, GPADC_ADC_RDATA5_SLOT10_RDATA);
}

/**
 * @brief Read DMA raw data field from ADC_DMA_RDATA.
 * @param[in] GPADCx GPADC instance pointer.
 * @return DMA_RDATA_RAW[28:16] field value.
 */
static inline uint32_t ll_gpadc_read_dma_raw_data(GPADC_TypeDef *GPADCx)
{
    return (READ_REG(GPADCx->ADC_DMA_RDATA) & GPADC_ADC_DMA_RDATA_DMA_RDATA_RAW_Msk) >>
           GPADC_ADC_DMA_RDATA_DMA_RDATA_RAW_Pos;
}

/**
 * @brief Read DMA combined/raw data field from ADC_DMA_RDATA.
 * @param[in] GPADCx GPADC instance pointer.
 * @return DMA_RDATA[12:0] field value.
 */
static inline uint32_t ll_gpadc_read_dma_data(GPADC_TypeDef *GPADCx)
{
    return (READ_REG(GPADCx->ADC_DMA_RDATA) & GPADC_ADC_DMA_RDATA_DMA_RDATA_Msk) >>
           GPADC_ADC_DMA_RDATA_DMA_RDATA_Pos;
}

/**
 * @brief Set hardware control enable (ADC_CTRL_REG.HW_CTRL_EN).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] en     Non-zero to enable hardware control.
 */
static inline void ll_gpadc_set_hw_ctrl_enable(GPADC_TypeDef *GPADCx, uint32_t en)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_HW_CTRL_EN,
               en ? GPADC_ADC_CTRL_REG_HW_CTRL_EN : 0UL);
}

/**
 * @brief Set the unsigned result mode (ADC_CTRL_REG.UNSIGNED_RSLT).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] en     Non-zero for unsigned results.
 */
static inline void ll_gpadc_set_unsigned_result(GPADC_TypeDef *GPADCx, uint32_t en)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_UNSIGNED_RSLT,
               en ? GPADC_ADC_CTRL_REG_UNSIGNED_RSLT : 0UL);
}

/**
 * @brief Set the ADC resolution (ADC_CTRL_REG.RESOLUTION).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] res    Resolution field value.
 */
static inline void ll_gpadc_set_resolution(GPADC_TypeDef *GPADCx, uint32_t res)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_RESOLUTION,
               MAKE_REG_VAL(res, GPADC_ADC_CTRL_REG_RESOLUTION_Msk,
                            GPADC_ADC_CTRL_REG_RESOLUTION_Pos));
}

/**
 * @brief Enable the digital filter (ADC_CTRL_REG.FILTER_EN).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] en     Non-zero to enable.
 */
static inline void ll_gpadc_set_filter_enable(GPADC_TypeDef *GPADCx, uint32_t en)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_FILTER_EN,
               en ? GPADC_ADC_CTRL_REG_FILTER_EN : 0UL);
}

/**
 * @brief Set the digital filter oversampling ratio (ADC_CTRL_REG.FILTER_OSR).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] osr    Filter OSR field value.
 */
static inline void ll_gpadc_set_filter_osr(GPADC_TypeDef *GPADCx, uint32_t osr)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_FILTER_OSR,
               MAKE_REG_VAL(osr, GPADC_ADC_CTRL_REG_FILTER_OSR_Msk,
                            GPADC_ADC_CTRL_REG_FILTER_OSR_Pos));
}

/**
 * @brief Configure conversion clock related fields.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] cfg Pointer to clock configuration.
 */
static inline void ll_gpadc_config_clock(GPADC_TypeDef *GPADCx,
                                         const ll_gpadc_clock_config_t *cfg)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DATA_SAMP_DLY,
               ((cfg->data_samp_dly << GPADC_ADC_CTRL_REG_DATA_SAMP_DLY_Pos) &
                GPADC_ADC_CTRL_REG_DATA_SAMP_DLY));

    MODIFY_REG(GPADCx->ADC_CTRL_REG2,
               GPADC_ADC_CTRL_REG2_CONV_WIDTH | GPADC_ADC_CTRL_REG2_SAMP_WIDTH,
               ((cfg->conv_width << GPADC_ADC_CTRL_REG2_CONV_WIDTH_Pos) &
                GPADC_ADC_CTRL_REG2_CONV_WIDTH) |
                   ((cfg->samp_width << GPADC_ADC_CTRL_REG2_SAMP_WIDTH_Pos) &
                    GPADC_ADC_CTRL_REG2_SAMP_WIDTH));
}

/**
 * @brief Select DMA combined data output.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_select_dma_combined_data(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DMA_DATA_SEL);
}

/**
 * @brief Select DMA raw data output.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_select_dma_raw_data(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DMA_DATA_SEL);
}

/**
 * @brief Configure trigger path fields.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] cfg Pointer to trigger configuration.
 */
static inline void ll_gpadc_config_trigger(GPADC_TypeDef *GPADCx,
                                           const ll_gpadc_trigger_config_t *cfg)
{
    uint32_t val;

    val = ((cfg->timer_enable != 0U) ? GPADC_ADC_CTRL_REG_TIMER_TRIG_EN : 0U) |
          cfg->timer_source | cfg->timer_type;

    MODIFY_REG(GPADCx->ADC_CTRL_REG,
               GPADC_ADC_CTRL_REG_TIMER_TRIG_EN |
                   GPADC_ADC_CTRL_REG_TIMER_TRIG_SRC_SEL |
                   GPADC_ADC_CTRL_REG_TIMER_TRIG_TYP,
               val);
}

/**
 * @brief Enable GPADC core.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_core(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_FRC_EN_ADC);
}

/**
 * @brief Disable GPADC core.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_core(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_FRC_EN_ADC);
}

/**
 * @brief Check whether GPADC core is enabled.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when core is enabled.
 */
static inline uint32_t ll_gpadc_is_enabled_core(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_FRC_EN_ADC);
}

/**
 * @brief Enable force channel selection from ADC_CFG_REG1.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_force_channel_select(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_CHNL_SEL_FRC_EN);
}

/**
 * @brief Disable force channel selection from ADC_CFG_REG1.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_force_channel_select(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_CHNL_SEL_FRC_EN);
}

/**
 * @brief Enable GPIO-triggered sampling (ADC_CTRL_REG.GPIO_TRIG_EN).
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_gpio_trigger(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_GPIO_TRIG_EN);
}

/**
 * @brief Disable GPIO-triggered sampling (ADC_CTRL_REG.GPIO_TRIG_EN = 0).
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_gpio_trigger(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_GPIO_TRIG_EN);
}

/**
 * @brief Enable GPADC DMA interface.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_dma(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DMA_EN);
}

/**
 * @brief Disable GPADC DMA interface.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_dma(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DMA_EN);
}

/**
 * @brief Check whether GPADC DMA interface is enabled.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when DMA is enabled.
 */
static inline uint32_t ll_gpadc_is_enabled_dma(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_DMA_EN);
}

/**
 * @brief Configure operation mode fields.
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] cfg Pointer to mode configuration.
 */
static inline void ll_gpadc_config_mode(GPADC_TypeDef *GPADCx,
                                        const ll_gpadc_mode_config_t *cfg)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG,
               GPADC_ADC_CTRL_REG_ADC_OP_MODE | GPADC_ADC_CTRL_REG_INIT_TIME,
               cfg->op_mode |
                   ((cfg->init_time << GPADC_ADC_CTRL_REG_INIT_TIME_Pos) &
                    GPADC_ADC_CTRL_REG_INIT_TIME));
}

/**
 * @brief Assert the ADC reset (ADC_CTRL_REG.ADC_RST).
 * @param[in] GPADCx GPADC instance pointer.
 * @param[in] en     Non-zero to assert reset.
 */
static inline void ll_gpadc_set_adc_reset(GPADC_TypeDef *GPADCx, uint32_t en)
{
    MODIFY_REG(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_ADC_RST,
               en ? GPADC_ADC_CTRL_REG_ADC_RST : 0UL);
}

/**
 * @brief Request ADC stop in continuous mode.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_request_stop(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_ADC_STOP);
}

/**
 * @brief Clear ADC stop request.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_clear_stop_request(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_ADC_STOP);
}

/**
 * @brief Request ADC start conversion.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_request_start(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->ADC_CTRL_REG, GPADC_ADC_CTRL_REG_ADC_START);
}

/**
 * @brief Get currently converting slot index.
 * @param[in] GPADCx GPADC instance pointer.
 * @return CUR_SLOT field value in range 0..7.
 */
static inline uint32_t ll_gpadc_get_current_slot(GPADC_TypeDef *GPADCx)
{
    return ((READ_REG(GPADCx->GPADC_STATUS) & GPADC_GPADC_STATUS_CUR_SLOT) >>
            GPADC_GPADC_STATUS_CUR_SLOT_Pos);
}

/**
 * @brief Get SLOT_DONE bitmap.
 * @param[in] GPADCx GPADC instance pointer.
 * @return SLOT_DONE bits in position [8:1].
 */
static inline uint32_t ll_gpadc_get_slot_done_mask(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->GPADC_STATUS, GPADC_GPADC_STATUS_SLOT_DONE);
}

/**
 * @brief Check ADC_DONE status flag.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when ADC_DONE is set.
 */
static inline uint32_t ll_gpadc_is_active_flag_adc_done(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->GPADC_STATUS, GPADC_GPADC_STATUS_ADC_DONE);
}

/**
 * @brief Check masked GPADC IRQ flag.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when masked IRQ flag is active.
 */
static inline uint32_t ll_gpadc_is_active_flag_irq_masked(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_ISR);
}

/**
 * @brief Check raw GPADC IRQ flag.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when raw IRQ flag is active.
 */
static inline uint32_t ll_gpadc_is_active_flag_irq_raw(GPADC_TypeDef *GPADCx)
{
    return READ_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_IRSR);
}

/**
 * @brief Enable end-of-conversion interrupt.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_enable_it_eoc(GPADC_TypeDef *GPADCx)
{
    CLEAR_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_IMR);
}

/**
 * @brief Disable end-of-conversion interrupt.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_disable_it_eoc(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_IMR);
}

/**
 * @brief Check whether end-of-conversion interrupt is enabled.
 * @param[in] GPADCx GPADC instance pointer.
 * @return Non-zero when interrupt is enabled.
 */
static inline uint32_t ll_gpadc_is_enabled_it_eoc(GPADC_TypeDef *GPADCx)
{
    return (READ_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_IMR) == 0U);
}

/**
 * @brief Clear GPADC IRQ flag.
 * @param[in] GPADCx GPADC instance pointer.
 */
static inline void ll_gpadc_clear_flag_irq(GPADC_TypeDef *GPADCx)
{
    SET_BIT(GPADCx->GPADC_IRQ, GPADC_GPADC_IRQ_GPADC_ICR);
}

#ifdef __cplusplus
}
#endif

#endif /* __LL_GPADC_H */
