
# 👋 Hi, I'm Lalit Arora
## VLSI Engineer | STA & PDN Expert | ML in Physical Design

With over 7 years of experience in **VLSI design**, I specialize in **Static Timing Analysis (STA)** and **Power Delivery Network (PDN)**. I currently work at **Intel Corporation** as a Lead Digital Design Engineer, focusing on advanced **3DIC timing signoff** and **cross-die STA methodologies**.

---

## ⚙️ Areas of Expertise

- **Static Timing Analysis (STA)** — High-frequency design, clocking, constraints, PVT modeling  
- **PDN Design & Analysis** — IR drop, EM, inrush analysis, and power grid optimization  
- **Machine Learning in VLSI** — Predictive modeling for synthesis and timing optimization  
- **EDA Tools** — Primetime, Redhawk, Tempus, Fusion Compiler, Innovus  
- **Scripting & Automation** — Python, TCL, Perl, Bash  

---

## 🏢 Work Experience Highlights

### Intel Corporation (2022–Present)
- Developed 3DIC timing signoff methodology using nested Hyperscale and VIB parasitics
- Created ML-based tools for I/O constraints and Xtalk-aware ECO prediction
- Delivered full-chip timing closure across >100M cell designs with 3GHz+ operation

### Qualcomm (2018–2022)
- Led PDN signoff for 5nm 5G SoC, coordinating across floorplanning, package, and STA teams
- Developed robust utilities for ECO generation, IR analysis, and layout optimization

---

## 🎓 Education

- **M.Tech in Microelectronics & VLSI** — BITS Pilani, 2024 (10 CGPA)  
- **B.E. in Electronics & Communication** — NSIT Delhi, 2018 (84.7%)

---

## 🏆 Highlights & Recognition

- 🎤 **Best Presentation** – SNUG 2024, DAC 2023  
- 📃 **Paper Accepted** – VLSID 2025, Intel DTTC (x3)  
- 🏅 **Hackathon Winner** – IGDTUW & IEEE Tech Week  
- 🏓 **3rd Place** – Table Tennis Men’s Doubles at Qualcomm

---

## 🔗 Connect with Me

- [LinkedIn](https://www.linkedin.com/in/lalit-arora)  
- [GitHub](https://github.com/Mcodez)

---

_“Driven by precision, powered by innovation.”_
