{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399577535912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399577535912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 08 16:32:15 2014 " "Processing started: Thu May 08 16:32:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399577535912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399577535912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompletoROMFinal -c MicroprocessadorCompletoROMFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompletoROMFinal -c MicroprocessadorCompletoROMFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399577535913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1399577536252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/multiplexador/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/multiplexador/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador-ArquiteturaMux " "Found design unit 1: Multiplexador-ArquiteturaMux" {  } { { "../Multiplexador/Multiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Multiplexador/Multiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "../Multiplexador/Multiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Multiplexador/Multiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator-ArquiteturaSubtrator " "Found design unit 1: Subtrator-ArquiteturaSubtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-ArquiteturaSomador " "Found design unit 1: Somador-ArquiteturaSomador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleDeEnderecos-Arquitetura " "Found design unit 1: UnidadeDeControleDeEnderecos-Arquitetura" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536784 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleDeEnderecos " "Found entity 1: UnidadeDeControleDeEnderecos" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uce_aux " "Found design unit 1: uce_aux" {  } { { "../UnidadeDeControleDeEnderecos/uce_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc_aux " "Found design unit 1: uc_aux" {  } { { "../UnidadeDeControle/uc_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControle/uc_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-Arquitetura " "Found design unit 1: UnidadeDeControle-Arquitetura" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536798 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquiteturaULA " "Found design unit 1: ULA-arquiteturaULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536807 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroPropositoGeral-ArquiteturaRPG " "Found design unit 1: RegistroPropositoGeral-ArquiteturaRPG" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536811 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroPropositoGeral " "Found entity 1: RegistroPropositoGeral" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registroflags/registroflags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/registroflags/registroflags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroFlags-ArquiteturaRF " "Found design unit 1: RegistroFlags-ArquiteturaRF" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536815 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroFlags " "Found entity 1: RegistroFlags" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorZeroFlag-ArquiteturaDZF " "Found design unit 1: DetectorZeroFlag-ArquiteturaDZF" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536819 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorZeroFlag " "Found entity 1: DetectorZeroFlag" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorParidade-ArquiteturaDP " "Found design unit 1: DetectorParidade-ArquiteturaDP" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536823 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorParidade " "Found entity 1: DetectorParidade" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAuxiliarFlag-ArquiteturaDAF " "Found design unit 1: DetectorAuxiliarFlag-ArquiteturaDAF" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536828 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAuxiliarFlag " "Found entity 1: DetectorAuxiliarFlag" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexador-ArquiteturaDemux " "Found design unit 1: Demultiplexador-ArquiteturaDemux" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexador " "Found entity 1: Demultiplexador" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculadoraEndereco-rtl " "Found design unit 1: CalculadoraEndereco-rtl" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536837 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraEndereco " "Found entity 1: CalculadoraEndereco" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/microprocessadorcompleto/microprocessadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/microprocessadorcompleto/microprocessadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompleto-ArquiteturaMicro " "Found design unit 1: MicroprocessadorCompleto-ArquiteturaMicro" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompleto " "Found entity 1: MicroprocessadorCompleto" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/rom/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-risc/codigomicroprocessador/rom/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-arch " "Found design unit 1: memoriaROM-arch" {  } { { "../ROM/memoriaROM.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ROM/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536847 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../ROM/memoriaROM.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ROM/memoriaROM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompletoromfinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompletoromfinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompletoROMFinal-ArquiteturaMicro " "Found design unit 1: MicroprocessadorCompletoROMFinal-ArquiteturaMicro" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536851 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompletoROMFinal " "Found entity 1: MicroprocessadorCompletoROMFinal" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompletoromfinaltb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompletoromfinaltb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompletoROMFinalTB-ArquiteturaMicroTB " "Found design unit 1: MicroprocessadorCompletoROMFinalTB-ArquiteturaMicroTB" {  } { { "MicroprocessadorCompletoROMFinalTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinalTB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536874 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompletoROMFinalTB " "Found entity 1: MicroprocessadorCompletoROMFinalTB" {  } { { "MicroprocessadorCompletoROMFinalTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinalTB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577536874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577536874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroprocessadorCompletoROMFinal " "Elaborating entity \"MicroprocessadorCompletoROMFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399577536942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MicroprocessadorCompleto MicroprocessadorCompleto:Micro " "Elaborating entity \"MicroprocessadorCompleto\" for hierarchy \"MicroprocessadorCompleto:Micro\"" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "Micro" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577536945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexador MicroprocessadorCompleto:Micro\|Demultiplexador:D1 " "Elaborating entity \"Demultiplexador\" for hierarchy \"MicroprocessadorCompleto:Micro\|Demultiplexador:D1\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "D1" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577536949 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_01 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_01\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_02 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_02\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536951 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536952 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536953 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536954 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536954 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536954 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|Demultiplexador:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle MicroprocessadorCompleto:Micro\|UnidadeDeControle:UC " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"MicroprocessadorCompleto:Micro\|UnidadeDeControle:UC\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "UC" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577536956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit " "Elaborating entity \"ULA\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "UnidadeLogicaArit" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577536995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg ULA.vhd(43) " "Verilog HDL or VHDL warning at ULA.vhd(43): object \"reg\" assigned a value but never read" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(75) " "VHDL Process Statement warning at ULA.vhd(75): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enum_op ULA.vhd(73) " "VHDL Process Statement warning at ULA.vhd(73): inferring latch(es) for signal or variable \"enum_op\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(93) " "VHDL Process Statement warning at ULA.vhd(93): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_comp_b ULA.vhd(73) " "Inferred latch for \"enum_op.op_a_comp_b\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_nop ULA.vhd(73) " "Inferred latch for \"enum_op.op_nop\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_xor_b ULA.vhd(73) " "Inferred latch for \"enum_op.op_a_xor_b\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_sub ULA.vhd(73) " "Inferred latch for \"enum_op.op_sub\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_subCarry ULA.vhd(73) " "Inferred latch for \"enum_op.op_subCarry\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_addCarry ULA.vhd(73) " "Inferred latch for \"enum_op.op_addCarry\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536998 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_and_b ULA.vhd(73) " "Inferred latch for \"enum_op.op_a_and_b\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536999 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_or_b ULA.vhd(73) " "Inferred latch for \"enum_op.op_a_or_b\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536999 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_add ULA.vhd(73) " "Inferred latch for \"enum_op.op_add\" at ULA.vhd(73)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577536999 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorParidade MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorParidade:dParidade " "Elaborating entity \"DetectorParidade\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorParidade:dParidade\"" {  } { { "../ULA/ULA.vhd" "dParidade" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorAuxiliarFlag MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag " "Elaborating entity \"DetectorAuxiliarFlag\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\"" {  } { { "../ULA/ULA.vhd" "dAuxiliarFlag" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 DetectorAuxiliarFlag.vhd(51) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(51): object \"c4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 DetectorAuxiliarFlag.vhd(52) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(52): object \"b4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra0 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra1 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra2 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra3 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra4 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs0 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs3 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs4 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399577537005 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0 " "Elaborating entity \"Somador\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Add0" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0 " "Elaborating entity \"Subtrator\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Sub0" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorZeroFlag MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag " "Elaborating entity \"DetectorZeroFlag\" for hierarchy \"MicroprocessadorCompleto:Micro\|ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag\"" {  } { { "../ULA/ULA.vhd" "dZeroFlag" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador MicroprocessadorCompleto:Micro\|Multiplexador:Mux " "Elaborating entity \"Multiplexador\" for hierarchy \"MicroprocessadorCompleto:Micro\|Multiplexador:Mux\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "Mux" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroPropositoGeral MicroprocessadorCompleto:Micro\|RegistroPropositoGeral:RegistroDados " "Elaborating entity \"RegistroPropositoGeral\" for hierarchy \"MicroprocessadorCompleto:Micro\|RegistroPropositoGeral:RegistroDados\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "RegistroDados" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537030 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537033 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537033 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(67) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(67): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537034 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroPropositoGeral:RegistroDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroFlags MicroprocessadorCompleto:Micro\|RegistroFlags:RegFlags " "Elaborating entity \"RegistroFlags\" for hierarchy \"MicroprocessadorCompleto:Micro\|RegistroFlags:RegFlags\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "RegFlags" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537036 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Flags RegistroFlags.vhd(30) " "VHDL Process Statement warning at RegistroFlags.vhd(30): inferring latch(es) for signal or variable \"Flags\", which holds its previous value in one or more paths through the process" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[1\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[3\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[5\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[5\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[12\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[12\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[13\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[13\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[14\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[14\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[15\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[15\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537037 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroFlags:RegFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleDeEnderecos MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE " "Elaborating entity \"UnidadeDeControleDeEnderecos\" for hierarchy \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "UCE" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537039 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado UnidadeDeControleDeEnderecos.vhd(104) " "VHDL Process Statement warning at UnidadeDeControleDeEnderecos.vhd(104): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399577537040 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado.Erro UnidadeDeControleDeEnderecos.vhd(104) " "Inferred latch for \"Estado.Erro\" at UnidadeDeControleDeEnderecos.vhd(104)" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537040 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSegmento MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS " "Elaborating entity \"RegistroSegmento\" for hierarchy \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "RegS" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537043 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537047 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537047 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537047 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537047 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399577537048 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|RegistroSegmento:RegS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculadoraEndereco MicroprocessadorCompleto:Micro\|CalculadoraEndereco:Calc " "Elaborating entity \"CalculadoraEndereco\" for hierarchy \"MicroprocessadorCompleto:Micro\|CalculadoraEndereco:Calc\"" {  } { { "../MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" "Calc" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537051 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[0\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[1\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[2\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[3\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[4\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[5\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[6\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[7\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[8\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[9\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[10\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537053 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[11\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[12\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[13\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[14\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[15\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[16\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[17\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[18\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[19\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399577537054 "|MicroprocessadorCompletoROMFinal|MicroprocessadorCompleto:Micro|CalculadoraEndereco:Calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "ROM" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537056 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[0\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[0\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[1\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[1\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[2\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[2\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[3\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[3\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[4\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[4\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[5\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[5\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[6\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[6\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[7\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[7\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[8\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[8\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[9\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[9\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[10\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[10\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[11\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[11\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[12\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[12\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[13\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[13\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[14\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[14\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[15\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|saidaDados\[15\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[0\]~0 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[1\]~1 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[2\]~2 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[3\]~3 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[4\]~4 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[5\]~5 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[6\]~6 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[7\]~7 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[8\]~8 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[9\]~9 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[10\]~10 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[11\]~11 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[12\]~12 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[13\]~13 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[14\]~14 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[15\]~15 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|IP\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[0\]~0 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[1\]~1 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[2\]~2 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[3\]~3 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[4\]~4 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[5\]~5 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[6\]~6 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[7\]~7 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[8\]~8 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[9\]~9 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[10\]~10 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[11\]~11 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[12\]~12 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[13\]~13 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[14\]~14 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[15\]~15 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|DS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[0\]~0 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[1\]~1 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[2\]~2 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[3\]~3 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[4\]~4 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[5\]~5 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[6\]~6 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[7\]~7 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[8\]~8 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[9\]~9 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[10\]~10 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[11\]~11 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[12\]~12 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[13\]~13 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[14\]~14 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[15\]~15 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|SS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[0\]~0 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[1\]~1 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[2\]~2 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[3\]~3 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[4\]~4 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[5\]~5 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[6\]~6 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[7\]~7 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[8\]~8 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[9\]~9 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[10\]~10 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[11\]~11 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[12\]~12 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[13\]~13 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[14\]~14 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[15\]~15 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|CS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[0\]~0 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[1\]~1 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[2\]~2 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[3\]~3 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[4\]~4 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[5\]~5 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[6\]~6 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[7\]~7 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[8\]~8 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[9\]~9 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[10\]~10 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[11\]~11 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[12\]~12 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[13\]~13 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[14\]~14 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[15\]~15 " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|RegistroSegmento:RegS\|ES\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|selecSeg " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|selecSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|incIP " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|incIP\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\] " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|leRegSeg " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|leRegSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|habilitaCalc " "Converted tri-state buffer \"MicroprocessadorCompleto:Micro\|UnidadeDeControleDeEnderecos:UCE\|habilitaCalc\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1399577537328 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1399577537328 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "memoriaROM:ROM\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaROM:ROM\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MicroprocessadorCompletoROMFinal.MicroprocessadorCompletoROMFinal0.rtl.mif " "Parameter INIT_FILE set to MicroprocessadorCompletoROMFinal.MicroprocessadorCompletoROMFinal0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399577537518 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537518 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1399577537518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MicroprocessadorCompletoROMFinal.MicroprocessadorCompletoROMFinal0.rtl.mif " "Parameter \"INIT_FILE\" = \"MicroprocessadorCompletoROMFinal.MicroprocessadorCompletoROMFinal0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399577537581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399577537581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gk51 " "Found entity 1: altsyncram_gk51" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399577537662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399577537662 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a0 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a1 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a2 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a3 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a4 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a5 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a6 " "Synthesized away node \"memoriaROM:ROM\|altsyncram:Mux0_rtl_0\|altsyncram_gk51:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gk51.tdf" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/db/altsyncram_gk51.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577537753 "|MicroprocessadorCompletoROMFinal|memoriaROM:ROM|altsyncram:Mux0_rtl_0|altsyncram_gk51:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1399577537753 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1399577537753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399577537904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399577538094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577538094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577538150 "|MicroprocessadorCompletoROMFinal|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MicroprocessadorCompletoROMFinal.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-risc/CodigoMicroprocessador/MicroprocessadorCompletoROMFinal/MicroprocessadorCompletoROMFinal.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399577538150 "|MicroprocessadorCompletoROMFinal|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399577538150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399577538150 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399577538150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399577538150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399577538198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 08 16:32:18 2014 " "Processing ended: Thu May 08 16:32:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399577538198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399577538198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399577538198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399577538198 ""}
