/* SPDX-License-Identifier: GPL-2.0-only */

#include <assert.h>
#include <cbfs.h>
#include <commonlib/region.h>
#include <commonlib/stdlib.h>
#include <console/console.h>
#include <cpu/power/istep_13.h>
#include <cpu/power/mvpd.h>
#include <cpu/power/occ.h>
#include <cpu/power/powerbus.h>
#include <cpu/power/proc.h>
#include <cpu/power/rom_media.h>
#include <cpu/power/scom.h>
#include <cpu/power/spr.h>
#include <string.h>		// memset, memcpy
#include <timer.h>

#include "chip.h"
#include "homer.h"
#include "fsi.h"
#include "ops.h"
#include "tor.h"
#include "xip.h"
#include "pstates_include/p9_pstates_cmeqm.h"
#include "pstates_include/p9_pstates_occ.h"

#include <lib.h>

#define L2_EPS_DIVIDER   1
#define L3_EPS_DIVIDER   1

#define EX_L2_RD_EPS_REG 0x10010810
#define EX_L2_WR_EPS_REG 0x10010811
#define EX_L3_RD_EPS_REG 0x10011829
#define EX_L3_WR_EPS_REG 0x1001182A
#define EX_DRAM_REF_REG  0x1001180F
#define EX_0_NCU_DARN_BAR_REG 0x10011011

#define ODD_EVEN_EX_POS  0x00000400

#define MAX_EQ_SCOM_ENTRIES 31
#define MAX_L2_SCOM_ENTRIES 16
#define MAX_L3_SCOM_ENTRIES 16

#define QUAD_BIT_POS     24

/* Subsections of STOP image that contain SCOM entries */
enum scom_section {
	STOP_SECTION_CORE_SCOM,
	STOP_SECTION_EQ_SCOM,
	STOP_SECTION_L2,
	STOP_SECTION_L3,
};

#define PHYSICAL_ADDR_MASK 0x7FFFFFFFFFFFFFFFull

#define INIT_CONFIG_VALUE    0x8000000C09800000ull
#define QPMR_PROC_CONFIG_POS 0xBFC18

/* Undocumented */
#define PU_OCB_OCI_OCCFLG2_CLEAR 0x0006C18B
#define PU_PBAXCFG_SCOM          0x00068021

#define OCC_CMD_ADDR 0x000E0000
#define OCC_RSP_ADDR 0x000E1000

#define OCC_CMD_POLL            0x00
#define OCC_CMD_CLEAR_ERROR_LOG 0x12
#define OCC_CMD_SET_STATE       0x20
#define OCC_CMD_SETUP_CFG_DATA  0x21
#define OCC_CMD_SET_POWER_CAP   0x22

#define OCC_RC_SUCCESS             0x00
#define OCC_RC_INIT_FAILURE        0xE5
#define OCC_RC_OCC_INIT_CHECKPOINT 0xE1

#define OCC_CFGDATA_FREQ_POINT    0x02
#define OCC_CFGDATA_OCC_ROLE      0x03
#define OCC_CFGDATA_APSS_CONFIG   0x04
#define OCC_CFGDATA_MEM_CONFIG    0x05
#define OCC_CFGDATA_PCAP_CONFIG   0x07
#define OCC_CFGDATA_SYS_CONFIG    0x0F
#define OCC_CFGDATA_TCT_CONFIG    0x13
#define OCC_CFGDATA_AVSBUS_CONFIG 0x14
#define OCC_CFGDATA_GPU_CONFIG    0x15

struct occ_cfg_inputs {
	struct homer_st *homer;
	uint8_t chip;
	bool is_master_occ;
};

struct occ_cfg_info {
	const char *name;
	void (*func)(const struct occ_cfg_inputs *inputs, uint8_t *data, uint16_t *size);
	bool to_master_only;
};

struct occ_poll_response {
	uint8_t  status;
	uint8_t  ext_status;
	uint8_t  occs_present;
	uint8_t  requested_cfg;
	uint8_t  state;
	uint8_t  mode;
	uint8_t  ips_status;
	uint8_t  error_id;
	uint32_t error_address;
	uint16_t error_length;
	uint8_t  error_source;
	uint8_t  gpu_cfg;
	uint8_t  code_level[16];
	uint8_t  sensor[6];
	uint8_t  num_blocks;
	uint8_t  version;
	uint8_t  sensor_data[];	// 4049 bytes
} __attribute__((packed));

/* Host configuration information passed from host to OCC */
struct occ_host_config {
	uint32_t version;	// Version of this structure

	uint32_t nest_freq;	// For computation of timebase frequency

	/*
	 * Interrupt type to the host:
	 *  - 0x00000000 = FSI2HOST Mailbox
	 *  - 0x00000001 = OCC interrupt line through PSIHB complex
	 */
	uint32_t interrupt_type;

	uint32_t is_fir_master;	// If this OCC is the FIR master

	/* FIR collection configuration data needed by FIR Master OCC in the
	 * event of a checkstop */
	uint8_t firdataConfig[3072];

	uint32_t is_smf_mode;	// Whether SMF mode is enabled
};

/* Bit positions for various chiplets in host configuration vector */
enum {
	MCS_POS           = 1,
	MBA_POS           = 9,	// This is actually MCA_POS
	MEM_BUF_POS       = 17,
	XBUS_POS          = 25,
	PHB_POS           = 30,
	CAPP_POS          = 37,
	OBUS_POS          = 41,
	ABUS_POS          = 41,
	NVLINK_POS        = 45,

	OBUS_BRICK_0_POS  = 0,
	OBUS_BRICK_1_POS  = 1,
	OBUS_BRICK_2_POS  = 2,
	OBUS_BRICK_9_POS  = 9,
	OBUS_BRICK_10_POS = 10,
	OBUS_BRICK_11_POS = 11,
};

struct ring_data {
	void *rings_buf;
	void *work_buf1;
	void *work_buf2;
	void *work_buf3;
	uint32_t rings_buf_size;
	uint32_t work_buf1_size;
	uint32_t work_buf2_size;
	uint32_t work_buf3_size;
};

struct cme_cmn_ring_list {
	uint16_t ring[8]; // In order: EC_FUNC, EC_GPTR, EC_TIME, EC_MODE, EC_ABST, 3 reserved
	uint8_t payload[];
};

struct cme_inst_ring_list {
	uint16_t ring[4]; // In order: EC_REPR0, EC_REPR1, 2 reserved
	uint8_t payload[];
};

struct sgpe_cmn_ring_list {
	uint16_t ring[64]; // See the list in layout_cmn_rings_for_sgpe() skipping EQ_ANA_BNDY, 3 reserved
	uint8_t payload[];
};

struct sgpe_inst_ring_list {
	/* For each quad, in order:
	 * EQ_REPR0, EX0_L3_REPR, EX1_L3_REPR, EX0_L2_REPR, EX1_L2_REPR,
	 * EX0_L3_REFR_REPR, EX1_L3_REFR_REPR, EX0_L3_REFR_TIME,
	 * EX1_L3_REFR_TIME, 3 reserved. */
	uint16_t ring[MAX_QUADS_PER_CHIP][12];

	uint8_t payload[];
};

struct scom_entry_t {
	uint32_t hdr;
	uint32_t address;
	uint64_t data;
};

struct stop_cache_section_t {
	struct scom_entry_t non_cache_area[MAX_EQ_SCOM_ENTRIES];
	struct scom_entry_t l2_cache_area[MAX_L2_SCOM_ENTRIES];
	struct scom_entry_t l3_cache_area[MAX_L3_SCOM_ENTRIES];
};

enum scom_operation {
	SCOM_APPEND,
	SCOM_REPLACE
};

enum operation_type {
	COPY,
	FIND
};

static size_t copy_section(void *dst, struct xip_section *section, void *base,
                           uint8_t dd, enum operation_type op)
{
	if (!section->dd_support) {
		if (op == COPY) {
			memcpy(dst, base + section->offset, section->size);
		} else {
			*(void **)dst = base + section->offset;
		}
		return section->size;
	}

	struct dd_container *cont = base + section->offset;
	int i;

	assert(cont->magic == DD_CONTAINER_MAGIC);
	for (i = 0; i < cont->num; i++) {
		if (cont->blocks[i].dd == dd) {
			if (op == COPY) {
				memcpy(dst, (void *)cont + cont->blocks[i].offset,
				       cont->blocks[i].size);
			} else {
				*(void **)dst = (void *)cont + cont->blocks[i].offset;
			}
			return cont->blocks[i].size;
		}
	}

	die("XIP: Can't find container for DD=%x\n", dd);
}

static void build_sgpe(struct homer_st *homer, struct xip_sgpe_header *sgpe,
                       uint8_t dd)
{
	struct sgpe_img_header *hdr;
	size_t size;

	assert(sgpe->magic == XIP_MAGIC_SGPE);

	/* SPGE header */
	size = copy_section(&homer->qpmr.sgpe.header, &sgpe->qpmr, sgpe, dd, COPY);
	assert(size <= sizeof(struct qpmr_header));

	/*
	 * 0xFFF00000 (SRAM base) + 4k (IPC) + 60k (GPE0) + 64k (GPE1) + 50k (PGPE)
	 * + 2k (aux) + 2k (shared) = 0xFFF2D800
	 *
	 * WARNING: I have no idea if this is constant or depends on SPGE version.
	 */
	assert(homer->qpmr.sgpe.header.sram_region_start == 0xFFF2D800);
	assert(homer->qpmr.sgpe.header.sram_region_size == SGPE_SRAM_IMG_SIZE);
	/*
	 * Apart from these the only filled fields (same values for all DDs) are:
	 * - magic ("XIP SPGE")
	 * - build_date
	 * - build_ver
	 * - img_offset (0x0a00, overwritten with the same value later by code)
	 * - img_len (0xbf64, ~49kB, overwritten with the same value later by code)
	 */

	/* SPGE L1 bootloader */
	size = copy_section(&homer->qpmr.sgpe.l1_bootloader, &sgpe->l1_bootloader,
	                    sgpe, dd, COPY);
	homer->qpmr.sgpe.header.l1_offset = offsetof(struct qpmr_st,
	                                             sgpe.l1_bootloader);
	assert(size <= GPE_BOOTLOADER_SIZE);

	/* SPGE L2 bootloader */
	size = copy_section(&homer->qpmr.sgpe.l2_bootloader, &sgpe->l2_bootloader,
	                    sgpe, dd, COPY);
	homer->qpmr.sgpe.header.l2_offset = offsetof(struct qpmr_st,
	                                             sgpe.l2_bootloader);
	homer->qpmr.sgpe.header.l2_len = size;
	assert(size <= GPE_BOOTLOADER_SIZE);

	/* SPGE HCODE */
	size = copy_section(&homer->qpmr.sgpe.sram_image, &sgpe->hcode, sgpe, dd,
	                    COPY);
	homer->qpmr.sgpe.header.img_offset = offsetof(struct qpmr_st,
	                                              sgpe.sram_image);
	homer->qpmr.sgpe.header.img_len = size;
	assert(size <= SGPE_SRAM_IMG_SIZE);
	assert(size > (INT_VECTOR_SIZE + sizeof(struct sgpe_img_header)));

	/* Cache SCOM region */
	homer->qpmr.sgpe.header.scom_offset =
	         offsetof(struct qpmr_st, cache_scom_region);
	homer->qpmr.sgpe.header.scom_len = CACHE_SCOM_REGION_SIZE;

	/* Update SRAM image header */
	hdr = (struct sgpe_img_header *)
	      &homer->qpmr.sgpe.sram_image[INT_VECTOR_SIZE];
	hdr->ivpr_addr = homer->qpmr.sgpe.header.sram_region_start;
	hdr->cmn_ring_occ_offset = homer->qpmr.sgpe.header.img_len;
	hdr->cmn_ring_ovrd_occ_offset = 0;
	hdr->spec_ring_occ_offset = 0;
	hdr->scom_offset = 0;
	/* Nest frequency divided by 64. */
	hdr->timebase_hz = (1866 * MHz) / 64;

	/* SPGE auxiliary functions */
	/*
	 * TODO: check if it is really enabled. This comes from hostboot attributes,
	 * but I don't know if/where those are set.
	 */
	hdr->aux_control = 1 << 24;
	/*
	 * 0x80000000 (HOMER in OCI PBA memory space) + 1M (QPMR offset)
	 * + 512k (offset to aux)
	 *
	 * This probably is full address and not offset.
	 */
	hdr->aux_offset = 0x80000000 + offsetof(struct homer_st, qpmr.aux);
	hdr->aux_len = CACHE_SCOM_AUX_SIZE;
	homer->qpmr.sgpe.header.enable_24x7_ima = 1;
	/* Here offset is relative to QPMR */
	homer->qpmr.sgpe.header.aux_offset = offsetof(struct qpmr_st, aux);
	homer->qpmr.sgpe.header.aux_len = CACHE_SCOM_AUX_SIZE;
}

static const uint32_t _SMF = 0x5F534D46; // "_SMF"

static const uint32_t init_cpureg_template[] = {
	0x63000000, /* ori %r24, %r0, 0        */ /* |= spr, key for lookup      */
	0x7C000278, /* xor %r0, %r0, %r0       */
	0x64000000, /* oris %r0, %r0, 0        */ /* |= val >> 48                */
	0x60000000, /* ori %r0, %r0, 0         */ /* |= (val >> 32) & 0x0000FFFF */
	0x780007C6, /* rldicr %r0, %r0, 32, 31 */
	0x64000000, /* oris %r0, %r0, 0        */ /* |= (val >> 16) & 0x0000FFFF */
	0x60000000, /* ori %r0, %r0, 0         */ /* |= val & 0x0000FFFF         */
	0x7C0003A6, /* mtspr 0, %r0            */ /* |= spr, encoded             */
};

/*
 * These SPRs are not described in PowerISA 3.0B.
 * MSR is not SPR, but self restore code treats it this way.
 */
#define SPR_USPRG0				0x1F0
#define SPR_USPRG1				0x1F1
#define SPR_URMOR				0x1F9
#define SPR_SMFCTRL				0x1FF
#define SPR_LDBAR				0x352
#define SPR_HID					0x3F0
#define SPR_MSR					0x7D0

static void add_init_cpureg_entry(uint32_t *base, uint16_t spr, uint64_t val,
                                  int init)
{
	while ((*base != (init_cpureg_template[0] | spr)) && *base != BLR_OP)
		base++;

	/* Must change next instruction from attn to blr when adding new entry. */
	if (*base == BLR_OP)
		*(base + ARRAY_SIZE(init_cpureg_template)) = BLR_OP;

	memcpy(base, init_cpureg_template, sizeof(init_cpureg_template));
	base[0] |= spr;

	if (init) {
		base[1] = SKIP_SPR_REST_INST;
	} else {
		base[2] |= (val >> 48) & 0xFFFF;
		base[3] |= (val >> 32) & 0xFFFF;
		base[5] |= (val >> 16) & 0xFFFF;
		base[6] |=  val        & 0xFFFF;
	}

	/* Few exceptions are handled differently. */
	if (spr == SPR_MSR) {
		base[7] = MR_R0_TO_R21_OP;
	} else if (spr == SPR_HRMOR) {
		base[7] = MR_R0_TO_R10_OP;
	} else if (spr == SPR_URMOR) {
		base[7] = MR_R0_TO_R9_OP;
	} else {
		base[7] |= ((spr & 0x1F) << 16) | ((spr & 0x3E0) << 6);
	}
}

static const uint32_t init_save_self_template[] = {
	0x60000000, /* ori %r0, %r0, 0         */ /* |= i */
	0x3BFF0020, /* addi %r31, %r31, 0x20   */
	0x60000000, /* nop (ori %r0, %r0, 0)   */
};

/* Honestly, I have no idea why saving uses different key than restoring... */
static void add_init_save_self_entry(uint32_t **ptr, int i)
{
	memcpy(*ptr, init_save_self_template, sizeof(init_save_self_template));
	**ptr |= i;
	*ptr += ARRAY_SIZE(init_save_self_template);
}

static const uint16_t thread_sprs[] = {
	SPR_CIABR,
	SPR_DAWR,
	SPR_DAWRX,
	SPR_HSPRG0,
	SPR_LDBAR,
	SPR_LPCR,
	SPR_PSSCR,
	SPR_MSR,
	SPR_SMFCTRL,
	SPR_USPRG0,
	SPR_USPRG1,
};

static const uint16_t core_sprs[] = {
	SPR_HRMOR,
	SPR_HID,
	SPR_HMEER,
	SPR_PMCR,
	SPR_PTCR,
	SPR_URMOR,
};

static void build_self_restore(struct homer_st *homer,
                               struct xip_restore_header *rest, uint8_t dd,
                               uint64_t functional_cores)
{
	/* Assumptions: SMT4 only, SMF available but disabled. */
	size_t size;
	uint32_t *ptr;
	const uint64_t hrmor = read_spr(SPR_HRMOR);
	/* See cpu_winkle(), additionally set Hypervisor Doorbell Exit Enable */
	const uint64_t lpcr =
	   (read_spr(SPR_LPCR)
	    & ~(SPR_LPCR_EEE | SPR_LPCR_DEE | SPR_LPCR_OEE | SPR_LPCR_HDICE))
	   | (SPR_LPCR_HVICE | SPR_LPCR_HVEE | SPR_LPCR_HDEE);

	const uint64_t msr = read_msr();
	/* Clear en_attn for HID */
	const uint64_t hid = read_spr(SPR_HID) & ~PPC_BIT(3);

	/*
	 * Data in XIP has its first 256 bytes zeroed, reserved for header, so even
	 * though this is exe part of self restore region, we should copy it to
	 * header's address.
	 */
	size = copy_section(&homer->cpmr.header, &rest->self, rest, dd, COPY);
	assert(size > sizeof(struct cpmr_header));

	/* Now, overwrite header. */
	size = copy_section(&homer->cpmr.header, &rest->cpmr, rest, dd, COPY);
	assert(size <= sizeof(struct cpmr_header));

	/*
	 * According to comment in p9_hcode_image_build.C it is for Nimbus >= DD22.
	 * Earlier versions do things differently. For now die(), implement if
	 * needed.
	 *
	 * If _SMF doesn't exist:
	 * - fill memory from (CPMR + 8k + 256) for 192k with ATTN
	 * - starting from the beginning of that region change instruction at every
	 *   2k bytes into BLR
	 *
	 * If _SMF exists:
	 * - fill CPMR.core_self_restore with ATTN instructions
	 * - for every core:
	 *   - change every thread's restore first instruction (at 0, 512, 1024,
	 *     1536 bytes) to BLR
	 *   - change core's restore first instruction (at 3k) to BLR
	 */
	if (*(uint32_t *)&homer->cpmr.exe[0x1300 - sizeof(struct cpmr_header)] !=
	    _SMF)
		die("No _SMF magic number in self restore region\n");

	ptr = (uint32_t *)homer->cpmr.core_self_restore;
	for (size = 0; size < (192 * KiB) / sizeof(uint32_t); size++) {
		ptr[size] = ATTN_OP;
	}

	/*
	 * This loop combines three functions from hostboot:
	 * initSelfRestoreRegion(), initSelfSaveRestoreEntries() and
	 * applyHcodeGenCpuRegs(). There is inconsistency as for calling them for
	 * all cores vs only functional ones. As far as I can tell, cores are waken
	 * based on OCC CCSR register, so nonfunctional ones should be skipped and
	 * don't need any self-restore code.
	 */
	for (int core = 0; core < MAX_CORES_PER_CHIP; core++) {
		/*
		 * TODO: test if we can skip both cpureg and save_self for nonfunctional
		 * cores
		 */
		if (!IS_EC_FUNCTIONAL(core, functional_cores))
			continue;

		struct smf_core_self_restore *csr = &homer->cpmr.core_self_restore[core];
		uint32_t *csa = csr->core_save_area;

		for (int thread = 0; thread < 4; thread++) {
			csr->thread_restore_area[thread][0] = BLR_OP;
			uint32_t *tsa = csr->thread_save_area[thread];
			*tsa++ = MFLR_R30_OP;

			for (int i = 0; i < ARRAY_SIZE(thread_sprs); i++) {
				/*
				 * Hostboot uses strange calculation for *_save_area keys.
				 * I don't know if this is only used by hostboot and save/restore
				 * code generated by it, or if something else (CME?) requires such
				 * format. For now leave it as hostboot does it, we can simplify
				 * this later.
				 *
				 * CIABR through MSR:       key =  0..7
				 * SMFCTRL through USPRG1:  key = 1C..1E
				 */
				int tsa_key = i;
				if (i > 7)
					tsa_key += 0x14;

				if (thread_sprs[i] == SPR_LPCR) {
					add_init_cpureg_entry(csr->thread_restore_area[thread],
					                      thread_sprs[i], lpcr, 0);
				} else if (thread_sprs[i] == SPR_MSR && thread == 0) {
					/* One MSR per core, restored last so must (?) be here */
					add_init_cpureg_entry(csr->thread_restore_area[thread],
					                      thread_sprs[i], msr, 0);
				} else {
					add_init_cpureg_entry(csr->thread_restore_area[thread],
					                      thread_sprs[i], 0, 1);
				}
				add_init_save_self_entry(&tsa, tsa_key);
			}

			*tsa++ = MTLR_R30_OP;
			*tsa++ = BLR_OP;
		}

		csr->core_restore_area[0] = BLR_OP;
		*csa++ = MFLR_R30_OP;
		for (int i = 0; i < ARRAY_SIZE(core_sprs); i++) {
			if (core_sprs[i] == SPR_HRMOR || core_sprs[i] == SPR_URMOR) {
				add_init_cpureg_entry(csr->core_restore_area, core_sprs[i],
				                      hrmor, 0);
			} else if (core_sprs[i] == SPR_HID) {
				add_init_cpureg_entry(csr->core_restore_area, core_sprs[i],
				                      hid, 0);
			} else {
				add_init_cpureg_entry(csr->core_restore_area, core_sprs[i],
				                      0, 1);
			}
			/*
			 * HID through PTCR: key = 0x15..0x18
			 * HRMOR and URMOR are skipped.
			 */
			if (core_sprs[i] != SPR_HRMOR && core_sprs[i] != SPR_URMOR)
				add_init_save_self_entry(&csa, i + 0x14);
		}

		*csa++ = MTLR_R30_OP;
		*csa++ = BLR_OP;
	}

	/* Populate CPMR header */
	homer->cpmr.header.fused_mode_status = 0xAA;  // non-fused

	/* For SMF enabled */
#if 0
	homer->cpmr.header.urmor_fix = 1;
#endif

	homer->cpmr.header.self_restore_ver = 2;
	homer->cpmr.header.stop_api_ver = 2;

	/*
	 * WARNING: Hostboot filled CME header field with information whether cores
	 * are fused or not here. However, at this point CME image is not yet
	 * loaded, so that field will get overwritten.
	 */
}

static void build_cme(struct homer_st *homer, struct xip_cme_header *cme,
                      uint8_t dd)
{
	size_t size;
	struct cme_img_header *hdr;

	size = copy_section(&homer->cpmr.cme_sram_region, &cme->hcode, cme, dd,
	                    COPY);
	assert(size <= CME_SRAM_IMG_SIZE);
	assert(size > (INT_VECTOR_SIZE + sizeof(struct cme_img_header)));

	hdr = (struct cme_img_header *)
	      &homer->cpmr.cme_sram_region[INT_VECTOR_SIZE];

	hdr->hcode_offset = 0;
	hdr->hcode_len = size;

	hdr->pstate_region_offset = 0;
	hdr->pstate_region_len = 0;

	hdr->cpmr_phy_addr = (uint64_t) homer | 2 * MiB;
	/* With SMF disabled unsecure HOMER is the same as regular one */
	hdr->unsec_cpmr_phy_addr = hdr->cpmr_phy_addr;

	hdr->common_ring_offset = hdr->hcode_offset + hdr->hcode_len;
	hdr->common_ring_len = 0;

	hdr->scom_offset = 0;
	hdr->scom_len = CORE_SCOM_RESTORE_SIZE / MAX_CORES_PER_CHIP / 2;

	hdr->core_spec_ring_offset = 0;
	hdr->max_spec_ring_len = 0;
}

static void build_pgpe(struct homer_st *homer, struct xip_pgpe_header *pgpe,
                       uint8_t dd)
{
	size_t size;
	struct pgpe_img_header *hdr;

	/* PPGE header */
	size = copy_section(&homer->ppmr.header, &pgpe->ppmr, pgpe, dd, COPY);
	assert(size <= PPMR_HEADER_SIZE);
	/*
	 * 0xFFF00000 (SRAM base) + 4k (IPC) + 60k (GPE0) + 64k (GPE1) = 0xFFF20000
	 *
	 * WARNING: I have no idea if this is constant or depends on PPGE version.
	 */
	assert(homer->ppmr.header.sram_region_start == 0xFFF20000);
	assert(homer->ppmr.header.sram_region_size == PGPE_SRAM_IMG_SIZE +
	                                              PGPE_AUX_TASK_SIZE +
	                                              PGPE_OCC_SHARED_SRAM_SIZE);

	/* PPGE L1 bootloader */
	size = copy_section(homer->ppmr.l1_bootloader, &pgpe->l1_bootloader, pgpe,
	                    dd, COPY);
	assert(size <= GPE_BOOTLOADER_SIZE);
	homer->ppmr.header.l1_offset = offsetof(struct ppmr_st, l1_bootloader);

	/* PPGE L2 bootloader */
	size = copy_section(homer->ppmr.l2_bootloader, &pgpe->l2_bootloader, pgpe,
	                    dd, COPY);
	assert(size <= GPE_BOOTLOADER_SIZE);
	homer->ppmr.header.l2_offset = offsetof(struct ppmr_st, l2_bootloader);
	homer->ppmr.header.l2_len = size;

	/* PPGE HCODE */
	size = copy_section(homer->ppmr.pgpe_sram_img, &pgpe->hcode, pgpe, dd,
	                    COPY);
	assert(size <= PGPE_SRAM_IMG_SIZE);
	assert(size > (INT_VECTOR_SIZE + sizeof(struct pgpe_img_header)));
	homer->ppmr.header.hcode_offset = offsetof(struct ppmr_st, pgpe_sram_img);
	homer->ppmr.header.hcode_len = size;

	/* PPGE auxiliary task */
	size = copy_section(homer->ppmr.aux_task, &pgpe->aux_task, pgpe, dd, COPY);
	assert(size <= PGPE_AUX_TASK_SIZE);
	homer->ppmr.header.aux_task_offset = offsetof(struct ppmr_st, aux_task);
	homer->ppmr.header.aux_task_len = size;

	/* 0x80000000 = HOMER in OCI PBA memory space */
	homer->ppmr.header.doptrace_offset =
	                0x80000000 + offsetof(struct homer_st, ppmr.doptrace);
	homer->ppmr.header.doptrace_len = PGPE_DOPTRACE_SIZE;

	/* Update SRAM image header */
	hdr = (struct pgpe_img_header *)
	      &homer->ppmr.pgpe_sram_img[INT_VECTOR_SIZE];

	/* SPGE auxiliary functions */
	hdr->aux_controls = 1 << 24;
}

static void pba_slave_setup_runtime_phase(uint8_t chip)
{
	enum {
		OCI_MASTER_ID_GPE2     = 0x2,
		OCI_MASTER_ID_GPE3     = 0x3,
		OCI_MASTER_ID_ICU      = 0x5,
		OCI_MASTER_ID_PGPE     = OCI_MASTER_ID_GPE2,
		OCI_MASTER_ID_SGPE     = OCI_MASTER_ID_GPE3,
		OCI_MASTER_ID_MASK_ALL = 0x7,

		PBA_READ_TTYPE_CL_RD_NC            = 0x0, /// Cache line read
		PBA_WRITE_GATHER_TIMEOUT_2_PULSES  = 0x4,
		PBA_READ_PREFETCH_NONE             = 0x1, /// No prefetch
		PBA_WRITE_TTYPE_DMA_PR_WR          = 0x0, /// DMA Partial Write

		/* Values for PBA Mode register fields */
		PBA_OCI_REGION                   = 0x2,
		PBA_BCE_OCI_TRANSACTION_64_BYTES = 0x1,

		PU_PBAMODE_SCOM    = 0x00068000,
		PU_PBASLVCTL0_SCOM = 0x00068004,
		PU_PBASLVCTL1_SCOM = 0x00068005,
		PU_PBASLVCTL2_SCOM = 0x00068006,
	};

	uint64_t data;

	/*
	 * Set the PBA_MODECTL register. It's not yet clear how PBA BCE
	 * transaction size will affect performance - for now we go with the
	 * largest size.  The HTM marker space is enabled and configured. Slave
	 * fairness is enabled. The setting 'dis_slvmatch_order' ensures that PBA
	 * will correctly flush write data before allowing a read of the same
	 * address from a different master on a different slave.  The second write
	 * buffer is enabled.
	 */

	data = 0;
	data |= PPC_PLACE(PBA_OCI_REGION, 16, 2);                   // pba_region
	data |= PPC_PLACE(PBA_BCE_OCI_TRANSACTION_64_BYTES, 21, 2); // bcde_ocitrans
	data |= PPC_PLACE(PBA_BCE_OCI_TRANSACTION_64_BYTES, 23, 2); // bcue_ocitrans
	data |= PPC_BIT(8);                                         // en_marker_ack
	data |= PPC_PLACE(0x7, 18, 3);                              // oci_marker_space
	data |= PPC_BIT(27);                                        // en_slv_fairness
	data |= PPC_BIT(10);                                        // en_second_wrbuf

	write_scom(chip, PU_PBAMODE_SCOM, data);

	/*
	 * Slave 0 (SGPE STOP).  This is a read/write slave in the event that
	 * the STOP functions needs to write to memory.
	 */

	data = 0;
	data |= PPC_BIT(0);                                          // enable
	data |= PPC_PLACE(OCI_MASTER_ID_SGPE, 1, 3);                 // mid_match_value
	data |= PPC_PLACE(OCI_MASTER_ID_MASK_ALL, 5, 3);             // mid_care_mask
	data |= PPC_PLACE(PBA_READ_TTYPE_CL_RD_NC, 15, 1);           // read_ttype
	data |= PPC_PLACE(PBA_READ_PREFETCH_NONE, 16, 2);            // read_prefetch_ctl
	data |= PPC_PLACE(PBA_WRITE_TTYPE_DMA_PR_WR, 8, 3);          // write_ttype
	data |= PPC_PLACE(PBA_WRITE_GATHER_TIMEOUT_2_PULSES, 25, 3); // wr_gather_timeout
	data |= PPC_BIT(20);                                         // buf_alloc_a
	data |= PPC_BIT(21);                                         // buf_alloc_b
	data |= PPC_BIT(22);                                         // buf_alloc_c
	data |= PPC_BIT(19);                                         // buf_alloc_w

	write_scom(chip, PU_PBASLVCTL0_SCOM, data);

	/*
	 * Slave 1 (GPE 1, PPC405 booting).  This is a read/write slave.  Write gathering is
	 * allowed, but with the shortest possible timeout.
	 */

	data = 0;
	data |= PPC_BIT(0);                                          // enable
	data |= PPC_PLACE(OCI_MASTER_ID_ICU, 1, 3);                  // mid_match_value
	data |= PPC_PLACE(OCI_MASTER_ID_ICU, 5, 3);                  // mid_care_mask
	data |= PPC_PLACE(PBA_READ_TTYPE_CL_RD_NC, 15, 1);           // read_ttype
	data |= PPC_PLACE(PBA_READ_PREFETCH_NONE, 16, 2);            // read_prefetch_ctl
	data |= PPC_PLACE(PBA_WRITE_TTYPE_DMA_PR_WR, 8, 3);          // write_ttype
	data |= PPC_PLACE(PBA_WRITE_GATHER_TIMEOUT_2_PULSES, 25, 3); // wr_gather_timeout
	data |= PPC_BIT(20);                                         // buf_alloc_a
	data |= PPC_BIT(21);                                         // buf_alloc_b
	data |= PPC_BIT(22);                                         // buf_alloc_c
	data |= PPC_BIT(19);                                         // buf_alloc_w

	write_scom(chip, PU_PBASLVCTL1_SCOM, data);

	/*
	 * Slave 2 (PGPE Boot, Pstates/WOF).  This is a read/write slave.  Write gethering is
	 * allowed, but with the shortest possible timeout. This slave is
	 * effectively disabled soon after IPL.
	 */

	data = 0;
	data |= PPC_BIT(0);                                          // enable
	data |= PPC_PLACE(OCI_MASTER_ID_PGPE, 1, 3);                 // mid_match_value
	data |= PPC_PLACE(OCI_MASTER_ID_MASK_ALL, 5, 3);             // mid_care_mask
	data |= PPC_PLACE(PBA_READ_TTYPE_CL_RD_NC, 15, 1);           // read_ttype
	data |= PPC_PLACE(PBA_READ_PREFETCH_NONE, 16, 2);            // read_prefetch_ctl
	data |= PPC_PLACE(PBA_WRITE_TTYPE_DMA_PR_WR, 8, 3);          // write_ttype
	data |= PPC_PLACE(PBA_WRITE_GATHER_TIMEOUT_2_PULSES, 25, 3); // wr_gather_timeout
	data |= PPC_BIT(20);                                         // buf_alloc_a
	data |= PPC_BIT(21);                                         // buf_alloc_b
	data |= PPC_BIT(22);                                         // buf_alloc_c
	data |= PPC_BIT(19);                                         // buf_alloc_w

	write_scom(chip, PU_PBASLVCTL2_SCOM, data);

	/* Slave 3 is not modified by this function, because it is owned by SBE */
}

static void pba_reset(uint8_t chip)
{
	long time;
	/* Stopping Block Copy Download Engine
	*0x00068010                   // undocumented, PU_BCDE_CTL_SCOM
		[all] 0
		[0]   1
	*/
	write_scom(chip, 0x00068010, PPC_BIT(0));

	/* Stopping Block Copy Upload Engine
	*0x00068015                   // undocumented, PU_BCUE_CTL_SCOM
		[all] 0
		[0]   1
	*/
	write_scom(chip, 0x00068015, PPC_BIT(0));

	/* Polling on, to verify that BCDE & BCUE are indeed stopped
	timeout(256*256us):
		*0x00068012                   // undocumented, PU_BCDE_STAT_SCOM
		  [0] PBA_BC_STAT_RUNNING?
		*0x00068017                   // undocumented, PU_BCUE_STAT_SCOM
		  [0] PBA_BC_STAT_RUNNING?
		if both bits are clear: break
	*/
	time = wait_us(256*256,
	               (((read_scom(chip, 0x00068012) & PPC_BIT(0)) == 0) &&
	                ((read_scom(chip, 0x00068017) & PPC_BIT(0)) == 0)));

	if (!time)
		die("Timed out waiting for stopping of BCDE/BCUE\n");

	/* Clear the BCDE and BCUE stop bits */
	write_scom(chip, 0x00068010, 0);
	write_scom(chip, 0x00068015, 0);

	/* Reset each slave and wait for completion
	timeout(16*1us):
	  // This write is inside the timeout loop. I don't know if this will cause slaves to reset
	  // on each iteration or not, but this is how it is done in hostboot.
	  *0x00068001                 // undocumented, PU_PBASLVRST_SCOM
		[all] 0
		[0]   1     // reset?
		[1-2] sl
	  if *0x00068001[4 + sl] == 0: break      // 4 + sl: reset in progress?
	if *0x00068001[8 + sl]: die()             // 8 + sl: busy?
	*/
	for (int sl = 0; sl < 3; sl++) {	// Fourth is owned by SBE, do not reset
		time = wait_us(16,
		               (write_scom(chip, 0x00068001, PPC_BIT(0) | PPC_PLACE(sl, 1, 2)),
		                (read_scom(chip, 0x00068001) & PPC_BIT(4 + sl)) == 0));

		if (!time || read_scom(chip, 0x00068001) & PPC_BIT(8 + sl))
			die("Timed out waiting for slave %d reset\n", sl);
	}

	/* Reset PBA regs
	*0x00068013                       // undocumented, PU_BCDE_PBADR_SCOM
	*0x00068014                       // undocumented, PU_BCDE_OCIBAR_SCOM
	*0x00068015                       // undocumented, PU_BCUE_CTL_SCOM
	*0x00068016                       // undocumented, PU_BCUE_SET_SCOM
	*0x00068018                       // undocumented, PU_BCUE_PBADR_SCOM
	*0x00068019                       // undocumented, PU_BCUE_OCIBAR_SCOM
	*0x00068026                       // undocumented, PU_PBAXSHBR0_SCOM
	*0x0006802A                       // undocumented, PU_PBAXSHBR1_SCOM
	*0x00068027                       // undocumented, PU_PBAXSHCS0_SCOM
	*0x0006802B                       // undocumented, PU_PBAXSHCS1_SCOM
	*0x00068004                       // undocumented, PU_PBASLVCTL0_SCOM
	*0x00068005                       // undocumented, PU_PBASLVCTL1_SCOM
	*0x00068006                       // undocumented, PU_PBASLVCTL2_SCOM
	BRIDGE.PBA.PBAFIR                 // 0x05012840
	BRIDGE.PBA.PBAERRRPT0             // 0x0501284C
	  [all] 0
	*/
	write_scom(chip, 0x00068013, 0);
	write_scom(chip, 0x00068014, 0);
	write_scom(chip, 0x00068015, 0);
	write_scom(chip, 0x00068016, 0);
	write_scom(chip, 0x00068018, 0);
	write_scom(chip, 0x00068019, 0);
	write_scom(chip, 0x00068026, 0);
	write_scom(chip, 0x0006802A, 0);
	write_scom(chip, 0x00068027, 0);
	write_scom(chip, 0x0006802B, 0);
	write_scom(chip, 0x00068004, 0);
	write_scom(chip, 0x00068005, 0);
	write_scom(chip, 0x00068006, 0);
	write_scom(chip, 0x05012840, 0);
	write_scom(chip, 0x0501284C, 0);

	/* Perform non-zero reset operations
	BRIDGE.PBA.PBACFG                 // 0x0501284B
	  [all] 0
	  [38]  PBACFG_CHSW_DIS_GROUP_SCOPE = 1
	*/
	write_scom(chip, 0x0501284B, PPC_BIT(38));

	/*
	*0x00068021                       // Undocumented, PU_PBAXCFG_SCOM
	  [all] 0
	  [2]   1   // PBAXCFG_SND_RESET?
	  [3]   1   // PBAXCFG_RCV_RESET?
	*/
	write_scom(chip, PU_PBAXCFG_SCOM, PPC_BIT(2) | PPC_BIT(3));

	pba_slave_setup_runtime_phase(chip);
}

static void stop_gpe_init(uint8_t chip, struct homer_st *homer)
{
	/* First check if SGPE_ACTIVE is not set in OCCFLAG register
	if (TP.TPCHIP.OCC.OCI.OCB.OCB_OCI_OCCFLG[8] == 1):        // 0x0006C08A
	  TP.TPCHIP.OCC.OCI.OCB.OCB_OCI_OCCFLG (CLEAR)            // 0x0006C08B
		[all] 0
		[8]   1       // SGPE_ACTIVE, bits in this register are defined by OCC firmware
	*/
	if (read_scom(chip, 0x0006C08A) & PPC_BIT(8)) {
		printk(BIOS_WARNING, "SGPE_ACTIVE is set in OCCFLAG register, clearing it\n");
		write_scom(chip, 0x0006C08B, PPC_BIT(8));
	}

	/*
	 * Program SGPE IVPR
	 * ATTR_STOPGPE_BOOT_COPIER_IVPR_OFFSET is set in updateGpeAttributes() in 15.1
	TP.TPCHIP.OCC.OCI.GPE3.GPEIVPR                            // 0x00066001
	  [all]   0
	  [0-31]  GPEIVPR_IVPR = ATTR_STOPGPE_BOOT_COPIER_IVPR_OFFSET
			  // Only bits [0-22] are actually defined, meaning IVPR must be aligned to 512B
	*/
	uint32_t ivpr = 0x80000000 + homer->qpmr.sgpe.header.l1_offset +
	                offsetof(struct homer_st, qpmr);
	write_scom(chip, 0x00066001, PPC_PLACE(ivpr, 0, 32));

	/* Program XCR to ACTIVATE SGPE
	TP.TPCHIP.OCC.OCI.GPE3.GPENXIXCR                          // 0x00066010
	  [all] 0
	  [1-3] PPE_XIXCR_XCR = 6     // hard reset
	TP.TPCHIP.OCC.OCI.GPE3.GPENXIXCR                          // 0x00066010
	  [all] 0
	  [1-3] PPE_XIXCR_XCR = 4     // toggle XSR[TRH]
	TP.TPCHIP.OCC.OCI.GPE3.GPENXIXCR                          // 0x00066010
	  [all] 0
	  [1-3] PPE_XIXCR_XCR = 2     // resume
	*/
	write_scom(chip, 0x00066010, PPC_PLACE(6, 1, 3));
	write_scom(chip, 0x00066010, PPC_PLACE(4, 1, 3));
	write_scom(chip, 0x00066010, PPC_PLACE(2, 1, 3));

	/*
	 * Now wait for SGPE to not be halted and for the HCode to indicate to be
	 * active.
	 * Warning: consts names in hostboot say timeouts are in ms, but code treats
	 * it as us. With debug output it takes much more than 20us between reads
	 * (~150us) and passes on 5th pass, which gives ~600us, +/- 150us on 4-core
	 * CPU (4 active CMEs).
	timeout(125*20us):
	  if ((TP.TPCHIP.OCC.OCI.OCB.OCB_OCI_OCCFLG[8] == 1) &&     // 0x0006C08A
		  (TP.TPCHIP.OCC.OCI.GPE3.GPEXIXSR[0] == 0)): break     // 0x00066021
	*/
	long time = wait_us(125*20, ((read_scom(chip, 0x0006C08A) & PPC_BIT(8)) &&
	                             !(read_scom(chip, 0x00066021) & PPC_BIT(0))));

	if (!time)
		die("Timeout while waiting for SGPE activation\n");
}

static uint64_t get_available_cores(uint8_t chip, int *me)
{
	uint64_t ret = 0;
	for (int i = 0; i < MAX_CORES_PER_CHIP; i++) {
		uint64_t val = read_scom_for_chiplet(chip, EC00_CHIPLET_ID + i, 0xF0040);
		if (val & PPC_BIT(0)) {
			printk(BIOS_SPEW, "Core %d is functional%s\n", i,
			       (val & PPC_BIT(1)) ? "" : " and running");

			ret |= PPC_BIT(i);
			if (((val & PPC_BIT(1)) == 0) && me != NULL)
				*me = i;
		}
	}
	return ret;
}

/* TODO: similar is used in 13.3. Add missing parameters and make it public? */
static void psu_command(uint8_t flags, long time)
{
	/* TP.TPCHIP.PIB.PSU.PSU_SBE_DOORBELL_REG */
	if (read_scom(0, 0x000D0060) & PPC_BIT(0))
		die("MBOX to SBE busy, this should not happen\n");

	if (read_scom(0, 0x000D0063) & PPC_BIT(0)) {
		printk(BIOS_WARNING, "SBE to Host doorbell already active, clearing it\n");
		write_scom(0, 0x000D0064, ~PPC_BIT(0));
	}

	/* https://github.com/open-power/hostboot/blob/master/src/include/usr/sbeio/sbe_psudd.H#L418 */
	/* TP.TPCHIP.PIB.PSU.PSU_HOST_SBE_MBOX0_REG */
	/* REQUIRE_RESPONSE, CLASS_CORE_STATE, CMD_CONTROL_DEADMAN_LOOP, flags */
	write_scom(0, 0x000D0050, 0x000001000000D101 | PPC_PLACE(flags, 24, 8));

	/* TP.TPCHIP.PIB.PSU.PSU_HOST_SBE_MBOX0_REG */
	write_scom(0, 0x000D0051, time);

	/* Ring the host->SBE doorbell */
	/* TP.TPCHIP.PIB.PSU.PSU_SBE_DOORBELL_REG_OR */
	write_scom(0, 0x000D0062, PPC_BIT(0));

	/* Wait for response */
	/* TP.TPCHIP.PIB.PSU.PSU_HOST_DOORBELL_REG */
	time = wait_ms(time, read_scom(0, 0x000D0063) & PPC_BIT(0));

	if (!time)
		die("Timed out while waiting for SBE response\n");

	/* Clear SBE->host doorbell */
	/* TP.TPCHIP.PIB.PSU.PSU_HOST_DOORBELL_REG_AND */
	write_scom(0, 0x000D0064, ~PPC_BIT(0));
}

#define DEADMAN_LOOP_START	0x0001
#define DEADMAN_LOOP_STOP	0x0002

static void block_wakeup_int(int core, int state)
{
	// TP.TPCHIP.NET.PCBSLEC14.PPMC.PPM_COMMON_REGS.PPM_GPMMR		// 0x200F0100
	/* Depending on requested state we write to SCOM1 (CLEAR) or SCOM2 (OR). */
	uint64_t scom = state ? 0x200F0102 : 0x200F0101;

	write_scom_for_chiplet(0, EC00_CHIPLET_ID + core, 0x200F0108, PPC_BIT(1));
	/* Register is documented, but its bits are reserved... */
	write_scom_for_chiplet(0, EC00_CHIPLET_ID + core, scom, PPC_BIT(6));

	write_scom_for_chiplet(0, EC00_CHIPLET_ID + core, 0x200F0107, PPC_BIT(1));
}

/*
 * Some time will be lost between entering and exiting STOP 15, but we don't
 * have a way of calculating it. In theory we could read tick count from one of
 * the auxiliary chips (SBE, SGPE), but accessing those and converting to the
 * frequency of TB may take longer than sleep took.
 */
struct save_state {
	uint64_t r1;	/* stack */
	uint64_t r2;	/* TOC */
	uint64_t msr;
	uint64_t nia;
	uint64_t tb;
	uint64_t lr;
} sstate;

static void cpu_winkle(void)
{
	uint64_t lpcr = read_spr(SPR_LPCR);
	/*
	 * Clear {External, Decrementer, Other} Exit Enable and Hypervisor
	 * Decrementer Interrupt Conditionally Enable
	 */
	lpcr &= ~(SPR_LPCR_EEE | SPR_LPCR_DEE | SPR_LPCR_OEE | SPR_LPCR_HDICE);
	/*
	 * Set Hypervisor Virtualization Interrupt Conditionally Enable
	 * and Hypervisor Virtualization Exit Enable
	 */
	lpcr |= SPR_LPCR_HVICE | SPR_LPCR_HVEE;
	write_spr(SPR_LPCR, lpcr);
	write_spr(SPR_PSSCR, 0x00000000003F00FF);
	sstate.msr = read_msr();

	/*
	 * Cannot clobber:
	 * - r1 (stack) - reloaded from sstate
	 * - r2 (TOC aka PIC register) - reloaded from sstate
	 * - r3 (address of sstate) - storage duration limited to block below
	 */
	{
		register void *r3 asm ("r3") = &sstate;
		asm volatile("std      1, 0(%0)\n"
		             "std      2, 8(%0)\n"
		             "mflr     1\n"
		             "std      1, 40(%0)\n"
		             "lnia     1\n"
		             "__tmp_nia:"
		             "addi     1, 1, wakey - __tmp_nia\n"
		             "std      1, 24(%0)\n"
		             "mftb     1\n"
		             "std      1, 32(%0)\n"  /* TB - save as late as possible */
		             "sync\n"
		             "stop\n"
		             "wakey:\n"
		             : "+r"(r3) ::
		             "r0", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11",
		             "r12", "r13", "r14", "r15", "r16", "r17", "r18", "r19",
		             "r20", "r21", "r22", "r23", "r24", "r25", "r26", "r27",
		             "r28", "r29", "r30", "r31", "memory", "cc");
	}

	/*
	 * Hostboot restored two additional registers at this point: LPCR and PSSCR.
	 *
	 * LPCR was restored from core self-restore region, coreboot won't need to
	 * change it unless it does delays using decrementer, as it did in romstage.
	 *
	 * PSSCR won't be used before next 'stop' instruction, which won't happen
	 * before new settings are written by the payload.
	 */

	/*
	 * Timing facilities were lost, this includes DEC register. Because during
	 * self-restore Large Decrementer was disabled for few instructions, value
	 * of DEC is trimmed to 32 bits. Restore it to something bigger, otherwise
	 * interrupt would arrive in ~4 seconds.
	 */
	write_spr(SPR_DEC, SPR_DEC_LONGEST_TIME);
}

static void istep_16_1(int this_core)
{
	report_istep(16,1);
	/*
	 * Wait time 10.5 sec, anything larger than 10737 ms can cause overflow on
	 * SBE side of the timeout calculations.
	 */
	long time = 10500;

	/*
	 * Debugging aid - 0xE40 is Hypervisor Emulation Assistance vector. It is
	 * taken when processor tries to execute unimplemented instruction. All 0s
	 * is (and will always be) such an instruction, meaning we will get here
	 * when processor jumps into uninitialized memory. If this instruction were
	 * also uninitialized, processor would hit another exception and again jump
	 * here. This time, however, it would overwrite original HSRR0 value with
	 * 0xE40. Instruction below is 'b .'. This way HSRR0 will retain its value
	 * - address of instruction which generated this exception. It can be then
	 * read with pdbg.
	 */
	*(volatile uint32_t *)0xE40 = 0x48000000;

	configure_xive(this_core);

	/*
	 * This will request SBE to wake us up after we enter STOP 15. Hopefully
	 * we will come back to the place where we were before.
	 */
	printk(BIOS_DEBUG, "XIVE configured, entering dead man loop\n");
	psu_command(DEADMAN_LOOP_START, time);

	block_wakeup_int(this_core, 1);

	cpu_winkle();

	/*
	 * SBE sets this doorbell bit when it finishes its part of STOP 15 wakeup.
	 * No need to handle the timeout, if it happens, SBE will checkstop the
	 * system anyway.
	 */
	wait_us(time, read_scom(0, 0x000D0063) & PPC_BIT(2));

	write_scom(0, 0x000D0064, ~PPC_BIT(2));

	/*
	 * This tells SBE that we were properly awoken. Hostboot uses default
	 * timeout of 90 seconds, but if SBE doesn't answer in 10 there is no reason
	 * to believe it will answer at all.
	 */
	psu_command(DEADMAN_LOOP_STOP, time);

	// core_checkstop_helper_hwp(..., true)
	//     p9_core_checkstop_handler(___, true)
	// core_checkstop_helper_homer()
	//     p9_stop_save_scom() and others
}

/* Loads OCC Image from PNOR into HOMER */
static void load_occ_image_to_homer(struct homer_st *homer)
{
	struct mmap_helper_region_device mdev = {0};

	/*
	 * This will work as long as we don't call mmap(). mmap() calls
	 * mem_poll_alloc() which doesn't check if mdev->pool is valid or at least
	 * not NULL.
	 */
	mount_part_from_pnor("OCC", &mdev);

	rdev_readat(&mdev.rdev, &homer->occ_host_area, 0, 1 * MiB);
}

/* Writes information about the host to be read by OCC */
static void load_host_data_to_homer(uint8_t chip, struct homer_st *homer)
{
	enum {
		OCC_HOST_DATA_VERSION = 0x00000090,
		USE_PSIHB_COMPLEX = 0x00000001,
	};

	struct occ_host_config *config_data =
		(void *)&homer->occ_host_area[HOMER_OFFSET_TO_OCC_HOST_DATA];

	config_data->version = OCC_HOST_DATA_VERSION;
	config_data->nest_freq = powerbus_cfg(chip)->fabric_freq;
	config_data->interrupt_type = USE_PSIHB_COMPLEX;
	config_data->is_fir_master = false;
	config_data->is_smf_mode = false;
}

static void load_pm_complex(uint8_t chip, struct homer_st *homer)
{
	/*
	 * Hostboot resets OCC here, but we haven't started it yet, so reset
	 * shouldn't be necessary.
	 */

	/* OCC image is pre-loaded for us earlier */

	load_host_data_to_homer(chip, homer);
}

static void pm_corequad_init(uint8_t chip, uint64_t cores)
{
	enum {
		EQ_QPPM_QPMMR_CLEAR = 0x100F0104,
		EQ_QPPM_ERR = 0x100F0121,
		EQ_QPPM_ERRMSK = 0x100F0122,
		C_CPPM_CPMMR_CLEAR = 0x200F0107,
		C_CPPM_ERR = 0x200F0121,
		C_CPPM_CSAR_CLEAR = 0x200F0139,
		C_CPPM_ERRMSK = 0x200F0122,
		DOORBELLS_COUNT = 4,
	};

	const uint64_t CME_DOORBELL_CLEAR[DOORBELLS_COUNT] = {
		0x200F0191, 0x200F0195, 0x200F0199, 0x200F019D
	};

	/* XXX: this is supposed to be stored by pm_corequad_reset()
	 *      ATTR_QUAD_PPM_ERRMASK and ATTR_CORE_PPM_ERRMASK.
	 *      If there was no reset, no need to set it? */
	uint32_t err_mask = 0;

	for (int quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		chiplet_id_t quad_chiplet = EP00_CHIPLET_ID + quad;

		if (!IS_EQ_FUNCTIONAL(quad, cores))
			continue;

		/*
		 * Setup the Quad PPM Mode Register
		 * Clear the following bits:
		 * 0          : Force FSAFE
		 * 1  - 11    : FSAFE
		 * 12         : Enable FSAFE on heartbeat loss
		 * 13         : Enable DROOP protect upon heartbeat loss
		 * 14         : Enable PFETs upon iVRMs dropout
		 * 18 - 19    : PCB interrupt
		 * 20,22,24,26: InterPPM Ivrm/Aclk/Vdata/Dpll enable
		 */
		write_scom_for_chiplet(chip, quad_chiplet, EQ_QPPM_QPMMR_CLEAR,
				       PPC_BIT(0) |
				       PPC_BITMASK(1, 11) |
				       PPC_BIT(12) |
				       PPC_BIT(13) |
				       PPC_BIT(14) |
				       PPC_BITMASK(18, 19) |
				       PPC_BIT(20) |
				       PPC_BIT(22) |
				       PPC_BIT(24) |
				       PPC_BIT(26));

		/* Clear QUAD PPM ERROR Register */
		write_scom_for_chiplet(chip, quad_chiplet, EQ_QPPM_ERR, 0);

		/* Restore Quad PPM Error Mask */
		err_mask = 0xFFFFFF00; // from Hostboot's log
		write_scom_for_chiplet(chip, quad_chiplet, EQ_QPPM_ERRMSK,
					PPC_PLACE(err_mask, 0, 32));

		for (int core = quad * 4; core < (quad + 1) * 4; ++core) {
			chiplet_id_t core_chiplet = EC00_CHIPLET_ID + core;

			/* Clear the Core PPM CME DoorBells */
			for (int i = 0; i < DOORBELLS_COUNT; ++i)
				write_scom_for_chiplet(chip, core_chiplet, CME_DOORBELL_CLEAR[i],
						       PPC_BITMASK(0, 63));

			/*
			 * Setup Core PPM Mode register
			 *
			 * Clear the following bits:
			 * 1      : PPM Write control override
			 * 11     : Block interrupts
			 * 12     : PPM response for CME error
			 * 14     : enable pece
			 * 15     : cme spwu done dis
                         *
			 * Other bits are Init or Reset by STOP Hcode and, thus, not touched
			 * here:
			 * 0      : PPM Write control
			 * 9      : FUSED_CORE_MODE
			 * 10     : STOP_EXIT_TYPE_SEL
			 * 13     : WKUP_NOTIFY_SELECT
			 */
			write_scom_for_chiplet(chip, core_chiplet, C_CPPM_CPMMR_CLEAR,
					       PPC_BIT(1) |
					       PPC_BIT(11) |
					       PPC_BIT(12) |
					       PPC_BIT(14) |
					       PPC_BIT(15));

			/* Clear Core PPM Errors */
			write_scom_for_chiplet(chip, core_chiplet, C_CPPM_ERR, 0);

			/*
			 * Clear Hcode Error Injection and other CSAR settings:
			 * 27     : FIT_HCODE_ERROR_INJECT
			 * 28     : ENABLE_PSTATE_REGISTRATION_INTERLOCK
			 * 29     : DISABLE_CME_NACK_ON_PROLONGED_DROOP
			 * 30     : PSTATE_HCODE_ERROR_INJECT
			 * 31     : STOP_HCODE_ERROR_INJECT
			 *
			 * DISABLE_CME_NACK_ON_PROLONGED_DROOP is NOT cleared
			 * as this is a persistent, characterization setting.
			 */
			write_scom_for_chiplet(chip, core_chiplet, C_CPPM_CSAR_CLEAR,
					       PPC_BIT(27) |
					       PPC_BIT(28) |
					       PPC_BIT(30) |
					       PPC_BIT(31));

			/* Restore CORE PPM Error Mask */
			err_mask = 0xFFF00000; // from Hostboot's log
			write_scom_for_chiplet(chip, core_chiplet, C_CPPM_ERRMSK,
					       PPC_PLACE(err_mask, 0, 32));
		}
	}
}

static void pstate_gpe_init(uint8_t chip, struct homer_st *homer, uint64_t cores)
{
	enum {
		/* The following constants hold approximate values */
		PGPE_TIMEOUT_MS  = 500,
		PGPE_POLLTIME_MS = 20,
		TIMEOUT_COUNT    = PGPE_TIMEOUT_MS / PGPE_POLLTIME_MS,

		EQ_QPPM_QPMMR = 0x100F0103,

		PU_GPE2_PPE_XIXCR    = 0x00064010,
		PU_GPE2_PPE_XIDBGPRO = 0x00064015,
		PU_GPE3_PPE_XIDBGPRO = 0x00066015,

		PU_GPE2_GPEIVPR_SCOM    = 0x00064001,
		PU_OCB_OCI_OCCS2_SCOM   = 0x0006C088,
		PU_OCB_OCI_OCCFLG_SCOM2 = 0x0006C08C,
		PU_GPE2_GPETSEL_SCOM    = 0x00064000,

		/* OCC SCRATCH2 */
		PGPE_ACTIVE                 = 0,
		PGPE_PSTATE_PROTOCOL_ACTIVE = 1,

		/* XSR */
		HALTED_STATE = 0,

		/* XCR */
		RESUME         = 2,
		TOGGLE_XSR_TRH = 4,
		HARD_RESET     = 6,
	};

	uint64_t occ_scratch;
	/* ATTR_VDD_AVSBUS_BUSNUM */
	uint8_t avsbus_number = 0;
	/* ATTR_VDD_AVSBUS_RAIL */
	uint8_t avsbus_rail = 0;

	uint64_t ivpr = 0x80000000 + offsetof(struct homer_st, ppmr.l1_bootloader);
	write_scom(chip, PU_GPE2_GPEIVPR_SCOM, ivpr << 32);

	/* Set up the OCC Scratch 2 register before PGPE boot */
	occ_scratch = read_scom(chip, PU_OCB_OCI_OCCS2_SCOM);
	occ_scratch &= ~PPC_BIT(PGPE_ACTIVE);
	occ_scratch &= ~PPC_BITMASK(27, 32);
	occ_scratch |= PPC_PLACE(avsbus_number, 27, 1);
	occ_scratch |= PPC_PLACE(avsbus_rail, 28, 4);
	write_scom(chip, PU_OCB_OCI_OCCS2_SCOM, occ_scratch);

	write_scom(chip, PU_GPE2_GPETSEL_SCOM, 0x1A00000000000000);

	/* OCCFLG2_PGPE_HCODE_FIT_ERR_INJ | OCCFLG2_PGPE_HCODE_PSTATE_REQ_ERR_INJ */
	write_scom(chip, PU_OCB_OCI_OCCFLG2_CLEAR, 0x1100000000);

	printk(BIOS_DEBUG, "Attempting PGPE activation...\n");

	write_scom(chip, PU_GPE2_PPE_XIXCR, PPC_PLACE(HARD_RESET, 1, 3));
	write_scom(chip, PU_GPE2_PPE_XIXCR, PPC_PLACE(TOGGLE_XSR_TRH, 1, 3));
	write_scom(chip, PU_GPE2_PPE_XIXCR, PPC_PLACE(RESUME, 1, 3));

	wait_ms(PGPE_POLLTIME_MS * TIMEOUT_COUNT,
		(read_scom(chip, PU_OCB_OCI_OCCS2_SCOM) & PPC_BIT(PGPE_ACTIVE)) ||
		(read_scom(chip, PU_GPE2_PPE_XIDBGPRO) & PPC_BIT(HALTED_STATE)));

	if (read_scom(chip, PU_OCB_OCI_OCCS2_SCOM) & PPC_BIT(PGPE_ACTIVE))
		printk(BIOS_DEBUG, "PGPE was activated successfully\n");
	else
		die("Failed to activate PGPE\n");

	OCCPstateParmBlock *oppb = (OCCPstateParmBlock *)homer->ppmr.occ_parm_block;
	GlobalPstateParmBlock *gppb = (GlobalPstateParmBlock *)
		&homer->ppmr.pgpe_sram_img[homer->ppmr.header.hcode_len];

	uint32_t safe_mode_freq = oppb->frequency_min_khz / gppb->frequency_step_khz;

	for (int quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		if (!IS_EQ_FUNCTIONAL(quad, cores))
			continue;

		scom_and_or_for_chiplet(chip, EP00_CHIPLET_ID + quad, EQ_QPPM_QPMMR,
					~PPC_BITMASK(1, 11),
					PPC_PLACE(safe_mode_freq, 1, 11));
	}
}

static void pm_pba_init(uint8_t chip)
{
	enum {
		PU_PBACFG = 0x0501284B,
		PU_PBAFIR = 0x05012840,

		PU_PBACFG_CHSW_DIS_GROUP_SCOPE = 38,

		/* These don't have corresponding attributes */
		PBAX_DATA_TIMEOUT                = 0x0,
		PBAX_SND_RETRY_COMMIT_OVERCOMMIT = 0x0,
		PBAX_SND_RETRY_THRESHOLD         = 0x0,
		PBAX_SND_TIMEOUT                 = 0x0,
	};

	uint64_t data = 0;
	/* These group and chip IDs aren't affected by pump mode */
	uint8_t attr_pbax_groupid = 0;
	uint8_t attr_pbax_chipid = chip;
	uint8_t attr_pbax_broadcast_vector = 0;

	/* Assuming ATTR_CHIP_EC_FEATURE_HW423589_OPTION1 == true */
	write_scom(chip, PU_PBACFG, PPC_BIT(PU_PBACFG_CHSW_DIS_GROUP_SCOPE));

	write_scom(chip, PU_PBAFIR, 0);

	data |= PPC_PLACE(attr_pbax_groupid, 4, 4);
	data |= PPC_PLACE(attr_pbax_chipid, 8, 3);
	data |= PPC_PLACE(attr_pbax_broadcast_vector, 12, 8);
	data |= PPC_PLACE(PBAX_DATA_TIMEOUT, 20, 5);
	data |= PPC_PLACE(PBAX_SND_RETRY_COMMIT_OVERCOMMIT, 27, 1);
	data |= PPC_PLACE(PBAX_SND_RETRY_THRESHOLD, 28, 8);
	data |= PPC_PLACE(PBAX_SND_TIMEOUT, 36, 5);
	write_scom(chip, PU_PBAXCFG_SCOM, data);
}

static void pm_pstate_gpe_init(uint8_t chip, struct homer_st *homer, uint64_t cores)
{
	pstate_gpe_init(chip, homer, cores);
	pm_pba_init(chip);
}

/* Generates host configuration vector and updates the value in HOMER */
static void check_proc_config(uint8_t chip, struct homer_st *homer)
{
	uint64_t vector_value = INIT_CONFIG_VALUE;
	uint64_t *conf_vector = (void *)((uint8_t *)&homer->qpmr + QPMR_PROC_CONFIG_POS);

	int mcs_i = 0;

	for (mcs_i = 0; mcs_i < MCS_PER_PROC; mcs_i++) {
		chiplet_id_t nest = mcs_to_nest[mcs_ids[mcs_i]];

		/* MCS_MCFGP and MCS_MCFGPM registers are undocumented, see istep 14.5. */
		if ((read_scom_for_chiplet(chip, nest, 0x0501080A) & PPC_BIT(0)) ||
		    (read_scom_for_chiplet(chip, nest, 0x0501080C) & PPC_BIT(0))) {
			uint8_t pos = MCS_POS + mcs_i;
			*conf_vector |= PPC_BIT(pos);

			/* MCS and MBA/MCA seem to have equivalent values */
			pos = MBA_POS + mcs_i;
			*conf_vector |= PPC_BIT(pos);
		}
	}

	/* TODO: set configuration bits for XBUS, PHB, CAPP, OBUS when their state
	 *       will be available */

	*conf_vector = htobe64(vector_value);
}

static void pm_pss_init(uint8_t chip)
{
	enum {
		PU_SPIPSS_ADC_CTRL_REG0 = 0x00070000,
		PU_SPIPSS_ADC_WDATA_REG = 0x00070010,
		PU_SPIPSS_P2S_CTRL_REG0 = 0x00070040,
		PU_SPIPSS_P2S_WDATA_REG = 0x00070050,
		PU_SPIPSS_100NS_REG     = 0x00070028,
	};

	/*
	 *  0-5   frame size
	 * 12-17  in delay
	 */
	scom_and_or(chip, PU_SPIPSS_ADC_CTRL_REG0,
		    ~PPC_BITMASK(0, 5) & ~PPC_BITMASK(12, 17),
		    PPC_PLACE(0x20, 0, 6));

	/*
	 *  0     adc_fsm_enable    = 1
	 *  1     adc_device        = 0
	 *  2     adc_cpol          = 0
	 *  3     adc_cpha          = 0
	 *  4-13  adc_clock_divider = set to 10Mhz
	 * 14-17  adc_nr_of_frames  = 0x10 (for auto 2 mode)
	 *
	 * Truncating last value to 4 bits gives 0.
	 */
	scom_and_or(chip, PU_SPIPSS_ADC_CTRL_REG0 + 1, ~PPC_BITMASK(0, 17),
		    PPC_BIT(0) | PPC_PLACE(10, 4, 10) | PPC_PLACE(0, 14, 4));

	/*
	 * 0-16  inter frame delay
	 */
	scom_and(chip, PU_SPIPSS_ADC_CTRL_REG0 + 2, ~PPC_BITMASK(0, 16));

	write_scom(chip, PU_SPIPSS_ADC_WDATA_REG, 0);

	/*
	 *  0-5   frame size
	 * 12-17  in delay
	 */
	scom_and_or(chip, PU_SPIPSS_P2S_CTRL_REG0,
		    ~PPC_BITMASK(0, 5) & ~PPC_BITMASK(12, 17),
		    PPC_PLACE(0x20, 0, 6));

	/*
	 *  0     p2s_fsm_enable    = 1
	 *  1     p2s_device        = 0
	 *  2     p2s_cpol          = 0
	 *  3     p2s_cpha          = 0
	 *  4-13  p2s_clock_divider = set to 10Mhz
	 * 17     p2s_nr_of_frames  = 1 (for auto 2 mode)
	 */
	scom_and_or(chip, PU_SPIPSS_P2S_CTRL_REG0 + 1,
		    ~(PPC_BITMASK(0, 13) | PPC_BIT(17)),
		    PPC_BIT(0) | PPC_PLACE(10, 4, 10) | PPC_BIT(17));

	/*
	 * 0-16  inter frame delay
	 */
	scom_and(chip, PU_SPIPSS_P2S_CTRL_REG0 + 2, ~PPC_BITMASK(0, 16));

	write_scom(chip, PU_SPIPSS_P2S_WDATA_REG, 0);

	/*
	 * 0-31  100ns value
	 */
	scom_and_or(chip, PU_SPIPSS_100NS_REG,
		    PPC_BITMASK(0, 31),
		    PPC_PLACE(powerbus_cfg(chip)->fabric_freq / 40, 0, 32));
}

/* Initializes power-management and starts OCC */
static void start_pm_complex(uint8_t chip, struct homer_st *homer, uint64_t cores)
{
	enum { STOP_RECOVERY_TRIGGER_ENABLE = 29 };

	pm_corequad_init(chip, cores);
	pm_pss_init(chip);
	pm_occ_fir_init(chip);
	pm_pba_fir_init(chip);
	stop_gpe_init(chip, homer);
	pm_pstate_gpe_init(chip, homer, cores);

	check_proc_config(chip, homer);
	clear_occ_special_wakeups(chip, cores);
	special_occ_wakeup_disable(chip, cores);
	occ_start_from_mem(chip);

	write_scom(chip, PU_OCB_OCI_OCCFLG2_CLEAR, PPC_BIT(STOP_RECOVERY_TRIGGER_ENABLE));
}

/* Wait for OCC to reach communications checkpoint */
static void wait_for_occ_checkpoint(uint8_t chip)
{
	enum {
		/* Wait up to 15 seconds for OCC to be ready (1500 * 10ms = 15s) */
		US_BETWEEN_READ  = 10000,
		READ_RETRY_LIMIT = 1500,

		OCC_COMM_INIT_COMPLETE = 0x0EFF,
		OCC_INIT_FAILURE       = 0xE000,

		OCC_RSP_SRAM_ADDR = 0xFFFBF000,
	};

	int retry_count = 0;

	while (retry_count++ < READ_RETRY_LIMIT) {
		uint8_t response[8] = { 0x0 };
		uint8_t status;
		uint16_t checkpoint;

		udelay(US_BETWEEN_READ);

		/* Read SRAM response buffer to check for OCC checkpoint */
		readOCCSRAM(chip, OCC_RSP_SRAM_ADDR, (uint64_t *)response, sizeof(response));

		/* Pull status from response (byte 2) */
		status = response[2];

		/* Pull checkpoint from response (bytes 6-7) */
		checkpoint = (response[6] << 8) | response[7];

		if (status == OCC_RC_OCC_INIT_CHECKPOINT &&
		    checkpoint == OCC_COMM_INIT_COMPLETE)
			/* Success */
			return;

		if ((checkpoint & OCC_INIT_FAILURE) == OCC_INIT_FAILURE ||
		    status == OCC_RC_INIT_FAILURE)
			die("OCC initialization has failed\n");
	}

	die("Waiting for OCC initialization checkpoint has timed out.\n");
}

static void build_occ_cmd(struct homer_st *homer, uint8_t occ_cmd, uint8_t seq_num,
			  const uint8_t *data, uint16_t data_len)
{
	uint8_t *cmd_buf = &homer->occ_host_area[OCC_CMD_ADDR];
	uint16_t cmd_len = 0;
	uint16_t checksum = 0;
	uint16_t i = 0;

	cmd_buf[cmd_len++] = seq_num;
	cmd_buf[cmd_len++] = occ_cmd;
	cmd_buf[cmd_len++] = (data_len >> 8) & 0xff;
	cmd_buf[cmd_len++] = data_len & 0xff;
	memcpy(&cmd_buf[cmd_len], data, data_len);
	cmd_len += data_len;

	for (i = 0; i < cmd_len; ++i)
		checksum += cmd_buf[i];
	cmd_buf[cmd_len++] = (checksum >> 8) & 0xff;
	cmd_buf[cmd_len++] = checksum & 0xff;

	/*
	 * When the P8 processor writes to memory (such as the HOMER) there is
	 * no certainty that the writes happen in order or that they have
	 * actually completed by the time the instructions complete. 'sync'
	 * is a memory barrier to ensure the HOMER data has actually been made
	 * consistent with respect to memory, so that if the OCC were to read
	 * it they would see all of the data. Otherwise, there is potential
	 * for them to get stale or incomplete data.
	 */
	asm volatile("sync" ::: "memory");
}

static void wait_for_occ_response(struct homer_st *homer, uint32_t timeout_sec,
				  uint8_t seq_num)
{
	enum {
		/*
		 * With two CPUs OCC polls were failing with this set to 10 or 20 us.
		 * Apparently, checks performed by the code might not guarantee
		 * that poll data is available in full (checksum doesn't match).
		 *
		 * With one CPU wait_for_occ_status() reports OCC is asking for PCAP
		 * configuration data if *this* delay (not the one in wait_for_occ_status)
		 * is small (50 us or smaller), 100 us seems fine.
		 *
		 * Something is wrong with synchronization and huge delays in Hostboot
		 * might be hiding the issue.
		 */
		OCC_RSP_SAMPLE_TIME_US = 100,
		OCC_COMMAND_IN_PROGRESS = 0xFF,
	};

	const uint8_t *rsp_buf = &homer->occ_host_area[OCC_RSP_ADDR];

	long timeout_us = timeout_sec * USECS_PER_SEC;
	if (timeout_sec == 0)
		timeout_us = OCC_RSP_SAMPLE_TIME_US;

	while (timeout_us >= 0) {
		/*
		 * 1. When OCC receives the command, it will set the status to
		 *    COMMAND_IN_PROGRESS.
		 * 2. When the response is ready OCC will update the full
		 *    response buffer (except the status)
		 * 3. The status field is updated last to indicate response ready
		 *
		 * Note: Need to check the sequence number to be sure we are
		 *       processing the expected response
		 */
		if (rsp_buf[2] != OCC_COMMAND_IN_PROGRESS && rsp_buf[0] == seq_num) {
			/*
			 * Need an 'isync' here to ensure that previous instructions
			 * have completed before the code continues on. This is a type
			 * of read-barrier.  Without this the processor can do
			 * speculative reads of the HOMER data and you can actually
			 * get stale data as part of the instructions that happen
			 * afterwards. Another 'weak consistency' issue.
			 */
			asm volatile("isync" ::: "memory");

			/* OCC must have processed the command */
			break;
		}

		if (timeout_us > 0) {
			/* Delay before the next check */
			long sleep_us = OCC_RSP_SAMPLE_TIME_US;
			if (timeout_us < sleep_us)
				sleep_us = timeout_us;

			udelay(sleep_us);
			timeout_us -= sleep_us;
		} else {
			/* Time expired */
			die("Timed out while waiting for OCC response\n");
		}
	}
}

static bool parse_occ_response(struct homer_st *homer, uint8_t occ_cmd,
			       uint8_t *status, uint8_t *seq_num,
			       uint8_t *response, uint32_t *response_len)
{
	uint16_t index = 0;
	uint16_t data_len = 0;
	uint16_t checksum = 0;
	uint16_t i = 0;

	const uint8_t *rsp_buf = &homer->occ_host_area[OCC_RSP_ADDR];

	*seq_num = rsp_buf[index++];
	index += 1; /* command */
	*status = rsp_buf[index++];

	data_len = *(uint16_t *)&rsp_buf[index];
	index += 2;

	if (data_len > 0) {
		uint16_t copy_size = data_len;
		if (copy_size > *response_len)
			copy_size = *response_len;

		memcpy(response, &rsp_buf[index], copy_size);
		*response_len = copy_size;

		index += data_len;
	}

	for (i = 0; i < index; ++i)
		checksum += rsp_buf[i];

	if (checksum != *(uint16_t *)&rsp_buf[index]) {
		printk(BIOS_WARNING, "OCC response for 0x%02x has invalid checksum\n",
		       occ_cmd);
		return false;
	}

	if (*status != OCC_RC_SUCCESS) {
		printk(BIOS_WARNING, "0x%02x OCC command failed with an error code: 0x%02x\n",
		       occ_cmd, *status);
		return false;
	}

	return true;
}

static bool write_occ_cmd(uint8_t chip, struct homer_st *homer, uint8_t occ_cmd,
			  const uint8_t *data, uint16_t data_len,
			  uint8_t *response, uint32_t *response_len)
{
	static uint8_t cmd_seq_num;

	uint8_t status = 0;
	uint8_t rsp_seq_num = 0;

	++cmd_seq_num;
	/* Do not use 0 for sequence number */
	if (cmd_seq_num == 0)
		++cmd_seq_num;

	build_occ_cmd(homer, occ_cmd, cmd_seq_num, data, data_len);
	/* Sender: HTMGT; command: Command Write Attention */
	write_occ_command(chip, 0x1001000000000000);

	/* Wait for OCC to process command and send response (timeout is the
	 * same for all commands) */
	wait_for_occ_response(homer, 20, cmd_seq_num);

	if (!parse_occ_response(homer, occ_cmd, &status, &rsp_seq_num, response,
				response_len)) {
		/* Statuses of 0xE0-EF are reserved for OCC exceptions */
		if ((status & 0xF0) == 0xE0)
			printk(BIOS_WARNING,
			       "OCC exception occurred while running 0x%02x command\n",
			       occ_cmd);

		if (console_log_level(BIOS_WARNING)) {
			printk(BIOS_WARNING, "Received OCC response:\n");
			hexdump(response, *response_len);
			printk(BIOS_WARNING, "Failed to parse OCC response\n");
		}
		return false;
	}

	if (rsp_seq_num != cmd_seq_num) {
		printk(BIOS_WARNING,
		       "Received OCC response for a wrong command while running 0x%02x\n",
		       occ_cmd);
		return false;
	}

	return true;
}

static void send_occ_cmd(uint8_t chip, struct homer_st *homer, uint8_t occ_cmd,
			 const uint8_t *data, uint16_t data_len,
			 uint8_t *response, uint32_t *response_len)
{
	enum { MAX_TRIES = 2 };

	uint8_t i = 0;

	for (i = 0; i < MAX_TRIES; ++i) {
		if (write_occ_cmd(chip, homer, occ_cmd, data, data_len, response, response_len))
			break;

		if (i < MAX_TRIES - 1)
			printk(BIOS_DEBUG, "Retrying running OCC command 0x%02x\n", occ_cmd);
	}

	if (i == MAX_TRIES)
		die("Failed running OCC command 0x%02x %d times\n", occ_cmd, MAX_TRIES);
}

/* Reports OCC error to the user and clears it on OCC's side */
static void handle_occ_error(uint8_t chip, struct homer_st *homer,
			     const struct occ_poll_response *response)
{
	static uint8_t error_log_buf[4096];

	uint16_t error_length = response->error_length;

	const uint8_t clear_log_data[4] = {
		0x01, // Version
		response->error_id,
		response->error_source,
		0x00  // Reserved
	};
	uint32_t response_len = 0;

	if (error_length > sizeof(error_log_buf)) {
		printk(BIOS_WARNING, "Truncating OCC error log from %d to %ld bytes\n",
		       error_length, sizeof(error_log_buf));
		error_length = sizeof(error_log_buf);
	}

	readOCCSRAM(chip, response->error_address, (uint64_t *)error_log_buf, error_length);

	if (console_log_level(BIOS_WARNING)) {
		printk(BIOS_WARNING, "OCC error log:\n");
		hexdump(error_log_buf, error_length);
	}

	/* Confirm to OCC that we've read the log */
	send_occ_cmd(chip, homer, OCC_CMD_CLEAR_ERROR_LOG,
		     clear_log_data, sizeof(clear_log_data),
		     NULL, &response_len);
}

static void poll_occ(uint8_t chip, struct homer_st *homer,
		     bool flush_all_errors, struct occ_poll_response *response)
{
	enum { OCC_POLL_DATA_MIN_SIZE = 40 };

	uint8_t max_more_errors = 10;
	while (true) {
		const uint8_t poll_data[1] = { 0x20 /*version*/ };
		uint32_t response_len = sizeof(*response);

		send_occ_cmd(chip, homer, OCC_CMD_POLL, poll_data, sizeof(poll_data),
			     (uint8_t *)response, &response_len);

		if (response_len < OCC_POLL_DATA_MIN_SIZE)
			die("Invalid data length");

		if (!flush_all_errors)
			break;

		if (response->error_id == 0)
			break;

		handle_occ_error(chip, homer, response);

		--max_more_errors;
		if (max_more_errors == 0) {
			if (console_log_level(BIOS_WARNING)) {
				printk(BIOS_WARNING, "Last OCC poll response:\n");
				hexdump(response, response_len);
			}
			die("Hit too many errors on polling OCC\n");
		}
	}
}

static void wait_for_occ_status(uint8_t chip, struct homer_st *homer, uint8_t status_bit)
{
	enum {
		MAX_POLLS = 200,
		DELAY_BETWEEN_POLLS_US = 50000,
	};

	uint8_t num_polls = 0;
	struct occ_poll_response poll_response;

	for (num_polls = 0; num_polls < MAX_POLLS; ++num_polls) {
		poll_occ(chip, homer, /*flush_all_errors=*/false, &poll_response);
		if (poll_response.status & status_bit)
			break;

		if (poll_response.requested_cfg != 0x00) {
			die("OCC#%d requests 0x%02x configuration data\n", chip,
			    poll_response.requested_cfg);
		}

		if (num_polls < MAX_POLLS)
			udelay(DELAY_BETWEEN_POLLS_US);
	}

	if (num_polls == MAX_POLLS)
		die("Failed to wait until OCC has reached state 0x%02x\n", status_bit);
}

static void set_occ_state(uint8_t chip, struct homer_st *homer, uint8_t state)
{
	struct occ_poll_response poll_response;

	/* Fields: version, state, reserved */
	const uint8_t data[3] = { 0x00, state, 0x00 };
	uint32_t response_len = 0;

	/* Send poll cmd to confirm comm has been established and flush old errors */
	poll_occ(chip, homer, /*flush_all_errors=*/true, &poll_response);

	/* Try to switch to a new state */
	send_occ_cmd(chip, homer, OCC_CMD_SET_STATE, data, sizeof(data), NULL, &response_len);

	/* Send poll to query state of all OCC and flush any errors */
	poll_occ(chip, homer, /*flush_all_errors=*/true, &poll_response);

	if (poll_response.state != state)
		die("State of OCC is 0x%02x instead of 0x%02x.\n",
		    poll_response.state, state);
}

static const struct voltage_bucket_data * get_voltage_data(uint8_t chip)
{
	const struct voltage_kwd *voltage = NULL;
	const struct voltage_bucket_data *bucket = NULL;

	uint8_t i = 0;

	/* Using LRP0 because frequencies are the same in all LRP records */
	voltage = mvpd_get_voltage_data(chip, /*lrp=*/0);

	for (i = 0; i < VOLTAGE_BUCKET_COUNT; ++i) {
		bucket = &voltage->buckets[i];
		if (bucket->powerbus.freq != 0)
			break;
	}

	if (bucket == NULL)
		die("Failed to find a valid voltage data bucket.\n");

	return bucket;
}

static void get_freq_point_msg_data(const struct occ_cfg_inputs *inputs,
				    uint8_t *data, uint16_t *size)
{
	enum { OCC_CFGDATA_FREQ_POINT_VERSION = 0x20 };
	OCCPstateParmBlock *oppb = (void *)inputs->homer->ppmr.occ_parm_block;

	const struct voltage_bucket_data *bucket = get_voltage_data(inputs->chip);

	uint16_t index = 0;
	uint16_t min_freq = 0;

	data[index++] = OCC_CFGDATA_FREQ_POINT;
	data[index++] = OCC_CFGDATA_FREQ_POINT_VERSION;

	/* Nominal Frequency in MHz */
	memcpy(&data[index], &bucket->nominal.freq, 2);
	index += 2;

	/* Turbo Frequency in MHz */
	memcpy(&data[index], &bucket->turbo.freq, 2);
	index += 2;

	/* Minimum Frequency in MHz */
	min_freq = oppb->frequency_min_khz / 1000;
	memcpy(&data[index], &min_freq, 2);
	index += 2;

	/* Ultra Turbo Frequency in MHz */
	memcpy(&data[index], &bucket->ultra_turbo.freq, 2);
	index += 2;

	/* Reserved (Static Power Save in PowerVM) */
	memset(&data[index], 0, 2);
	index += 2;

	/* Reserved (FFO in PowerVM) */
	memset(&data[index], 0, 2);
	index += 2;

	*size = index;
}

static void get_occ_role_msg_data(const struct occ_cfg_inputs *inputs,
				  uint8_t *data, uint16_t *size)
{
	enum {
		OCC_ROLE_SLAVE  = 0x00,
		OCC_ROLE_MASTER = 0x01,
	};

	data[0] = OCC_CFGDATA_OCC_ROLE;
	data[1] = (inputs->is_master_occ ? OCC_ROLE_MASTER : OCC_ROLE_SLAVE);

	*size = 2;
}

static void get_apss_msg_data(const struct occ_cfg_inputs *inputs,
			      uint8_t *data, uint16_t *size)
{
	enum { OCC_CFGDATA_APSS_VERSION = 0x20 };

	/* ATTR_APSS_GPIO_PORT_PINS */
	uint8_t function[16] = { 0x0 };

	/* ATTR_ADC_CHANNEL_GNDS */
	uint8_t ground[16] = { 0x0 };

	/* ATTR_ADC_CHANNEL_GAINS */
	uint32_t gain[16] = { 0x0 };

	/* ATTR_ADC_CHANNEL_OFFSETS */
	uint32_t offset[16] = { 0x0 };

	uint16_t index = 0;

	data[index++] = OCC_CFGDATA_APSS_CONFIG;
	data[index++] = OCC_CFGDATA_APSS_VERSION;
	data[index++] = 0;
	data[index++] = 0;

	for (uint64_t channel = 0; channel < sizeof(function); ++channel) {
		data[index++] = function[channel];         // ADC Channel assignment

		memset(&data[index], 0, sizeof(uint32_t)); // Sensor ID
		index += 4;

		data[index++] = ground[channel];           // Ground Select

		memcpy(&data[index], &gain[channel], sizeof(uint32_t));
		index += 4;

		memcpy(&data[index], &offset[channel], sizeof(uint32_t));
		index += 4;
	}

	/* ATTR_APSS_GPIO_PORT_MODES */
	uint8_t gpio_mode[2] = { 0x0 };
	/* ATTR_APSS_GPIO_PORT_PINS */
	uint8_t gpio_pin[16] = { 0x0 };

	uint64_t pins_per_port = sizeof(gpio_pin) / sizeof(gpio_mode);
	uint64_t pin_idx = 0;

	for (uint64_t port = 0; port < sizeof(gpio_mode); ++port) {
		data[index++] = gpio_mode[port];
		data[index++] = 0;

		memcpy(&data[index], gpio_pin + pin_idx, pins_per_port);
		index += pins_per_port;

		pin_idx += pins_per_port;
	}

	*size = index;
}

static void get_mem_cfg_msg_data(const struct occ_cfg_inputs *inputs,
				 uint8_t *data, uint16_t *size)
{
	enum { OCC_CFGDATA_MEM_CONFIG_VERSION = 0x21 };

	uint16_t index = 0;

	data[index++] = OCC_CFGDATA_MEM_CONFIG;
	data[index++] = OCC_CFGDATA_MEM_CONFIG_VERSION;

	/* If OPAL then no "Power Control Default" support */

	/* Byte 3: Memory Power Control Default */
	data[index++] = 0xFF;
	/* Byte 4: Idle Power Memory Power Control */
	data[index++] = 0xFF;

	/* Byte 5: Number of data sets */
	data[index++] = 0; // Monitoring is disabled

	*size = index;
}

static void get_sys_cfg_msg_data(const struct occ_cfg_inputs *inputs,
				 uint8_t *data, uint16_t *size)
{
	/* TODO: all sensor IDs are zero, because we don't have IPMI messaging,
	 *       which seems to be required to get them */

	enum {
		OCC_CFGDATA_SYS_CONFIG_VERSION = 0x21,

		/* KVM or OPAL mode + single node */
		OCC_CFGDATA_OPENPOWER_OPALVM = 0x81,

		OCC_CFGDATA_NON_REDUNDANT_PS      = 0x02,
		OCC_REPORT_THROTTLE_BELOW_NOMINAL = 0x08,
	};

	uint8_t system_type = OCC_CFGDATA_OPENPOWER_OPALVM;
	uint16_t index = 0;
	uint8_t i = 0;

	data[index++] = OCC_CFGDATA_SYS_CONFIG;
	data[index++] = OCC_CFGDATA_SYS_CONFIG_VERSION;

	/* System Type */

	/* ATTR_REPORT_THROTTLE_BELOW_NOMINAL == 0 */

	/* 0 = OCC report throttling when max frequency lowered below turbo */
	system_type &= ~OCC_REPORT_THROTTLE_BELOW_NOMINAL;
	/* Power supply policy is redundant */
	system_type &= ~OCC_CFGDATA_NON_REDUNDANT_PS;
	data[index++] = system_type;

	/* Processor Callout Sensor ID */
	memset(&data[index], 0, 4);
	index += 4;

	/* Next 12*4 bytes are for core sensors */
	for (i = 0; i < MAX_CORES_PER_CHIP; ++i) {
		/* Core Temp Sensor ID */
		memset(&data[index], 0, 4);
		index += 4;

		/* Core Frequency Sensor ID */
		memset(&data[index], 0, 4);
		index += 4;
	}

	/* Backplane Callout Sensor ID */
	memset(&data[index], 0, 4);
	index += 4;

	/* APSS Callout Sensor ID */
	memset(&data[index], 0, 4);
	index += 4;

	/* Format 21 - VRM VDD Callout Sensor ID */
	memset(&data[index], 0, 4);
	index += 4;

	/* Format 21 - VRM VDD Temperature Sensor ID */
	memset(&data[index], 0, 4);
	index += 4;

	*size = index;
}

static void get_thermal_ctrl_msg_data(const struct occ_cfg_inputs *inputs,
				      uint8_t *data, uint16_t *size)
{
	enum {
		OCC_CFGDATA_TCT_CONFIG_VERSION = 0x20,

		CFGDATA_FRU_TYPE_PROC       = 0x00,
		CFGDATA_FRU_TYPE_MEMBUF     = 0x01,
		CFGDATA_FRU_TYPE_DIMM       = 0x02,
		CFGDATA_FRU_TYPE_VRM        = 0x03,
		CFGDATA_FRU_TYPE_GPU_CORE   = 0x04,
		CFGDATA_FRU_TYPE_GPU_MEMORY = 0x05,
		CFGDATA_FRU_TYPE_VRM_VDD    = 0x06,

		OCC_NOT_DEFINED = 0xFF,
	};

	uint16_t index = 0;

	data[index++] = OCC_CFGDATA_TCT_CONFIG;
	data[index++] = OCC_CFGDATA_TCT_CONFIG_VERSION;

	/* Processor Core Weight, ATTR_OPEN_POWER_PROC_WEIGHT, from talos.xml */
	data[index++] = 9;

	/* Processor Quad Weight, ATTR_OPEN_POWER_QUAD_WEIGHT, from talos.xml */
	data[index++] = 1;

	/* Data sets following (proc, DIMM, etc.), and each will get a FRU type,
	 * DVS temp, error temp and max read timeout */
	data[index++] = 5;

	/*
	 * Note: Bytes 4 and 5 of each data set represent the PowerVM DVFS and ERROR
	 * Resending the regular DVFS and ERROR for now.
	 */

	/* Processor */
	data[index++] = CFGDATA_FRU_TYPE_PROC;
	data[index++] = 85;              // DVFS, ATTR_OPEN_POWER_PROC_DVFS_TEMP_DEG_C, from talos.xml
	data[index++] = 95;              // ERROR, ATTR_OPEN_POWER_PROC_ERROR_TEMP_DEG_C, from talos.xml
	data[index++] = OCC_NOT_DEFINED; // PM_DVFS
	data[index++] = OCC_NOT_DEFINED; // PM_ERROR
	data[index++] = 5;               // ATTR_OPEN_POWER_PROC_READ_TIMEOUT_SEC, from talos.xml

	/* DIMM */
	data[index++] = CFGDATA_FRU_TYPE_DIMM;
	data[index++] = 84;              // DVFS, ATTR_OPEN_POWER_DIMM_THROTTLE_TEMP_DEG_C, from talos.xml
	data[index++] = 84;              // ERROR, ATTR_OPEN_POWER_DIMM_ERROR_TEMP_DEG_C, from talos.xml
	data[index++] = OCC_NOT_DEFINED; // PM_DVFS
	data[index++] = OCC_NOT_DEFINED; // PM_ERROR
	data[index++] = 30;              // TIMEOUT, ATTR_OPEN_POWER_DIMM_READ_TIMEOUT_SEC, from talos.xml

	/* VRM OT monitoring is disabled, because ATTR_OPEN_POWER_VRM_READ_TIMEOUT_SEC == 0 (default) */

	/* GPU Cores */
	data[index++] = CFGDATA_FRU_TYPE_GPU_CORE;
	data[index++] = OCC_NOT_DEFINED; // DVFS
	data[index++] = OCC_NOT_DEFINED; // ERROR, ATTR_OPEN_POWER_GPU_ERROR_TEMP_DEG_C, not set
	data[index++] = OCC_NOT_DEFINED; // PM_DVFS
	data[index++] = OCC_NOT_DEFINED; // PM_ERROR
	data[index++] = OCC_NOT_DEFINED; // TIMEOUT, ATTR_OPEN_POWER_GPU_READ_TIMEOUT_SEC, default

	/* GPU Memory */
	data[index++] = CFGDATA_FRU_TYPE_GPU_MEMORY;
	data[index++] = OCC_NOT_DEFINED; // DVFS
	data[index++] = OCC_NOT_DEFINED; // ERROR, ATTR_OPEN_POWER_GPU_MEM_ERROR_TEMP_DEG_C, not set
	data[index++] = OCC_NOT_DEFINED; // PM_DVFS
	data[index++] = OCC_NOT_DEFINED; // PM_ERROR
	data[index++] = OCC_NOT_DEFINED; // TIMEOUT, ATTR_OPEN_POWER_GPU_MEM_READ_TIMEOUT_SEC, not set

	/* VRM Vdd */
	data[index++] = CFGDATA_FRU_TYPE_VRM_VDD;
	data[index++] = OCC_NOT_DEFINED; // DVFS, ATTR_OPEN_POWER_VRM_VDD_DVFS_TEMP_DEG_C, default
	data[index++] = OCC_NOT_DEFINED; // ERROR, ATTR_OPEN_POWER_VRM_VDD_ERROR_TEMP_DEG_C, default
	data[index++] = OCC_NOT_DEFINED; // PM_DVFS
	data[index++] = OCC_NOT_DEFINED; // PM_ERROR
	data[index++] = OCC_NOT_DEFINED; // TIMEOUT, ATTR_OPEN_POWER_VRM_VDD_READ_TIMEOUT_SEC, default

	*size = index;
}

static void get_power_cap_msg_data(const struct occ_cfg_inputs *inputs,
				   uint8_t *data, uint16_t *size)
{
	enum { OCC_CFGDATA_PCAP_CONFIG_VERSION = 0x20 };

	uint16_t index = 0;

	/* Values of the following attributes were taken from Hostboot's log */

	/* Minimum HARD Power Cap (ATTR_OPEN_POWER_MIN_POWER_CAP_WATTS) */
	uint16_t min_pcap = 2000;

	/* Minimum SOFT Power Cap (ATTR_OPEN_POWER_SOFT_MIN_PCAP_WATTS) */
	uint16_t soft_pcap = 2000;

	/* Quick Power Drop Power Cap (ATTR_OPEN_POWER_N_BULK_POWER_LIMIT_WATTS) */
	uint16_t qpd_pcap = 2000;

	/* System Maximum Power Cap (ATTR_OPEN_POWER_N_PLUS_ONE_HPC_BULK_POWER_LIMIT_WATTS) */
	uint16_t max_pcap = 3000;

	data[index++] = OCC_CFGDATA_PCAP_CONFIG;
	data[index++] = OCC_CFGDATA_PCAP_CONFIG_VERSION;

	memcpy(&data[index], &soft_pcap, 2);
	index += 2;

	memcpy(&data[index], &min_pcap, 2);
	index += 2;

	memcpy(&data[index], &max_pcap, 2);
	index += 2;

	memcpy(&data[index], &qpd_pcap, 2);
	index += 2;

	*size = index;
}

static void get_avs_bus_cfg_msg_data(const struct occ_cfg_inputs *inputs,
				     uint8_t *data, uint16_t *size)
{
	enum { OCC_CFGDATA_AVSBUS_CONFIG_VERSION = 0x01 };

	/* ATTR_NO_APSS_PROC_POWER_VCS_VIO_WATTS, from talos.xml */
	const uint16_t power_adder = 19;

	uint16_t index = 0;

	data[index++] = OCC_CFGDATA_AVSBUS_CONFIG;
	data[index++] = OCC_CFGDATA_AVSBUS_CONFIG_VERSION;
	data[index++] = 0;    // Vdd Bus, ATTR_VDD_AVSBUS_BUSNUM
	data[index++] = 0;    // Vdd Rail Sel, ATTR_VDD_AVSBUS_RAIL
	data[index++] = 0xFF; // reserved
	data[index++] = 0xFF; // reserved
	data[index++] = 1;    // Vdn Bus, ATTR_VDN_AVSBUS_BUSNUM, from talos.xml
	data[index++] = 0;    // Vdn Rail sel, ATTR_VDN_AVSBUS_RAIL, from talos.xml

	data[index++] = (power_adder >> 8) & 0xFF;
	data[index++] = power_adder & 0xFF;

	/* ATTR_VDD_CURRENT_OVERFLOW_WORKAROUND_ENABLE == 0 */

	*size = index;
}

static void get_power_data(const struct occ_cfg_inputs *inputs,
			   uint16_t *power_max, uint16_t *power_drop)
{
	const struct voltage_bucket_data *bucket = get_voltage_data(inputs->chip);

	/* All processor chips (do not have to be functional) */
	const uint8_t num_procs = 2; // from Hostboot log

	const uint16_t proc_socket_power = 250; // ATTR_PROC_SOCKET_POWER_WATTS, default
	const uint16_t misc_power = 0; // ATTR_MISC_SYSTEM_COMPONENTS_MAX_POWER_WATTS, default

	const uint16_t mem_power_min_throttles = 36; // from Hostboot log
	const uint16_t mem_power_max_throttles = 23; // from Hostboot log

	/*
	 * Calculate Total non-GPU maximum power (Watts):
	 *   Maximum system power excluding GPUs when CPUs are at maximum frequency
	 *   (ultra turbo) and memory at maximum power (least throttled) plus
	 *   everything else (fans...) excluding GPUs.
	 */
	*power_max = proc_socket_power * num_procs;
	*power_max += mem_power_min_throttles + misc_power;

	OCCPstateParmBlock *oppb = (void *)inputs->homer->ppmr.occ_parm_block;
	uint16_t min_freq_mhz = oppb->frequency_min_khz / 1000;
	const uint16_t mhz_per_watt = 28; // ATTR_PROC_MHZ_PER_WATT, from talos.xml
	/* Drop is always calculated from Turbo to Min (not ultra) */
	uint32_t proc_drop = (bucket->turbo.freq - min_freq_mhz) / mhz_per_watt;
	proc_drop *= num_procs;
	const uint16_t memory_drop = mem_power_min_throttles - mem_power_max_throttles;

	*power_drop = proc_drop + memory_drop;
}

static void get_gpu_msg_data(const struct occ_cfg_inputs *inputs, uint8_t *data, uint16_t *size)
{
	enum {
		OCC_CFGDATA_GPU_CONFIG_VERSION = 0x01,
		MAX_GPUS = 3,
	};

	uint16_t power_max = 0;
	uint16_t power_drop = 0;

	uint16_t index = 0;

	data[index++] = OCC_CFGDATA_GPU_CONFIG;
	data[index++] = OCC_CFGDATA_GPU_CONFIG_VERSION;

	get_power_data(inputs, &power_max, &power_drop);

	memcpy(&data[index], &power_max, 2);   // Total non-GPU max power (W)
	index += 2;

	memcpy(&data[index], &power_drop, 2);  // Total proc/mem power drop (W)
	index += 2;
	data[index++] = 0; // reserved
	data[index++] = 0; // reserved

	/* No sensors ID.  Might require OBus or just be absent. */
	uint32_t gpu_func_sensors[MAX_GPUS] = {0};
	uint32_t gpu_temp_sensors[MAX_GPUS] = {0};
	uint32_t gpu_memtemp_sensors[MAX_GPUS] = {0};

	/* GPU0 */
	memcpy(&data[index], &gpu_temp_sensors[0], 4);
	index += 4;
	memcpy(&data[index], &gpu_memtemp_sensors[0], 4);
	index += 4;
	memcpy(&data[index], &gpu_func_sensors[0], 4);
	index += 4;

	/* GPU1 */
	memcpy(&data[index], &gpu_temp_sensors[1], 4);
	index += 4;
	memcpy(&data[index], &gpu_memtemp_sensors[1], 4);
	index += 4;
	memcpy(&data[index], &gpu_func_sensors[1], 4);
	index += 4;

	/* GPU2 */
	memcpy(&data[index], &gpu_temp_sensors[2], 4);
	index += 4;
	memcpy(&data[index], &gpu_memtemp_sensors[2], 4);
	index += 4;
	memcpy(&data[index], &gpu_func_sensors[2], 4);
	index += 4;

	*size = index;
}

static void send_occ_config_data(uint8_t chip, struct homer_st *homer)
{
	enum {
		TO_ALL = 0,    /* to_master_only = false */
		TO_MASTER = 1, /* to_master_only = true */
	};

	/*
	 * Order in which these are sent is important!
	 * Not every order works.
	 */
	struct occ_cfg_info cfg_info[] = {
		{ "System config",    &get_sys_cfg_msg_data,      TO_ALL    },
		{ "APSS config",      &get_apss_msg_data,         TO_ALL    },
		{ "OCC role",         &get_occ_role_msg_data,     TO_ALL    },
		{ "Frequency points", &get_freq_point_msg_data,   TO_MASTER },
		{ "Memory config",    &get_mem_cfg_msg_data,      TO_ALL    },
		{ "Power cap",        &get_power_cap_msg_data,    TO_MASTER },
		{ "Thermal control",  &get_thermal_ctrl_msg_data, TO_ALL    },
		{ "AVS",              &get_avs_bus_cfg_msg_data,  TO_ALL    },
		{ "GPU",              &get_gpu_msg_data,          TO_ALL    },
	};

	const struct occ_cfg_inputs inputs = {
		.homer = homer,
		.chip = chip,
		.is_master_occ = (chip == 0),
	};

	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(cfg_info); ++i) {
		/* All our messages are short */
		uint8_t data[256];
		uint16_t data_len = 0;
		uint32_t response_len = 0;

		/* Poll is sent between configuration packets to flush errors */
		struct occ_poll_response poll_response;

		/*
		 * Certain kinds of configuration data is broadcasted to slave
		 * OCCs by the master and must not be sent to them directly
		 */
		if (cfg_info[i].to_master_only && !inputs.is_master_occ)
			continue;

		cfg_info[i].func(&inputs, data, &data_len);
		if (data_len > sizeof(data))
			die("Buffer for OCC data is too small!\n");

		send_occ_cmd(chip, homer, OCC_CMD_SETUP_CFG_DATA, data, data_len,
			     NULL, &response_len);
		poll_occ(chip, homer, /*flush_all_errors=*/false, &poll_response);
	}
}

static void send_occ_user_power_cap(uint8_t chip, struct homer_st *homer)
{
	/* No power limit */
	const uint8_t data[2] = { 0x00, 0x00 };
	uint32_t response_len = 0;
	send_occ_cmd(chip, homer, OCC_CMD_SET_POWER_CAP, data, sizeof(data),
		     NULL, &response_len);
}

static void set_occ_active_state(uint8_t chip, struct homer_st *homer)
{
	enum {
		OCC_STATUS_ACTIVE_READY = 0x01,
		OCC_STATE_ACTIVE = 0x03,
	};

	wait_for_occ_status(chip, homer, OCC_STATUS_ACTIVE_READY);
	set_occ_state(chip, homer, OCC_STATE_ACTIVE);
}

/* Moves OCC to active state */
static void activate_occ(uint8_t chips, struct homer_st *homers)
{
	/* Make sure OCCs are ready for communication */
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			wait_for_occ_checkpoint(chip);
	}

	/* Send initial poll to all OCCs to establish communication */
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip)) {
			struct occ_poll_response poll_response;
			poll_occ(chip, &homers[chip], /*flush_all_errors=*/false,
				 &poll_response);
		}
	}

	/* Send OCC's config data */
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			send_occ_config_data(chip, &homers[chip]);
	}

	/* Set the User PCAP (sent only to master OCC) */
	send_occ_user_power_cap(/*chip=*/0, &homers[0]);

	/* Switch for OCC to active state (sent only to master OCC) */
	set_occ_active_state(/*chip=*/0, &homers[0]);

	/* TODO: Hostboot sets active sensors for all OCCs here, so BMC can start
	 * communication with OCCs. */
}

static void istep_21_1(uint8_t chips, struct homer_st *homers, const uint64_t *cores)
{
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			load_pm_complex(chip, &homers[chip]);
	}

	printk(BIOS_DEBUG, "Starting PM complex...\n");
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			start_pm_complex(chip, &homers[chip], cores[chip]);
	}
	printk(BIOS_DEBUG, "Done starting PM complex\n");

	printk(BIOS_DEBUG, "Activating OCC...\n");
	activate_occ(chips, homers);
	printk(BIOS_DEBUG, "Done activating OCC\n");
}

static void get_ppe_scan_rings(uint8_t chip, struct xip_hw_header *hw, uint8_t dd,
			       enum ppe_type ppe, struct ring_data *ring_data)
{
	const uint32_t max_rings_buf_size = ring_data->rings_buf_size;

	struct tor_hdr *rings;
	struct tor_hdr *overlays;

	if (dd < 0x20)
		die("DD must be at least 0x20!");
	if (!hw->overlays.dd_support)
		die("Overlays must support DD!");

	copy_section(&rings, &hw->rings, hw, dd, FIND);
	copy_section(&overlays, &hw->overlays, hw, dd, FIND);

	if (!tor_access_ring(rings, UNDEFINED_RING_ID, ppe, UNDEFINED_RING_VARIANT,
			     UNDEFINED_INSTANCE_ID, ring_data->rings_buf,
			     &ring_data->rings_buf_size, GET_PPE_LEVEL_RINGS))
		die("Failed to access PPE level rings!");

	assert(ring_data->work_buf1_size == MAX_RING_BUF_SIZE);
	assert(ring_data->work_buf2_size == MAX_RING_BUF_SIZE);
	assert(ring_data->work_buf3_size == MAX_RING_BUF_SIZE);

	tor_fetch_and_insert_vpd_rings(chip,
				       (struct tor_hdr *)ring_data->rings_buf,
				       &ring_data->rings_buf_size, max_rings_buf_size,
				       overlays, ppe,
				       ring_data->work_buf1,
				       ring_data->work_buf2,
				       ring_data->work_buf3);
}

static void layout_cmn_rings_for_cme(struct homer_st *homer,
				     struct ring_data *ring_data,
				     uint8_t ring_variant, uint32_t *ring_len)
{
	struct cme_cmn_ring_list *tmp =
		(void *)&homer->cpmr.cme_sram_region[*ring_len];
	uint8_t *start = (void *)tmp;
	uint8_t *payload = tmp->payload;

	uint32_t i = 0;
	const enum ring_id ring_ids[] = { EC_FUNC, EC_GPTR, EC_TIME, EC_MODE };

	for (i = 0; i < sizeof(ring_ids) / sizeof(ring_ids[0]); ++i) {
		const enum ring_id id = ring_ids[i];

		uint32_t ring_size = MAX_RING_BUF_SIZE;
		uint8_t *ring_dst = start + ALIGN_UP(payload - start, 8);

		uint8_t this_ring_variant = ring_variant;
		if (id == EC_GPTR || id == EC_TIME)
			this_ring_variant = RV_BASE;

		if (!tor_access_ring(ring_data->rings_buf, id, PT_CME,
				     this_ring_variant, EC00_CHIPLET_ID,
				     ring_dst, &ring_size, GET_RING_DATA))
			continue;

		tmp->ring[i] = ring_dst - start;
		payload = ring_dst + ALIGN_UP(ring_size, 8);
	}

	if (payload != tmp->payload)
		*ring_len += payload - start;

	*ring_len = ALIGN_UP(*ring_len, 8);
}

static void layout_inst_rings_for_cme(struct homer_st *homer,
				      struct ring_data *ring_data,
				      uint64_t cores,
				      uint8_t ring_variant, uint32_t *ring_len)
{
	uint32_t max_ex_len = 0;

	uint32_t ex = 0;

	for (ex = 0; ex < MAX_CMES_PER_CHIP; ++ex) {
		uint32_t i = 0;
		uint32_t ex_len = 0;

		for (i = 0; i < MAX_CORES_PER_EX; ++i) {
			const uint32_t core = ex * MAX_CORES_PER_EX + i;

			uint32_t ring_size = 0;

			if (!IS_EC_FUNCTIONAL(core, cores))
				continue;

			ring_size = ring_data->work_buf1_size;
			if (!tor_access_ring(ring_data->rings_buf, EC_REPR,
					     PT_CME, RV_BASE,
					     EC00_CHIPLET_ID + core,
					     ring_data->work_buf1,
					     &ring_size, GET_RING_DATA))
			    continue;

			ex_len += ALIGN_UP(ring_size, 8);
		}

		if (ex_len > max_ex_len)
			max_ex_len = ex_len;
	}

	if (max_ex_len > 0) {
		max_ex_len += sizeof(struct cme_inst_ring_list);
		max_ex_len = ALIGN_UP(max_ex_len, 32);
	}

	for (ex = 0; ex < MAX_CMES_PER_CHIP; ++ex) {
		const uint32_t ex_offset =
			ex * (max_ex_len + ALIGN_UP(sizeof(LocalPstateParmBlock), 32));

		uint8_t *start = &homer->cpmr.cme_sram_region[*ring_len + ex_offset];
		struct cme_inst_ring_list *tmp = (void *)start;
		uint8_t *payload = tmp->payload;

		uint32_t i = 0;

		for (i = 0; i < MAX_CORES_PER_EX; ++i) {
			const uint32_t core = ex * MAX_CORES_PER_EX + i;

			uint32_t ring_size = MAX_RING_BUF_SIZE;

			if (!IS_EC_FUNCTIONAL(core, cores))
				continue;

			if ((payload - start) % 8 != 0)
				payload = start + ALIGN_UP(payload - start, 8);

			if (!tor_access_ring(ring_data->rings_buf, EC_REPR,
					     PT_CME, RV_BASE,
					     EC00_CHIPLET_ID + core,
					     payload,
					     &ring_size, GET_RING_DATA))
			    continue;

			tmp->ring[i] = payload - start;
			payload += ALIGN_UP(ring_size, 8);
		}
	}

	*ring_len = max_ex_len;
}

static void layout_rings_for_cme(struct homer_st *homer,
				 struct ring_data *ring_data,
				 uint64_t cores, uint8_t ring_variant)
{
	struct cpmr_header *cpmr_hdr = &homer->cpmr.header;
	struct cme_img_header *cme_hdr =
		(void *)&homer->cpmr.cme_sram_region[INT_VECTOR_SIZE];

	uint32_t ring_len = cme_hdr->hcode_offset + cme_hdr->hcode_len;

	assert(be64toh(cpmr_hdr->magic) == CPMR_VDM_PER_QUAD);

	layout_cmn_rings_for_cme(homer, ring_data, ring_variant, &ring_len);

	cme_hdr->common_ring_len = ring_len - (cme_hdr->hcode_offset + cme_hdr->hcode_len);

	// if common ring is empty, force offset to be 0
	if (cme_hdr->common_ring_len == 0)
		cme_hdr->common_ring_offset = 0;

	ring_len = ALIGN_UP(ring_len, 32);

	layout_inst_rings_for_cme(homer, ring_data, cores, RV_BASE, &ring_len);

	if (ring_len != 0) {
		cme_hdr->max_spec_ring_len = ALIGN_UP(ring_len, 32) / 32;
		cme_hdr->core_spec_ring_offset =
			ALIGN_UP(cme_hdr->common_ring_offset + cme_hdr->common_ring_len, 32) / 32;
	}
}

static enum ring_id resolve_eq_inex_bucket(uint8_t chip)
{
	switch (powerbus_cfg(chip)->core_floor_ratio) {
		case FABRIC_CORE_FLOOR_RATIO_RATIO_8_8:
			return EQ_INEX_BUCKET_4;

		case FABRIC_CORE_FLOOR_RATIO_RATIO_7_8:
		case FABRIC_CORE_FLOOR_RATIO_RATIO_6_8:
		case FABRIC_CORE_FLOOR_RATIO_RATIO_5_8:
		case FABRIC_CORE_FLOOR_RATIO_RATIO_4_8:
			return EQ_INEX_BUCKET_3;

		case FABRIC_CORE_FLOOR_RATIO_RATIO_2_8:
			return EQ_INEX_BUCKET_2;
	}

	die("Failed to resolve EQ_INEX_BUCKET_*!\n");
}

static void layout_cmn_rings_for_sgpe(uint8_t chip,
				      struct homer_st *homer,
				      struct ring_data *ring_data,
				      uint8_t ring_variant)
{
	const enum ring_id ring_ids[] = {
		EQ_FURE, EQ_GPTR, EQ_TIME, EQ_INEX, EX_L3_FURE, EX_L3_GPTR, EX_L3_TIME,
		EX_L2_MODE, EX_L2_FURE, EX_L2_GPTR, EX_L2_TIME, EX_L3_REFR_FURE,
		EX_L3_REFR_GPTR, EQ_ANA_FUNC, EQ_ANA_GPTR, EQ_DPLL_FUNC, EQ_DPLL_GPTR,
		EQ_DPLL_MODE, EQ_ANA_BNDY_BUCKET_0, EQ_ANA_BNDY_BUCKET_1,
		EQ_ANA_BNDY_BUCKET_2, EQ_ANA_BNDY_BUCKET_3, EQ_ANA_BNDY_BUCKET_4,
		EQ_ANA_BNDY_BUCKET_5, EQ_ANA_BNDY_BUCKET_6, EQ_ANA_BNDY_BUCKET_7,
		EQ_ANA_BNDY_BUCKET_8, EQ_ANA_BNDY_BUCKET_9, EQ_ANA_BNDY_BUCKET_10,
		EQ_ANA_BNDY_BUCKET_11, EQ_ANA_BNDY_BUCKET_12, EQ_ANA_BNDY_BUCKET_13,
		EQ_ANA_BNDY_BUCKET_14, EQ_ANA_BNDY_BUCKET_15, EQ_ANA_BNDY_BUCKET_16,
		EQ_ANA_BNDY_BUCKET_17, EQ_ANA_BNDY_BUCKET_18, EQ_ANA_BNDY_BUCKET_19,
		EQ_ANA_BNDY_BUCKET_20, EQ_ANA_BNDY_BUCKET_21, EQ_ANA_BNDY_BUCKET_22,
		EQ_ANA_BNDY_BUCKET_23, EQ_ANA_BNDY_BUCKET_24, EQ_ANA_BNDY_BUCKET_25,
		EQ_ANA_BNDY_BUCKET_L3DCC, EQ_ANA_MODE, EQ_ANA_BNDY_BUCKET_26,
		EQ_ANA_BNDY_BUCKET_27, EQ_ANA_BNDY_BUCKET_28, EQ_ANA_BNDY_BUCKET_29,
		EQ_ANA_BNDY_BUCKET_30, EQ_ANA_BNDY_BUCKET_31, EQ_ANA_BNDY_BUCKET_32,
		EQ_ANA_BNDY_BUCKET_33, EQ_ANA_BNDY_BUCKET_34, EQ_ANA_BNDY_BUCKET_35,
		EQ_ANA_BNDY_BUCKET_36, EQ_ANA_BNDY_BUCKET_37, EQ_ANA_BNDY_BUCKET_38,
		EQ_ANA_BNDY_BUCKET_39, EQ_ANA_BNDY_BUCKET_40, EQ_ANA_BNDY_BUCKET_41
	};

	const enum ring_id eq_index_bucket_id = resolve_eq_inex_bucket(chip);

	struct qpmr_header *qpmr_hdr = &homer->qpmr.sgpe.header;
	struct sgpe_cmn_ring_list *tmp =
		(void *)&homer->qpmr.sgpe.sram_image[qpmr_hdr->img_len];
	uint8_t *start = (void *)tmp;
	uint8_t *payload = tmp->payload;

	uint32_t i = 0;

	for (i = 0; i < sizeof(ring_ids) / sizeof(ring_ids[0]); ++i) {
		uint8_t this_ring_variant;
		uint32_t ring_size = MAX_RING_BUF_SIZE;

		enum ring_id id = ring_ids[i];
		if (id == EQ_INEX)
			id = eq_index_bucket_id;

		this_ring_variant = ring_variant;
		if (id == EQ_GPTR         || // EQ GPTR
		    id == EQ_ANA_GPTR     ||
		    id == EQ_DPLL_GPTR    ||
		    id == EX_L3_GPTR      || // EX GPTR
		    id == EX_L2_GPTR      ||
		    id == EX_L3_REFR_GPTR ||
		    id == EQ_TIME         || // EQ TIME
		    id == EX_L3_TIME      || // EX TIME
		    id == EX_L2_TIME)
			this_ring_variant = RV_BASE;

		if ((payload - start) % 8 != 0)
			payload = start + ALIGN_UP(payload - start, 8);

		if (!tor_access_ring(ring_data->rings_buf, id, PT_SGPE,
				     this_ring_variant, EP00_CHIPLET_ID,
				     payload, &ring_size, GET_RING_DATA))
			continue;

		tmp->ring[i] = payload - start;
		payload += ALIGN_UP(ring_size, 8);
	}

	qpmr_hdr->common_ring_len = payload - start;
	qpmr_hdr->common_ring_offset =
		offsetof(struct qpmr_st, sgpe.sram_image) + qpmr_hdr->img_len;
}

static void layout_inst_rings_for_sgpe(struct homer_st *homer,
				       struct ring_data *ring_data,
				       uint64_t cores, uint32_t ring_variant)
{
	struct qpmr_header *qpmr_hdr = &homer->qpmr.sgpe.header;
	uint32_t inst_rings_offset = qpmr_hdr->img_len + qpmr_hdr->common_ring_len;

	uint8_t *start = &homer->qpmr.sgpe.sram_image[inst_rings_offset];
	struct sgpe_inst_ring_list *tmp = (void *)start;
	uint8_t *payload = tmp->payload;

	/* It's EQ_REPR and three pairs of EX rings */
	const enum ring_id ring_ids[] = {
		EQ_REPR, EX_L3_REPR, EX_L3_REPR, EX_L2_REPR, EX_L2_REPR,
		EX_L3_REFR_REPR, EX_L3_REFR_REPR, EX_L3_REFR_TIME,
		EX_L3_REFR_TIME
	};

	uint8_t quad = 0;

	for (quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		uint8_t i = 0;

		/* Skip non-functional quads */
		if (!IS_EQ_FUNCTIONAL(quad, cores))
		    continue;

		for (i = 0; i < sizeof(ring_ids) / sizeof(ring_ids[0]); ++i) {
			const enum ring_id id = ring_ids[i];

			uint32_t ring_size = MAX_RING_BUF_SIZE;

			/* Despite the constant, this is not an SCOM chiplet ID,
			 * it's just used as a base value */
			uint8_t instance_id = EP00_CHIPLET_ID + quad;
			if (i != 0) {
				instance_id += quad;
				if (i % 2 == 0)
					++instance_id;
			}

			if ((payload - start) % 8 != 0)
				payload = start + ALIGN_UP(payload - start, 8);

			if (!tor_access_ring(ring_data->rings_buf, id, PT_SGPE,
					     ring_variant, instance_id, payload,
					     &ring_size, GET_RING_DATA))
				continue;

			tmp->ring[quad][i] = payload - start;
			payload += ALIGN_UP(ring_size, 8);
		}
	}

	qpmr_hdr->spec_ring_offset = qpmr_hdr->common_ring_offset + qpmr_hdr->common_ring_len;
	qpmr_hdr->spec_ring_len = payload - start;
}

static void layout_rings_for_sgpe(uint8_t chip, struct homer_st *homer,
				  struct ring_data *ring_data,
				  struct xip_sgpe_header *sgpe,
				  uint64_t cores, uint8_t ring_variant)
{
	struct qpmr_header *qpmr_hdr = &homer->qpmr.sgpe.header;
	struct sgpe_img_header *sgpe_img_hdr =
		(void *)&homer->qpmr.sgpe.sram_image[INT_VECTOR_SIZE];

	layout_cmn_rings_for_sgpe(chip, homer, ring_data, ring_variant);
	layout_inst_rings_for_sgpe(homer, ring_data, cores, RV_BASE);

	if (qpmr_hdr->common_ring_len == 0)
		/* If quad common rings don't exist, ensure it's offset in image
		 * header is zero */
		sgpe_img_hdr->cmn_ring_occ_offset = 0;

	if (qpmr_hdr->spec_ring_len > 0) {
		sgpe_img_hdr->spec_ring_occ_offset = qpmr_hdr->img_len + qpmr_hdr->common_ring_len;
		sgpe_img_hdr->scom_offset = sgpe_img_hdr->spec_ring_occ_offset + qpmr_hdr->spec_ring_len;
	}
}

static void stop_save_scom(struct homer_st *homer, uint32_t scom_address,
			   uint64_t scom_data, enum scom_section section,
			   enum scom_operation operation)
{
	enum {
		STOP_API_VER = 0x00,
		SCOM_ENTRY_START = 0xDEADDEAD,
	};

	chiplet_id_t chiplet_id = (scom_address >> 24) & 0x3f;
	uint32_t max_scom_restore_entries = 0;
	struct stop_cache_section_t *stop_cache_scom = NULL;
	struct scom_entry_t *scom_entry = NULL;
	struct scom_entry_t *nop_entry = NULL;
	struct scom_entry_t *matching_entry = NULL;
	struct scom_entry_t *end_entry = NULL;
	struct scom_entry_t *entry = NULL;
	uint32_t entry_limit = 0;

	if (chiplet_id >= EC00_CHIPLET_ID) {
		uint32_t offset = (chiplet_id - EC00_CHIPLET_ID)*CORE_SCOM_RESTORE_SIZE_PER_CORE;
		scom_entry = (struct scom_entry_t *)&homer->cpmr.core_scom[offset];
		max_scom_restore_entries = homer->cpmr.header.core_max_scom_entry;
	} else {
		uint32_t offset = (chiplet_id - EP00_CHIPLET_ID)*QUAD_SCOM_RESTORE_SIZE_PER_QUAD;
		stop_cache_scom =
			(struct stop_cache_section_t *)&homer->qpmr.cache_scom_region[offset];
		max_scom_restore_entries = homer->qpmr.sgpe.header.max_quad_restore_entry;
	}

	if (stop_cache_scom == NULL)
		die("Failed to prepare for updating STOP SCOM\n");

	switch (section) {
		case STOP_SECTION_CORE_SCOM:
			entry_limit = max_scom_restore_entries;
			break;
		case STOP_SECTION_EQ_SCOM:
			scom_entry = stop_cache_scom->non_cache_area;
			entry_limit = MAX_EQ_SCOM_ENTRIES;
			break;
		default:
			die("Unhandled STOP image section.\n");
			break;
	}

	for (uint32_t i = 0; i < entry_limit; ++i) {
		uint32_t entry_address = scom_entry[i].address;
		uint32_t entry_hdr = scom_entry[i].hdr;

		if (entry_address == scom_address && matching_entry == NULL)
			matching_entry = &scom_entry[i];

		if ((entry_address == ORI_OP || entry_address == ATTN_OP ||
		     entry_address == BLR_OP) && nop_entry == NULL)
			nop_entry = &scom_entry[i];

		/* If entry is either 0xDEADDEAD or has SCOM entry limit in LSB of its header,
		 * the place is already occupied */
		if (entry_hdr == SCOM_ENTRY_START || (entry_hdr & 0x000000ff))
			continue;

		end_entry = &scom_entry[i];
		break;
	}

	if (matching_entry == NULL && end_entry == NULL)
		die("Failed to find SCOM entry in STOP image.\n");

	entry = end_entry;
	if (operation == SCOM_APPEND && nop_entry != NULL)
		entry = nop_entry;
	else if (operation == SCOM_REPLACE && matching_entry != NULL)
		entry = matching_entry;

	if (entry == NULL)
		die("Failed to insert SCOM entry in STOP image.\n");

	entry->hdr = (0x000000ff & max_scom_restore_entries)
		   | ((STOP_API_VER & 0x7) << 28);
	entry->address = scom_address;
	entry->data = scom_data;
}

static void populate_epsilon_l2_scom_reg(uint8_t chip, struct homer_st *homer)
{
	const struct powerbus_cfg *pb_cfg = powerbus_cfg(chip);

	uint32_t eps_r_t0 = pb_cfg->eps_r[0] / 8 / L2_EPS_DIVIDER + 1;
	uint32_t eps_r_t1 = pb_cfg->eps_r[1] / 8 / L2_EPS_DIVIDER + 1;
	uint32_t eps_r_t2 = pb_cfg->eps_r[2] / 8 / L2_EPS_DIVIDER + 1;

	uint32_t eps_w_t0 = pb_cfg->eps_w[0] / 8 / L2_EPS_DIVIDER + 1;
	uint32_t eps_w_t1 = pb_cfg->eps_w[1] / 8 / L2_EPS_DIVIDER + 1;

	uint64_t eps_r = PPC_PLACE(eps_r_t0, 0, 12)
		       | PPC_PLACE(eps_r_t1, 12, 12)
		       | PPC_PLACE(eps_r_t2, 24, 12);

	uint64_t eps_w = PPC_PLACE(eps_w_t0, 0, 12)
		       | PPC_PLACE(eps_w_t1, 12, 12)
		       | PPC_PLACE(L2_EPS_DIVIDER, 24, 4);

	uint8_t quad = 0;

	for (quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		uint32_t scom_addr;

		/* Create restore entry for epsilon L2 RD register */

		scom_addr = (EX_L2_RD_EPS_REG | (quad << QUAD_BIT_POS));
		stop_save_scom(homer, scom_addr, eps_r, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		scom_addr |= ODD_EVEN_EX_POS;
		stop_save_scom(homer, scom_addr, eps_r, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		/* Create restore entry for epsilon L2 WR register */

		scom_addr = (EX_L2_WR_EPS_REG | (quad << QUAD_BIT_POS));
		stop_save_scom(homer, scom_addr, eps_w, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		scom_addr |= ODD_EVEN_EX_POS;
		stop_save_scom(homer, scom_addr, eps_w, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);
	}
}

static void populate_epsilon_l3_scom_reg(uint8_t chip, struct homer_st *homer)
{
	const struct powerbus_cfg *pb_cfg = powerbus_cfg(chip);

	uint32_t eps_r_t0 = pb_cfg->eps_r[0] / 8 / L3_EPS_DIVIDER + 1;
	uint32_t eps_r_t1 = pb_cfg->eps_r[1] / 8 / L3_EPS_DIVIDER + 1;
	uint32_t eps_r_t2 = pb_cfg->eps_r[2] / 8 / L3_EPS_DIVIDER + 1;

	uint32_t eps_w_t0 = pb_cfg->eps_w[0] / 8 / L3_EPS_DIVIDER + 1;
	uint32_t eps_w_t1 = pb_cfg->eps_w[1] / 8 / L3_EPS_DIVIDER + 1;

	uint64_t eps_r = PPC_PLACE(eps_r_t0, 0, 12)
		       | PPC_PLACE(eps_r_t1, 12, 12)
		       | PPC_PLACE(eps_r_t2, 24, 12);

	uint64_t eps_w = PPC_PLACE(eps_w_t0, 0, 12)
		       | PPC_PLACE(eps_w_t1, 12, 12)
		       | PPC_PLACE(L2_EPS_DIVIDER, 30, 4);

	uint8_t quad = 0;

	for (quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		uint32_t scom_addr;

		/* Create restore entry for epsilon L2 RD register */

		scom_addr = (EX_L3_RD_EPS_REG | (quad << QUAD_BIT_POS));
		stop_save_scom(homer, scom_addr, eps_r, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		scom_addr |= ODD_EVEN_EX_POS;
		stop_save_scom(homer, scom_addr, eps_r, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		/* Create restore entry for epsilon L2 WR register */

		scom_addr = (EX_L3_WR_EPS_REG | (quad << QUAD_BIT_POS));
		stop_save_scom(homer, scom_addr, eps_w, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);

		scom_addr |= ODD_EVEN_EX_POS;
		stop_save_scom(homer, scom_addr, eps_w, STOP_SECTION_EQ_SCOM,
			       SCOM_APPEND);
	}
}

static void populate_l3_refresh_scom_reg(uint8_t chip, struct homer_st *homer, uint8_t dd)
{
	uint64_t refresh_val = 0x2000000000000000ULL;

	uint8_t quad = 0;

	/* ATTR_CHIP_EC_FEATURE_HW408892 === (DD <= 0x20) */
	if (powerbus_cfg(chip)->fabric_freq >= 2000 && dd > 0x20)
		refresh_val |= PPC_PLACE(0x2, 8, 4);

	for (quad = 0; quad < MAX_QUADS_PER_CHIP; ++quad) {
		/* Create restore entry for L3 Refresh Timer Divider register */

		uint32_t scom_addr = (EX_DRAM_REF_REG | (quad << QUAD_BIT_POS));
		stop_save_scom(homer, scom_addr, refresh_val,
			       STOP_SECTION_EQ_SCOM, SCOM_APPEND);

		scom_addr |= ODD_EVEN_EX_POS;
		stop_save_scom(homer, scom_addr, refresh_val,
			       STOP_SECTION_EQ_SCOM, SCOM_APPEND);
	}
}

static void populate_ncu_rng_bar_scom_reg(uint8_t chip, struct homer_st *homer)
{
	enum { NX_RANGE_BAR_ADDR_OFFSET = 0x00000302031D0000 };

	uint8_t ex = 0;

	uint64_t data = PROC_BASE_ADDR(chip, /*msel=*/0x3) + NX_RANGE_BAR_ADDR_OFFSET;

	for (ex = 0; ex < MAX_CMES_PER_CHIP; ++ex) {
		/* Create restore entry for NCU RNG register */

		uint32_t scom_addr = EX_0_NCU_DARN_BAR_REG
				   | ((ex / 2) << 24)
				   | ((ex % 2) ? 0x0400 : 0x0000);

		stop_save_scom(homer, scom_addr, data, STOP_SECTION_EQ_SCOM, SCOM_REPLACE);
	}
}

static void update_headers(uint8_t chip, struct homer_st *homer, uint64_t cores)
{
	/*
	 * Update CPMR Header with Scan Ring details
	 * This function for each entry does one of:
	 * - write constant value
	 * - copy value form other field
	 * - one or both of the above with arithmetic operations
	 * Consider writing these fields in previous functions instead.
	 */
	struct cpmr_header *cpmr_hdr   = &homer->cpmr.header;
	struct cme_img_header *cme_hdr = (struct cme_img_header *)
	                                 &homer->cpmr.cme_sram_region[INT_VECTOR_SIZE];
	cpmr_hdr->img_offset           = offsetof(struct cpmr_st, cme_sram_region) / 32;
	cpmr_hdr->cme_pstate_offset    = offsetof(struct cpmr_st, cme_sram_region) + cme_hdr->pstate_region_offset;
	cpmr_hdr->cme_pstate_len       = cme_hdr->pstate_region_len;
	cpmr_hdr->img_len              = cme_hdr->hcode_len;
	cpmr_hdr->core_scom_offset     = offsetof(struct cpmr_st, core_scom);
	cpmr_hdr->core_scom_len        = CORE_SCOM_RESTORE_SIZE;			// 6k
	cpmr_hdr->core_max_scom_entry  = 15;

	if (cme_hdr->common_ring_len) {
		cpmr_hdr->cme_common_ring_offset = offsetof(struct cpmr_st, cme_sram_region) +
		                                   cme_hdr->common_ring_offset;
		cpmr_hdr->cme_common_ring_len    = cme_hdr->common_ring_len;
	}

	if (cme_hdr->max_spec_ring_len) {
		cpmr_hdr->core_spec_ring_offset  = ALIGN_UP(cpmr_hdr->img_offset * 32 +
		                                            cpmr_hdr->img_len +
		                                            cpmr_hdr->cme_pstate_len +
		                                            cpmr_hdr->cme_common_ring_len,
		                                            32) / 32;
		cpmr_hdr->core_spec_ring_len     = cme_hdr->max_spec_ring_len;
	}

	cme_hdr->custom_length =
		ALIGN_UP(cme_hdr->max_spec_ring_len * 32 + sizeof(LocalPstateParmBlock), 32) / 32;

	for (int cme = 0; cme < MAX_CORES_PER_CHIP/2; cme++) {
		/*
		 * CME index/position is the same as EX, however this means that Pstate
		 * offset is overwritten when there are 2 functional CMEs in one quad.
		 * Maybe we can use "for each functional quad" instead, but maybe
		 * 'cme * cme_hdr->custom_length' points to different data, based on
		 * whether there is one or two functional CMEs (is that even possible?).
		 */
		if (!IS_EX_FUNCTIONAL(cme, cores))
			continue;

		/* Assuming >= CPMR_2.0 */
		cpmr_hdr->quad_pstate_offset [cme/2] = cpmr_hdr->core_spec_ring_offset +
		                                       cpmr_hdr->core_spec_ring_len +
		                                       cme * cme_hdr->custom_length;
	}

	/* Updating CME Image header */
	/* Assuming >= CPMR_2.0 */
	cme_hdr->scom_offset =
		ALIGN_UP(cme_hdr->pstate_offset * 32 + sizeof(LocalPstateParmBlock), 32) / 32;

	/* Adding to it instance ring length which is already a multiple of 32B */
	cme_hdr->scom_len = 512;

	/* Timebase frequency */
	cme_hdr->timebase_hz = powerbus_cfg(chip)->fabric_freq * MHz / 64;

	/*
	 * Update QPMR Header area in HOMER
	 * In Hostboot, qpmrHdr is a copy of the header, it doesn't operate on HOMER
	 * directly until now - it fills the following fields in the copy and then
	 * does memcpy() to HOMER. As BAR is set up in next istep, I don't see why.
	 */
	homer->qpmr.sgpe.header.sram_img_size =
	              homer->qpmr.sgpe.header.img_len +
	              homer->qpmr.sgpe.header.common_ring_len +
	              homer->qpmr.sgpe.header.spec_ring_len;
	homer->qpmr.sgpe.header.max_quad_restore_entry  = 255;
	homer->qpmr.sgpe.header.build_ver               = 3;
	struct sgpe_img_header *sgpe_hdr = (struct sgpe_img_header *)
	                                   &homer->qpmr.sgpe.sram_image[INT_VECTOR_SIZE];
	sgpe_hdr->scom_mem_offset = offsetof(struct homer_st, qpmr.cache_scom_region);

	/* Update PPMR Header area in HOMER */
	struct pgpe_img_header *pgpe_hdr = (struct pgpe_img_header *)
	                                   &homer->ppmr.pgpe_sram_img[INT_VECTOR_SIZE];
	pgpe_hdr->core_throttle_assert_cnt   = 0;
	pgpe_hdr->core_throttle_deassert_cnt = 0;
	pgpe_hdr->ivpr_addr                  = 0xFFF20000;	// OCC_SRAM_PGPE_BASE_ADDR
	                                 // = homer->ppmr.header.sram_region_start
	pgpe_hdr->gppb_sram_addr             = 0;		// set by PGPE Hcode (or not?)
	pgpe_hdr->hcode_len                  = homer->ppmr.header.hcode_len;
	/* FIXME: remove hardcoded HOMER in OCI PBA */
	pgpe_hdr->gppb_mem_offset            = 0x80000000 + offsetof(struct homer_st, ppmr) +
	                                       homer->ppmr.header.gppb_offset;
	pgpe_hdr->gppb_len                   = homer->ppmr.header.gppb_len;
	pgpe_hdr->gen_pstables_mem_offset    = 0x80000000 + offsetof(struct homer_st, ppmr) +
	                                       homer->ppmr.header.pstables_offset;
	pgpe_hdr->gen_pstables_len           = homer->ppmr.header.pstables_len;
	pgpe_hdr->occ_pstables_sram_addr     = 0;
	pgpe_hdr->occ_pstables_len           = 0;
	pgpe_hdr->beacon_addr                = 0;
	pgpe_hdr->quad_status_addr           = 0;
	pgpe_hdr->wof_state_address          = 0;
	pgpe_hdr->wof_values_address         = 0;
	pgpe_hdr->req_active_quad_address    = 0;
	pgpe_hdr->wof_table_addr             = homer->ppmr.header.wof_table_offset;
	pgpe_hdr->wof_table_len              = homer->ppmr.header.wof_table_len;
	pgpe_hdr->timebase_hz                = 1866 * MHz / 64;
	pgpe_hdr->doptrace_offset            = homer->ppmr.header.doptrace_offset;
	pgpe_hdr->doptrace_len               = homer->ppmr.header.doptrace_len;

	/* Update magic numbers */
	homer->qpmr.sgpe.header.magic = 0x51504d525f312e30;	// QPMR_1.0
	homer->cpmr.header.magic      = 0x43504d525f322e30;	// CPMR_2.0
	homer->ppmr.header.magic      = 0x50504d525f312e30;	// PPMR_1.0
	sgpe_hdr->magic               = 0x534750455f312e30;	// SGPE_1.0
	cme_hdr->magic                = 0x434d455f5f312e30;	// CME__1.0
	pgpe_hdr->magic               = 0x504750455f312e30;	// PGPE_1.0
}

static void layout_rings(uint8_t chip, struct homer_st *homer, struct xip_hw_header *hw,
			 uint8_t dd, uint64_t cores)
{
	static uint8_t rings_buf[300 * KiB];

	static uint8_t work_buf1[MAX_RING_BUF_SIZE];
	static uint8_t work_buf2[MAX_RING_BUF_SIZE];
	static uint8_t work_buf3[MAX_RING_BUF_SIZE];

	struct ring_data ring_data = {
		.rings_buf = rings_buf, .rings_buf_size = sizeof(rings_buf),
		.work_buf1 = work_buf1, .work_buf1_size = sizeof(work_buf1),
		.work_buf2 = work_buf2, .work_buf2_size = sizeof(work_buf2),
		.work_buf3 = work_buf3, .work_buf3_size = sizeof(work_buf3),
	};

	uint8_t ring_variant = (dd < 0x23 ? RV_BASE : RV_RL4);

	get_ppe_scan_rings(chip, hw, dd, PT_CME, &ring_data);
	layout_rings_for_cme(homer, &ring_data, cores, ring_variant);

	/* Reset buffer sizes to maximum values before reusing the structure */
	ring_data.rings_buf_size = sizeof(rings_buf);
	ring_data.work_buf1_size = sizeof(work_buf1);
	ring_data.work_buf2_size = sizeof(work_buf2);
	ring_data.work_buf3_size = sizeof(work_buf3);
	get_ppe_scan_rings(chip, hw, dd, PT_SGPE, &ring_data);
	layout_rings_for_sgpe(chip, homer, &ring_data,
			      (struct xip_sgpe_header *)((uint8_t *)hw + hw->sgpe.offset),
			      cores, ring_variant);
}

/* Set the Fabric System, Group and Chip IDs into SGPE and CME headers */
static void set_fabric_ids(uint8_t chip, struct homer_st *homer)
{
	struct cme_img_header *cme_hdr = (void *)&homer->cpmr.cme_sram_region[INT_VECTOR_SIZE];
	struct sgpe_img_header *sgpe_hdr = (void *)
		&homer->qpmr.sgpe.sram_image[INT_VECTOR_SIZE];

	/*
	 * Location Ids has the form of:
	 *    0:3    Group ID (loaded from ATTR_PROC_FABRIC_GROUP_ID)
	 *    4:6    Chip ID (loaded from ATTR_PROC_FABRIC_CHIP_ID)
	 *    7      0
	 *    8:12   System ID (loaded from ATTR_PROC_FABRIC_SYSTEM_ID)
	 *    13:15  00
	 *
	 * This is for ATTR_PROC_FABRIC_PUMP_MODE == PUMP_MODE_CHIP_IS_GROUP,
	 * when chip ID is actually a group ID and "chip ID" field is zero.
	 */
	uint16_t location_id = chip << 12;

	cme_hdr->location_id = location_id;
	sgpe_hdr->location_id = location_id;

	/* Extended addressing is supported, but it's all zeros for both chips */
	sgpe_hdr->addr_extension = 0;
}

static void fill_homer_for_chip(uint8_t chip, struct homer_st *homer, struct xip_hw_header *hw,
				uint8_t dd, uint64_t cores)
{
	enum {
		CME_QM_FLAG_SYS_WOF_ENABLE = 0x1000,
		PGPE_FLAG_WOF_ENABLE = 0x1000,
	};

	const OCCPstateParmBlock *oppb = (void *)homer->ppmr.occ_parm_block;
	uint16_t qm_mode_flags;
	uint16_t pgpe_flags;

	layout_rings(chip, homer, hw, dd, cores);
	build_parameter_blocks(chip, homer, cores);
	update_headers(chip, homer, cores);

	populate_epsilon_l2_scom_reg(chip, homer);
	populate_epsilon_l3_scom_reg(chip, homer);
	/* Update L3 Refresh Timer Control SCOM Registers */
	populate_l3_refresh_scom_reg(chip, homer, dd);
	/* Populate HOMER with SCOM restore value of NCU RNG BAR SCOM Register */
	populate_ncu_rng_bar_scom_reg(chip, homer);

	/* Update flag fields in image headers */

	qm_mode_flags = 0xE100;
	pgpe_flags = 0xE032;

	if (oppb->wof.wof_enabled) {
		qm_mode_flags |= CME_QM_FLAG_SYS_WOF_ENABLE;
		pgpe_flags |= PGPE_FLAG_WOF_ENABLE;
	}

	((struct sgpe_img_header *)&homer->qpmr.sgpe.sram_image[INT_VECTOR_SIZE])->reserve_flags = 0x04000000;
	((struct cme_img_header *)&homer->cpmr.cme_sram_region[INT_VECTOR_SIZE])->qm_mode_flags = qm_mode_flags;
	((struct pgpe_img_header *)&homer->ppmr.pgpe_sram_img[INT_VECTOR_SIZE])->flags = pgpe_flags;

	set_fabric_ids(chip, homer);
}

static void setup_wakeup_mode(uint8_t chip, uint64_t cores)
{
	for (int i = 0; i < MAX_CORES_PER_CHIP; i++) {
		if (!IS_EC_FUNCTIONAL(i, cores))
			continue;

		/*
		TP.TPCHIP.NET.PCBSLEC14.PPMC.PPM_CORE_REGS.CPPM_CPMMR		// 0x200F0106
			// These bits, when set, make core wake up in HV (not UV)
			[3]	CPPM_CPMMR_RESERVED_2_9	= 1
			[4]	CPPM_CPMMR_RESERVED_2_9	= 1
		*/
		/* SCOM2 - OR, 0x200F0108 */
		write_scom_for_chiplet(chip, EC00_CHIPLET_ID + i, 0x200F0108,
				       PPC_BIT(3) | PPC_BIT(4));
	}
}

/* 15.2 set HOMER BAR */
static void istep_15_2(uint8_t chip, struct homer_st *homer, void *common_occ_area)
{
	write_scom(chip, 0x05012B00, (uint64_t)homer);
	write_scom(chip, 0x05012B04, (4 * MiB - 1) & ~((uint64_t)MiB - 1));

	write_scom(chip, 0x05012B02, (uint64_t)common_occ_area);
	write_scom(chip, 0x05012B06, (8 * MiB - 1) & ~((uint64_t)MiB - 1));
}

/* 15.3 establish EX chiplet */
static void istep_15_3(uint8_t chip, uint64_t cores)
{
	const uint64_t group_mask = PPC_BITMASK(3,5);

	/* Assign multicast groups for cores */
	for (int i = 0; i < MAX_CORES_PER_CHIP; i++) {
		const chiplet_id_t chiplet = EC00_CHIPLET_ID + i;

		if (!IS_EC_FUNCTIONAL(i, cores))
			continue;

		if ((read_scom_for_chiplet(chip, chiplet, 0xF0001) & group_mask) == group_mask)
			scom_and_or_for_chiplet(chip, chiplet, 0xF0001,
			                        ~(group_mask | PPC_BITMASK(16,23)),
			                        PPC_BITMASK(19,21));

		if ((read_scom_for_chiplet(chip, chiplet, 0xF0002) & group_mask) == group_mask)
			scom_and_or_for_chiplet(chip, chiplet, 0xF0002,
			                        ~(group_mask | PPC_BITMASK(16,23)),
			                        PPC_BIT(5) | PPC_BITMASK(19,21));
	}

	for (int i = 0; i < MAX_QUADS_PER_CHIP; i++) {
		const chiplet_id_t chiplet = EP00_CHIPLET_ID + i;

		if (!IS_EQ_FUNCTIONAL(i, cores))
			continue;

		if ((read_scom_for_chiplet(chip, chiplet, 0xF0001) & group_mask) == group_mask)
			scom_and_or_for_chiplet(chip, chiplet, 0xF0001,
			                        ~(group_mask | PPC_BITMASK(16,23)),
			                         PPC_BITMASK(19,21));
	}

	/*  Writing OCC CCSR */
	write_scom(chip, 0x0006C090, cores);

	/* Writing OCC QCSR */
	uint64_t qcsr = 0;
	for (int i = 0; i < MAX_CMES_PER_CHIP; i++) {
		if (IS_EX_FUNCTIONAL(i, cores))
			qcsr |= PPC_BIT(i);
	}
	write_scom(chip, 0x0006C094, qcsr);

	if (chip != 0) {
		/*
		 * PU_OCB_OCI_QSSR_SCOM2 (OR)
		 * Start no CMEs on slave CPUs (set bit implies stop state).
		 */
		write_scom(chip, 0x0006C09A, PPC_BITMASK(0, 11) | /* CMEs */
					     PPC_BITMASK(14, 19)  /* EQs */);
	}
}

/*
 * 15.4 start STOP engine
 *
 * SGPE startup is actually done as part of istep 21.1 after all
 * preparations here to not have to restart it there.
 */
static void istep_15_4(uint8_t chip, uint64_t cores)
{
	/* Initialize the PFET controllers */
	for (int i = 0; i < MAX_CORES_PER_CHIP; i++) {
		if (IS_EC_FUNCTIONAL(i, cores)) {
			// Periodic core quiesce workaround
			/*
			TP.TPCHIP.NET.PCBSLEC14.PPMC.PPM_CORE_REGS.CPPM_CPMMR (WOR)     // 0x200F0108
				[all] 0
				[2]   CPPM_CPMMR_RESERVED_2 = 1
			*/
			write_scom_for_chiplet(chip, EC00_CHIPLET_ID + i, 0x200F0108,
					       PPC_BIT(2));

			/*
			TP.TPCHIP.NET.PCBSLEC14.PPMC.PPM_COMMON_REGS.PPM_PFDLY        // 0x200F011B
				[all] 0
				[0-3] PPM_PFDLY_POWDN_DLY = 0x9     // 250ns, converted and encoded
				[4-7] PPM_PFDLY_POWUP_DLY = 0x9
			*/
			write_scom_for_chiplet(chip, EC00_CHIPLET_ID + i, 0x200F011B,
					       PPC_PLACE(0x9, 0, 4) | PPC_PLACE(0x9, 4, 4));
			/*
			TP.TPCHIP.NET.PCBSLEC14.PPMC.PPM_COMMON_REGS.PPM_PFOF         // 0x200F011D
				[all] 0
				[0-3] PPM_PFOFF_VDD_VOFF_SEL =  0x8
				[4-7] PPM_PFOFF_VCS_VOFF_SEL =  0x8
			*/
			write_scom_for_chiplet(chip, EC00_CHIPLET_ID + i, 0x200F011D,
					       PPC_PLACE(0x8, 0, 4) | PPC_PLACE(0x8, 4, 4));
		}

		if ((i % 4) == 0 && IS_EQ_FUNCTIONAL(i/4, cores)) {
			/*
			TP.TPCHIP.NET.PCBSLEP03.PPMQ.PPM_COMMON_REGS.PPM_PFDLY        // 0x100F011B
				[all] 0
				[0-3] PPM_PFDLY_POWDN_DLY = 0x9     // 250ns, converted and encoded
				[4-7] PPM_PFDLY_POWUP_DLY = 0x9
			*/
			write_scom_for_chiplet(chip, EP00_CHIPLET_ID + i/4, 0x100F011B,
					       PPC_PLACE(0x9, 0, 4) | PPC_PLACE(0x9, 4, 4));
			/*
			TP.TPCHIP.NET.PCBSLEP03.PPMQ.PPM_COMMON_REGS.PPM_PFOF         // 0x100F011D
				[all] 0
				[0-3] PPM_PFOFF_VDD_VOFF_SEL =  0x8
				[4-7] PPM_PFOFF_VCS_VOFF_SEL =  0x8
			*/
			write_scom_for_chiplet(chip, EP00_CHIPLET_ID + i/4, 0x100F011D,
					       PPC_PLACE(0x8, 0, 4) | PPC_PLACE(0x8, 4, 4));
		}
	}

	/* Condition the PBA back to the base boot configuration */
	pba_reset(chip);

	/*
	 * TODO: this is tested only if (ATTR_VDM_ENABLED || ATTR_IVRM_ENABLED),
	 * both are set (or not) in 15.1 - p9_pstate_parameter_block(). For now
	 * assume they are enabled.
	 */
	/* TP.TPCHIP.TPC.ITR.FMU.KVREF_AND_VMEAS_MODE_STATUS_REG     // 0x01020007
		if ([16] == 0): die()
	*/
	if (!(read_scom(chip, 0x01020007) & PPC_BIT(16)))
		die("VDMs/IVRM are enabled but necessary VREF calibration failed\n");

	/* First mask bit 7 in OIMR and then clear bit 7 in OISR
	TP.TPCHIP.OCC.OCI.OCB.OCB_OCI_OIMR0  (OR)               // 0x0006C006
		[all] 0
		[7]   OCB_OCI_OISR0_GPE2_ERROR =  1
	TP.TPCHIP.OCC.OCI.OCB.OCB_OCI_OISR0  (CLEAR)            // 0x0006C001
		[all] 0
		[7]   OCB_OCI_OISR0_GPE2_ERROR =  1
	*/
	write_scom(chip, 0x0006C006, PPC_BIT(7));
	write_scom(chip, 0x0006C001, PPC_BIT(7));

	/*
	 * Setup the SGPE Timer Selects
	 * These hardcoded values are assumed by the SGPE Hcode for setting up
	 * the FIT and Watchdog values.
	  TP.TPCHIP.OCC.OCI.GPE3.GPETSEL                          // 0x00066000
		[all] 0
		[0-3] GPETSEL_FIT_SEL =       0x1     // FIT - fixed interval timer
		[4-7] GPETSEL_WATCHDOG_SEL =  0xA
	 */
	write_scom(chip, 0x00066000, PPC_PLACE(0x1, 0, 4) | PPC_PLACE(0xA, 4, 4));

	/* Clear error injection bits
	  *0x0006C18B                         // Undocumented, PU_OCB_OCI_OCCFLG2_CLEAR
		[all] 0
		[30]  1       // OCCFLG2_SGPE_HCODE_STOP_REQ_ERR_INJ
	*/
	write_scom(chip, PU_OCB_OCI_OCCFLG2_CLEAR, PPC_BIT(30));
}

/*
 * This logic is for SMF disabled only!
 */
void build_homer_image(void *homer_bar, void *common_occ_area, uint64_t nominal_freq[])
{
	const uint8_t chips = fsi_get_present_chips();

	struct mmap_helper_region_device mdev = {0};
	struct homer_st *homer = homer_bar;
	uint8_t dd = get_dd(); // XXX: does this need to be chip-specific?
	int this_core = -1;
	uint64_t cores[MAX_CHIPS] = {
		get_available_cores(0, &this_core),
		(chips & 0x02) ? get_available_cores(1, NULL) : 0,
	};
	struct xip_hw_header *hw = xmalloc(1 * MiB);
	uint8_t *hw_addr = (void *)hw;

	if (this_core == -1)
		die("Couldn't found active core\n");

	printk(BIOS_DEBUG, "DD%2.2x, boot core: %d\n", dd, this_core);

	/* HOMER must be aligned to 4M because CME HRMOR has bit for 2M set */
	if (!IS_ALIGNED((uint64_t) homer_bar, 4 * MiB))
		die("HOMER (%p) is not aligned to 4MB\n", homer_bar);

	memset(homer_bar, 0, 4 * MiB);

	/*
	 * This will work as long as we don't call mmap(). mmap() calls
	 * mem_poll_alloc() which doesn't check if mdev->pool is valid or at least
	 * not NULL.
	 */
	mount_part_from_pnor("HCODE", &mdev);
	rdev_readat(&mdev.rdev, hw, 0, 1 * MiB);

	assert(hw->magic == XIP_MAGIC_HW);
	assert(hw->image_size <= 1 * MiB);

	build_sgpe(homer, (struct xip_sgpe_header *)(hw_addr + hw->sgpe.offset), dd);
	build_self_restore(homer, (struct xip_restore_header *)(hw_addr + hw->restore.offset),
	                   dd, cores[0]);
	build_cme(homer, (struct xip_cme_header *)(hw_addr + hw->cme.offset), dd);
	build_pgpe(homer, (struct xip_pgpe_header *)(hw_addr + hw->pgpe.offset), dd);

	load_occ_image_to_homer(homer);

	/*
	 * Until this point, only self restore part is CPU specific, use current
	 * state of the first HOMER image as a base for the second one.
	 */
	if (chips & 0x02) {
		struct cme_img_header *hdr;

		memcpy(&homer[1], &homer[0], sizeof(*homer));

		/* Patch part of data initialized by build_cme() */
		hdr = (struct cme_img_header *)&homer[1].cpmr.cme_sram_region[INT_VECTOR_SIZE];
		hdr->cpmr_phy_addr = (uint64_t)&homer[1] | 2 * MiB;
		hdr->unsec_cpmr_phy_addr = hdr->cpmr_phy_addr;

		/* Override data from the other CPU */
		build_self_restore(&homer[1],
				   (struct xip_restore_header *)(hw_addr + hw->restore.offset),
				   dd, cores[1]);
	}

	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (!(chips & (1 << chip)))
			continue;

		fill_homer_for_chip(chip, &homer[chip], hw, dd, cores[chip]);
		nominal_freq[chip] = get_voltage_data(chip)->nominal.freq * MHz;
	}

	free(hw);

	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			setup_wakeup_mode(chip, cores[chip]);
	}

	report_istep(15,2);
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			istep_15_2(chip, &homer[chip], common_occ_area);
	}

	report_istep(15,3);
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			istep_15_3(chip, cores[chip]);
	}

	report_istep(15,4);
	for (uint8_t chip = 0; chip < MAX_CHIPS; chip++) {
		if (chips & (1 << chip))
			istep_15_4(chip, cores[chip]);
	}

	/* Boot OCC here and activate SGPE at the same time */
	istep_21_1(chips, homer, cores);

	istep_16_1(this_core);
}
