# Pipeline CPU

A 6 stage pipeline of our ISA, using 2 cycle memory.
This is what we actually synthesize.

Stages are:
- fetch a
- fetch b
- decode
- execute
- memory
- writeback
