<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVISelLowering.h - RISCV DAG Lowering Interface ------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that RISCV uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetParser_8h.html">llvm/TargetParser/RISCVTargetParser.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>RISCVSubtarget;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">struct </span>RISCVRegisterInfo;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html">   27</a></span>&#160;<span class="keyword">namespace </span>RISCVISD {</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">   28</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">   29</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">   30</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">RET_FLAG</a>,</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">   31</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">URET_FLAG</a>,</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">   32</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">SRET_FLAG</a>,</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">   33</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">MRET_FLAG</a>,</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">CALL</a>,<span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// Select with condition operator - This selects between a true value and</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// a false value (ops #3 and #4) based on the boolean result of comparing</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// the lhs and rhs (ops #0 and #1) of a conditional expression with the</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// condition code in op #2, a XLenVT constant from the ISD::CondCode enum.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// The lhs and rhs are XLenVT integers. The true and false values can be</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// integer or floating point.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">   41</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">SELECT_CC</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">   42</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">BR_CC</a>,</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">   43</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">BuildPairF64</a>,</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">   44</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">SplitF64</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">   45</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">TAIL</a>,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Add the Lo 12 bits from an address. Selected to ADDI.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60">ADD_LO</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Get the Hi 20 bits from an address. Selected to LUI.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2">HI</a>,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// Represents an AUIPC+ADDI pair. Selected to PseudoLLA.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f">   53</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f">LLA</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// Selected as PseudoAddTPRel. Used to emit a TP-relative relocation.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2">ADD_TPREL</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// Load address.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1165d5cb65e20f7177a67d32514c31b3">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1165d5cb65e20f7177a67d32514c31b3">LA_TLS_GD</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// Multiply high for signedxunsigned.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">   62</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">MULHSU</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// RV64I shifts, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// instructions.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">   65</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">SLLW</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">   66</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">SRAW</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">   67</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">SRLW</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// 32-bit operations from RV64M that can&#39;t be simply matched with a pattern</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// at instruction selection time. These have undefined behavior for division</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// by 0 or overflow (divw) like their target independent counterparts.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">DIVW</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">DIVUW</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">   73</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">REMUW</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// RV64IB rotates, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// instructions.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">   76</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">ROLW</a>,</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">RORW</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// RV64IZbb bit counting instructions directly matching the semantics of the</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// named RISC-V instructions.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">CLZW</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">   81</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">CTZW</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// RV64IZbb absolute value for i32. Expanded to (max (negw X), X) during isel.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5">ABSW</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// FPR&lt;-&gt;GPR transfer operations when the FPR is smaller than XLEN, needed as</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// XLEN is the only legal integer width.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// FMV_H_X matches the semantics of the FMV.H.X.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// FMV_X_ANYEXTH is similar to FMV.X.H but has an any-extended result.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// FMV_X_SIGNEXTH is similar to FMV.X.H and has a sign-extended result.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// FMV_W_X_RV64 matches the semantics of the FMV.W.X.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// FMV_X_ANYEXTW_RV64 is similar to FMV.X.W but has an any-extended result.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// This is a more convenient semantic for producing dagcombines that remove</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// unnecessary GPR-&gt;FPR-&gt;GPR moves.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">   97</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">FMV_H_X</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">   98</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">FMV_X_ANYEXTH</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e">   99</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e">FMV_X_SIGNEXTH</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">  100</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">FMV_W_X_RV64</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">  101</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">FMV_X_ANYEXTW_RV64</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// FP to XLen int conversions. Corresponds to fcvt.l(u).s/d/h on RV64 and</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// fcvt.w(u).s/d/h on RV32. Unlike FP_TO_S/UINT these saturate out of</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// range inputs. These are used for FP_TO_S/UINT_SAT lowering. Rounding mode</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">  106</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">FCVT_X</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">  107</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">FCVT_XU</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// Used for FP_TO_S/UINT and FP_TO_S/UINT_SAT lowering. Rounding mode</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">FCVT_W_RV64</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">  113</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">FCVT_WU_RV64</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// Rounds an FP value to its corresponding integer in the same FP format.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// First operand is the value to round, the second operand is the largest</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// integer that can be represented exactly in the FP format. This will be</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// expanded into multiple instructions and basic blocks with a custom</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// inserter.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af">  120</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af">FROUND</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// READ_CYCLE_WIDE - A read of the 64-bit cycle CSR on a 32-bit target</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">  124</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">READ_CYCLE_WIDE</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// brev8, orc.b, zip, and unzip from Zbb and Zbkb. All operands are i32 or</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// XLenVT.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37">  127</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37">BREV8</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671">  128</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671">ORC_B</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379">ZIP</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b">  130</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b">UNZIP</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Vector Extension</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// VMV_V_X_VL matches the semantics of vmv.v.x but includes an extra operand</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// for the VL value to be used for the operation. The first operand is</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// passthru operand.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">  135</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">VMV_V_X_VL</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// VFMV_V_F_VL matches the semantics of vfmv.v.f but includes an extra operand</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// for the VL value to be used for the operation. The first operand is</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// passthru operand.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">  139</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">VFMV_V_F_VL</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// VMV_X_S matches the semantics of vmv.x.s. The result is always XLenVT sign</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// extended from the vector element size.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">  142</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">VMV_X_S</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// VMV_S_X_VL matches the semantics of vmv.s.x. It carries a VL operand.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">  144</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">VMV_S_X_VL</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// VFMV_S_F_VL matches the semantics of vfmv.s.f. It carries a VL operand.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">  146</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">VFMV_S_F_VL</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// Splats an 64-bit value that has been split into two i32 parts. This is</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// expanded late to two scalar stores and a stride 0 vector load.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// The first operand is passthru operand.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">  150</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">SPLAT_VECTOR_SPLIT_I64_VL</a>,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// Read VLENB CSR</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">  152</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">READ_VLENB</a>,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Truncates a RVV integer vector by one power-of-two. Carries both an extra</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// mask and VL operand.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">  155</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">TRUNCATE_VECTOR_VL</a>,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// Matches the semantics of vslideup/vslidedown. The first operand is the</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// pass-thru operand, the second is the source vector, the third is the</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// XLenVT index (either constant or non-constant), the fourth is the mask</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// and the fifth the VL.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">  160</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">VSLIDEUP_VL</a>,</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">  161</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">VSLIDEDOWN_VL</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// Matches the semantics of vslide1up/slide1down. The first operand is</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// passthru operand, the second is source vector, third is the XLenVT scalar</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// value. The fourth and fifth operands are the mask and VL operands.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">  165</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">VSLIDE1UP_VL</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">  166</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">VSLIDE1DOWN_VL</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// Matches the semantics of the vid.v instruction, with a mask and VL</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// operand.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">  169</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">VID_VL</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// Matches the semantics of the vfcnvt.rod function (Convert double-width</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// float to single-width float, rounding towards odd). Takes a double-width</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// float vector and produces a single-width float vector. Also has a mask and</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// VL operand.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">  174</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">VFNCVT_ROD_VL</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// These nodes match the semantics of the corresponding RVV vector reduction</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// instructions. They produce a vector result which is the reduction</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// performed over the second vector operand plus the first element of the</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// third vector operand. The first operand is the pass-thru operand. The</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// second operand is an unconstrained vector type, and the result, first, and</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// third operand&#39;s types are expected to be the corresponding full-width</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// LMUL=1 type for the second operand:</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">//   nxv8i8 = vecreduce_add nxv8i8, nxv32i8, nxv8i8</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">//   nxv2i32 = vecreduce_add nxv2i32, nxv8i32, nxv2i32</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// The different in types does introduce extra vsetvli instructions but</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// similarly it reduces the number of registers consumed per reduction.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// Also has a mask and VL operand.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">  187</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">VECREDUCE_ADD_VL</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">  188</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">VECREDUCE_UMAX_VL</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">  189</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">VECREDUCE_SMAX_VL</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">  190</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">VECREDUCE_UMIN_VL</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">  191</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">VECREDUCE_SMIN_VL</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">  192</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">VECREDUCE_AND_VL</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">  193</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">VECREDUCE_OR_VL</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">  194</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">VECREDUCE_XOR_VL</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">  195</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">VECREDUCE_FADD_VL</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">  196</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">VECREDUCE_SEQ_FADD_VL</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">  197</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">VECREDUCE_FMIN_VL</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">  198</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">VECREDUCE_FMAX_VL</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// Vector binary ops with a merge as a third operand, a mask as a fourth</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// operand, and VL as a fifth operand.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">  202</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">ADD_VL</a>,</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">  203</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">AND_VL</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">  204</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">MUL_VL</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">  205</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">OR_VL</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">  206</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">SDIV_VL</a>,</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">  207</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">SHL_VL</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">  208</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">SREM_VL</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">  209</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">SRA_VL</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">  210</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">SRL_VL</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">  211</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">SUB_VL</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">  212</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">UDIV_VL</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">  213</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">UREM_VL</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">  214</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">XOR_VL</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">  215</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">SMIN_VL</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">  216</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">SMAX_VL</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">  217</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">UMIN_VL</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">  218</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">UMAX_VL</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">  220</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">SADDSAT_VL</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">  221</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">UADDSAT_VL</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">  222</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">SSUBSAT_VL</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">  223</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">USUBSAT_VL</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">  225</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">MULHS_VL</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">  226</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">MULHU_VL</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">  227</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">FADD_VL</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">  228</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">FSUB_VL</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">  229</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">FMUL_VL</a>,</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">  230</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">FDIV_VL</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">  231</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">FMINNUM_VL</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">  232</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">FMAXNUM_VL</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// Vector unary ops with a mask as a second operand and VL as a third operand.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">  235</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">FNEG_VL</a>,</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">  236</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">FABS_VL</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">  237</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">FSQRT_VL</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">  238</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">FCOPYSIGN_VL</a>, <span class="comment">// Has a merge operand</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f">  239</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f">VFCVT_RTZ_X_F_VL</a>,</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2">  240</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2">VFCVT_RTZ_XU_F_VL</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a877c7a5c3864468dcad4edd5b20ad22b">  241</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a877c7a5c3864468dcad4edd5b20ad22b">VFCVT_X_F_VL</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1b94f95b3f6bf233f25540eeb2f99d38">  242</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1b94f95b3f6bf233f25540eeb2f99d38">VFCVT_XU_F_VL</a>,</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540">  243</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540">VFROUND_NOEXCEPT_VL</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c">  244</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c">VFCVT_RM_X_F_VL</a>, <span class="comment">// Has a rounding mode operand.</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87">  245</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87">VFCVT_RM_XU_F_VL</a>, <span class="comment">// Has a rounding mode operand.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">  246</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">SINT_TO_FP_VL</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">  247</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">UINT_TO_FP_VL</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd">  248</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd">VFCVT_RM_F_X_VL</a>, <span class="comment">// Has a rounding mode operand.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0">  249</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0">VFCVT_RM_F_XU_VL</a>, <span class="comment">// Has a rounding mode operand.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">  250</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">FP_ROUND_VL</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">  251</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">FP_EXTEND_VL</a>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// Vector FMA ops with a mask as a fourth operand and VL as a fifth operand.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f">  254</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f">VFMADD_VL</a>,</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c">  255</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c">VFNMADD_VL</a>,</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e">  256</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e">VFMSUB_VL</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40">  257</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40">VFNMSUB_VL</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Widening instructions with a merge value a third operand, a mask as a</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// fourth operand, and VL as a fifth operand.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">  261</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">VWMUL_VL</a>,</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">  262</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">VWMULU_VL</a>,</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">  263</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">VWMULSU_VL</a>,</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3">  264</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3">VWADD_VL</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">  265</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">VWADDU_VL</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be">  266</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be">VWSUB_VL</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7">  267</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7">VWSUBU_VL</a>,</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6">  268</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6">VWADD_W_VL</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e">  269</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e">VWADDU_W_VL</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06">  270</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06">VWSUB_W_VL</a>,</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce">  271</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce">VWSUBU_W_VL</a>,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4fbfe5193e29afdcd782d93f43de274b">  273</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4fbfe5193e29afdcd782d93f43de274b">VNSRL_VL</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// Vector compare producing a mask. Fourth operand is input mask. Fifth</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// operand is VL.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">  277</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">SETCC_VL</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// Vector select with an additional VL operand. This operation is unmasked.</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">  280</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">VSELECT_VL</a>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// Vector select with operand #2 (the value when the condition is false) tied</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// to the destination and an additional VL operand. This operation is</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// unmasked.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">  284</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">VP_MERGE_VL</a>,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// Mask binary operators.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">  287</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">VMAND_VL</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">  288</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">VMOR_VL</a>,</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">  289</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">VMXOR_VL</a>,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// Set mask vector to all zeros or ones.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">  292</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">VMCLR_VL</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">  293</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">VMSET_VL</a>,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// Matches the semantics of vrgather.vx and vrgather.vv with extra operands</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// for passthru and VL. Operands are (src, index, mask, passthru, vl).</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">  297</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">VRGATHER_VX_VL</a>,</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">  298</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">VRGATHER_VV_VL</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">  299</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">VRGATHEREI16_VV_VL</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// Vector sign/zero extend with additional mask &amp; VL operands.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">  302</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">VSEXT_VL</a>,</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">  303</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">VZEXT_VL</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">//  vcpop.m with additional mask and VL operands.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">  306</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">VCPOP_VL</a>,</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">//  vfirst.m with additional mask and VL operands.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00">  309</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00">VFIRST_VL</a>,</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// Reads value of CSR.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// The first operand is a chain pointer. The second specifies address of the</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// required CSR. Two results are produced, the read value and the new chain</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// pointer.</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">  315</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">READ_CSR</a>,</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// Write value to CSR.</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">// The first operand is a chain pointer, the second specifies address of the</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// required CSR and the third is the value to write. The result is the new</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// chain pointer.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">  320</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">WRITE_CSR</a>,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">// Read and write value of CSR.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="comment">// The first operand is a chain pointer, the second specifies address of the</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">// required CSR and the third is the value to write. Two results are produced,</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// the value read before the modification and the new chain pointer.</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">  325</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">SWAP_CSR</a>,</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">  329</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">STRICT_FCVT_W_RV64</a> = <a class="code" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">  330</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">STRICT_FCVT_WU_RV64</a>,</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// WARNING: Do not add anything in the end unless you want the node to</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// have memop! In fact, starting from FIRST_TARGET_MEMORY_OPCODE all</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// opcodes will be thought as target memory ops!</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// Load address.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad8f9bb8ceb4f932d54869e57d152f526">  337</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad8f9bb8ceb4f932d54869e57d152f526">LA</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9b0b76c09ea72e6da2bf2a30fe32070c">  338</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9b0b76c09ea72e6da2bf2a30fe32070c">LA_TLS_IE</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;};</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;} <span class="comment">// namespace RISCVISD</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html">  342</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#af6b5ac8999e873a672bc50c648b6ed0f">  349</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code" href="classllvm_1_1RISCVTargetLowering.html#af6b5ac8999e873a672bc50c648b6ed0f">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *SrcTy, <a class="code" href="classllvm_1_1Type.html">Type</a> *DstTy) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a822fcc93f796cf246c48b13ef6ff05cd">signExtendConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aaad2e8b2b9c16838696193a75d382ad8">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a5651ed3477e83d182a727ea924886060">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aeb0825b5f56c1effcfad1203cb8d4bbe">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a49d50ba3cb52f8e5e6d34c6cec90a3e5">hasAndNotCompare</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a5413adb412fb1e326f7fa96833208fed">hasBitTest</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a84d5236411a5c6ab40108323d17b062d">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordtype">unsigned</span> OldShiftOpcode, <span class="keywordtype">unsigned</span> NewShiftOpcode,</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Return true if the (vector) instruction I will be lowered to an instruction</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// with a scalar splat operand for the given Operand number.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a310e760337c64ab586cb670a60b1301a">canSplatOperand</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">int</span> Operand) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// Return true if a vector instruction will lower to a target instruction</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// able to splat the given operand.</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a310e760337c64ab586cb670a60b1301a">canSplatOperand</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">int</span> Operand) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a0f81f3d8473cc658ced8fa88b457ee9b">shouldSinkOperands</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a49dc5e9232eafe3ae3dab7b6f43f4711">shouldScalarizeBinop</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecOp) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a2daa725b4358bfce1eb11ed1af0bcd69">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a7a0b3bbcd8728609a52e420775a7f7cf">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ad0f72d43380dc7896c344a32bb9b4953">isIntDivCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ad0ef9396c17a356d5924f45056d95d60">preferScalarizeSplat</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">  392</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">softPromoteHalfType</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">  /// Return the register type for a given MVT, ensuring vectors are treated</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// as a series of gpr sized integers.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a420f82fa738c4fbca7c71c3946afe67b">getRegisterTypeForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">  /// Return the number of registers for a given MVT, ensuring vectors are</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// treated as a series of gpr sized integers.</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac96fc89e235bc26ba99ec0a89e240b54">getNumRegistersForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                         <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1652477e0e5b2968e8d160f87031cdf5">shouldFoldSelectWithIdentityConstant</a>(<span class="keywordtype">unsigned</span> BinOpcode,</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// should be stack expanded.</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae48d974556a4a4ac56f2ce1f5ba11586">  412</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ae48d974556a4a4ac56f2ce1f5ba11586">isMultiStoresCheaperThanBitsMerge</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="code" href="structllvm_1_1EVT.html">EVT</a> HTy)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">// If the pair to store is a mixture of float and int values, we will</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">// save two bitwise instructions and one float-to-int instruction and</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">// increase one store instruction. There is potentially a more</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// significant benefit because it avoids the float-&gt;int domain switch</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// for input value. So It is more likely a win.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">if</span> ((LTy.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>() &amp;&amp; HTy.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) ||</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        (LTy.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; HTy.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()))</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">// If the pair only contains int values, we will save two bitwise</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// instructions and increase one store instruction (costing one more</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">// store buffer). Since the benefit is more blurred we leave such a pair</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// out until we get testcase to prove it is a win.</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a3e4bbf6aa948f914b0b53969d9cf092c">shouldExpandBuildVectorWithShuffles</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                      <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                    TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                     <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a283338e41cb41bbe6a59285c019a0415">getTargetConstantFromLoad</a>(<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, std::string &amp;Constraint,</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa9b79124bd53c05103a4c771b1b6a510">AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">  480</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  }</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">  483</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">  485</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> isa&lt;LoadInst&gt;(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) || isa&lt;StoreInst&gt;(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  }</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1ae1ac7546aa1a294490648d657826ae">emitLeadingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac90f092910bb2bb7001ce031243e44a5">emitTrailingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                 <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">  496</a></span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  }</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">  500</a></span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">getExtendForAtomicCmpSwapArg</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">TargetLowering::ShiftLegalizationStrategy</a></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a2d4b243bcdfea88060ffa51fa30683fb">  505</a></span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a2d4b243bcdfea88060ffa51fa30683fb">preferredShiftLegalizationStrategy</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                     <span class="keywordtype">unsigned</span> ExpansionFactor)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">ShiftLegalizationStrategy::LowerToLibcall</a>;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa88eb4ddf2a7c4d5d5482c9fc0b9090a">TargetLowering::preferredShiftLegalizationStrategy</a>(DAG, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                                              ExpansionFactor);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  }</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                     <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1Type.html">Type</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">shouldSignExtendTypeInLibCall</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1Type.html">Type</a>, <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  /// Returns the register with the specified architectural or ABI name. This</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  /// method is necessary to lower the llvm.read_register.* and</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  /// llvm.write_register.* intrinsics. Allocatable registers must be reserved</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  /// with the clang -ffixed-xX flag for access to be allowed.</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="comment">// Lower incoming arguments, copy physregs into vregs</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                               <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">CanLowerReturn</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                      <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a3974afc532c6dfeea9fac363c7c0993a">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                         <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a97b1a7342d551c7997c4c2f4f0d44d6d">isUsedByReturnOnly</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">  557</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160; </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a67dbc70a08c8d7078e23f0a57a9ffbbe">isMulAddWithConstProfitable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddNode,</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a241b3032c605e4faafb173c3adf15105">emitMaskedAtomicRMWIntrinsic</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI,</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                      <a class="code" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code" href="classllvm_1_1Value.html">Value</a> *Incr,</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                      <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="classllvm_1_1Value.html">Value</a> *ShiftAmt,</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                      <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a56ca709f7f49818ffef3f5103a13a5a5">emitMaskedAtomicCmpXchgIntrinsic</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>,</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                          <a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI,</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                          <a class="code" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code" href="classllvm_1_1Value.html">Value</a> *CmpVal,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                          <a class="code" href="classllvm_1_1Value.html">Value</a> *NewVal, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>,</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                          <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// specified type.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a25d4d29a2e8f87e039add92fe76ef88c">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1),</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordtype">unsigned</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac8adfd3d099db48171fe93c1111663e0">splitValueIntoRegisterParts</a>(</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *Parts,</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <span class="keywordtype">unsigned</span> NumParts, <a class="code" href="classllvm_1_1MVT.html">MVT</a> PartVT, std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#aea8c2b718c1dd866d61c29081c1eb44f">joinRegisterPartsIntoValue</a>(</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *Parts,</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordtype">unsigned</span> NumParts, <a class="code" href="classllvm_1_1MVT.html">MVT</a> PartVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> ValueVT,</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac27709ca33b27034fb25d6fb83cb5fb1">getLMUL</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a54c86dae4e6241448405b7986685565b">  597</a></span>&#160;  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a54c86dae4e6241448405b7986685565b">computeVLMAX</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZ.html#a5e2f6288a79b32c4bc9f22fe3f3222b2">VectorBits</a>, <span class="keywordtype">unsigned</span> EltSize,</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                      <span class="keywordtype">unsigned</span> MinSize) {</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="comment">// Original equation:</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="comment">//   VLMAX = (VectorBits / EltSize) * LMUL</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">//   where LMUL = MinSize / RISCV::RVVBitsPerBlock</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// The following equations have been reordered to prevent loss of precision</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="comment">// when calculating fractional LMUL.</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="namespacellvm_1_1SystemZ.html#a5e2f6288a79b32c4bc9f22fe3f3222b2">VectorBits</a> / EltSize) * MinSize) / <a class="code" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  };</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a969970caf142445c61662ad087a95c08">getRegClassIDForLMUL</a>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMul);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a098a8c811988d099304cefe6b99485f3">getSubregIndexByMVT</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a78d9c499deb0a2aadbf8e7ed5e717a8e">getRegClassIDForVecVT</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a01ee44fd979fc25e2afe3d23a2079494">decomposeSubvectorInsertExtractToSubRegs</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VecVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> SubVecVT,</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                           <span class="keywordtype">unsigned</span> InsertExtractIdx,</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a76f853961d86118eb25685e66816a46c">getContainerForFixedLengthVector</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ad82c2ce80626e6dbab08a81060d49d83">shouldRemoveExtendFromGSIndex</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> IndexVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> DataVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a7dc78ebcf96cf613453addde9269d76a">isLegalElementTypeForRVV</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *ScalarTy) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a0b23f096c92f38f9001ae3ea9ddc8dde">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#a64f329924a93b193a9c728cd90f581cf">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a3857be1416dafbc76e2e00df1cb1fc74">LowerCustomJumpTableEntry</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI,</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                          <span class="keywordtype">unsigned</span> uid,</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                          <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ac04d2d188d32f75046f6d7fd6567e011">isVScaleKnownToBeAPowerOfTwo</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ab48d914f449da6ab1b9c23026a1977de">  630</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html#ab48d914f449da6ab1b9c23026a1977de">isLegalScaleForGatherScatter</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Scale,</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ElemSize)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="comment">// Scaled addressing not supported on indexed load/stores</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">return</span> Scale == 1;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  }</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1RISCVTargetLowering.html#a09c33f7646ac5d4405d559737be252af">getIRStackGuard</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">  /// RISCVCCAssignFn - This target-specific function extends the default</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  /// CCValAssign with additional information used to lower RISC-V calling</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// conventions.</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <span class="keywordtype">bool</span> RISCVCCAssignFn(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a>,</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                               <span class="keywordtype">unsigned</span> ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                               <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                               <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                               <span class="keywordtype">bool</span> IsFixed, <span class="keywordtype">bool</span> IsRet, <a class="code" href="classllvm_1_1Type.html">Type</a> *OrigTy,</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> &amp;TLI,</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                               std::optional&lt;unsigned&gt; FirstMaskArgument);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordtype">void</span> analyzeInputArgs(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keywordtype">bool</span> IsRet,</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                        RISCVCCAssignFn Fn) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordtype">void</span> analyzeOutputArgs(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                         <span class="keywordtype">bool</span> IsRet, CallLoweringInfo *CLI,</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                         RISCVCCAssignFn Fn) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAddr(NodeTy *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsLocal = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getStaticTLSAddr(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                           <span class="keywordtype">bool</span> UseGOT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getDynamicTLSAddr(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFRAMEADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftLeftParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftRightParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsSRA) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSPLAT_VECTOR_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskSplat(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskExt(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                             int64_t ExtTrueVal) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskTruncLike(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorTruncLike(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorFPExtendOrRoundLike(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskVecReduction(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                      <span class="keywordtype">bool</span> IsVP) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFPVECREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSTEP_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_REVERSE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SPLICE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerABS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedLoad(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedStore(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorFCOPYSIGNToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedGather(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedScatter(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorLoadToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorStoreToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorSetccToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorLogicOpToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                             <span class="keywordtype">unsigned</span> MaskOpc,</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                             <span class="keywordtype">unsigned</span> VecOpc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorShiftToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorSelectToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerToScalableOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> NewOpc,</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                            <span class="keywordtype">bool</span> HasMergeOp = <span class="keyword">false</span>, <span class="keywordtype">bool</span> HasMask = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> RISCVISDOpc,</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                    <span class="keywordtype">bool</span> HasMergeOp = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerLogicVPOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> MaskOpc,</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                         <span class="keywordtype">unsigned</span> VecOpc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPExtMaskOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPSetCCMaskOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPFPIntConvOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                             <span class="keywordtype">unsigned</span> RISCVISDOpc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPStridedLoad(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPStridedStore(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorExtendToRVV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                            <span class="keywordtype">unsigned</span> ExtendOpc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerGET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEH_DWARF_CFA(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerCTLZ_CTTZ_ZERO_UNDEF(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> expandUnalignedRVVLoad(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> expandUnalignedRVVStore(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordtype">bool</span> isEligibleForTailCallOptimization(</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, CallLoweringInfo &amp;CLI, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> &amp;ArgLocs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /// Generate error diagnostics if any register used by CC has been marked</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  /// reserved.</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> validateCCReservedRegs(</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt;&gt; &amp;Regs,</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordtype">bool</span> useRVVForFixedLengthVectorVT(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> getVPExplicitVectorLengthTy() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">  /// RVV code generation for fixed length vectors does not lower all</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">  /// BUILD_VECTORs. This makes BUILD_VECTOR legalisation a source of stores to</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// merge. However, merging them creates a BUILD_VECTOR that is just as</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// illegal as the original, thus leading to an infinite legalisation loop.</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// NOTE: Once BUILD_VECTOR can be custom lowered for all legal vector types,</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">  /// this override can be removed.</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> mergeStoresAfterLegalization(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  /// Disable normalizing</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  /// select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y))</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// RISCV doesn&#39;t have flags so it&#39;s better to perform the and/or in a GPR.</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> shouldNormalizeToSelectSequence(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  };</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  /// For available scheduling models FDIV + two independent FMULs are much</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  /// faster than two FDIVs.</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;};</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="keyword">namespace </span>RISCVVIntrinsicsTable {</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">  775</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">RISCVVIntrinsicInfo</a> {</div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">  776</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">IntrinsicID</a>;</div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a5c408fc2bcb8f379cabf021a4eb8a6fb">  777</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a5c408fc2bcb8f379cabf021a4eb8a6fb">ScalarOperand</a>;</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">  778</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a>;</div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab14670c8ba929387a4215fef35d342c8">  779</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab14670c8ba929387a4215fef35d342c8">hasScalarOperand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="comment">// 0xF is not valid. See NoScalarOperand in IntrinsicsRISCV.td.</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a5c408fc2bcb8f379cabf021a4eb8a6fb">ScalarOperand</a> != 0xF;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">  783</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">hasVLOperand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="comment">// 0x1F is not valid. See NoVLOperand in IntrinsicsRISCV.td.</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a> != 0x1F;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  }</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;};</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="keyword">using namespace </span>RISCV;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="RISCVISelLowering_8h.html#a9c00103376818567afe90dfdd200b0ab">  791</a></span>&#160;<span class="preprocessor">#define GET_RISCVVIntrinsicsTable_DECL</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;} <span class="comment">// end namespace RISCVVIntrinsicsTable</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a795d1a319e392883fc3a85c106126080"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">llvm::RISCVTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14031">RISCVISelLowering.cpp:14031</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">llvm::RISCVISD::SUB_VL</a></div><div class="ttdeci">@ SUB_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00211">RISCVISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">llvm::RISCVISD::READ_CYCLE_WIDE</a></div><div class="ttdeci">@ READ_CYCLE_WIDE</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00124">RISCVISelLowering.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">llvm::TargetLoweringBase::ShiftLegalizationStrategy::LowerToLibcall</a></div><div class="ttdeci">@ LowerToLibcall</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">llvm::RISCVISD::AND_VL</a></div><div class="ttdeci">@ AND_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00203">RISCVISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">llvm::RISCVISD::VFMV_S_F_VL</a></div><div class="ttdeci">@ VFMV_S_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00146">RISCVISelLowering.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">llvm::RISCVISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00029">RISCVISelLowering.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e">llvm::RISCVISD::VFMSUB_VL</a></div><div class="ttdeci">@ VFMSUB_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00256">RISCVISelLowering.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">llvm::RISCVISD::VECREDUCE_FMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_FMAX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00198">RISCVISelLowering.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce">llvm::RISCVISD::VWSUBU_W_VL</a></div><div class="ttdeci">@ VWSUBU_W_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00271">RISCVISelLowering.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">llvm::RISCVISD::SMAX_VL</a></div><div class="ttdeci">@ SMAX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00216">RISCVISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f">llvm::RISCVISD::LLA</a></div><div class="ttdeci">@ LLA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00053">RISCVISelLowering.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">llvm::RISCVISD::SINT_TO_FP_VL</a></div><div class="ttdeci">@ SINT_TO_FP_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00246">RISCVISelLowering.h:246</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">llvm::RISCVISD::SLLW</a></div><div class="ttdeci">@ SLLW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00065">RISCVISelLowering.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1a47bf5e934d1f1a3b4b0d9e4495e586"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">llvm::RISCVTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *BB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l11671">RISCVISelLowering.cpp:11671</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af26aa4e5f1a77ea3525ca75f6ec63a1a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">llvm::RISCVTargetLowering::isSExtCheaperThanZExt</a></div><div class="ttdeci">bool isSExtCheaperThanZExt(EVT SrcVT, EVT DstVT) const override</div><div class="ttdoc">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01213">RISCVISelLowering.cpp:1213</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">llvm::RISCVISD::SWAP_CSR</a></div><div class="ttdeci">@ SWAP_CSR</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00325">RISCVISelLowering.h:325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6">llvm::RISCVISD::VWADD_W_VL</a></div><div class="ttdeci">@ VWADD_W_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00268">RISCVISelLowering.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">llvm::RISCVISD::FMAXNUM_VL</a></div><div class="ttdeci">@ FMAXNUM_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00232">RISCVISelLowering.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a822fcc93f796cf246c48b13ef6ff05cd"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a822fcc93f796cf246c48b13ef6ff05cd">llvm::RISCVTargetLowering::signExtendConstant</a></div><div class="ttdeci">bool signExtendConstant(const ConstantInt *CI) const override</div><div class="ttdoc">Return true if this constant should be sign extended when promoting to a larger type.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01217">RISCVISelLowering.cpp:1217</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5413adb412fb1e326f7fa96833208fed"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5413adb412fb1e326f7fa96833208fed">llvm::RISCVTargetLowering::hasBitTest</a></div><div class="ttdeci">bool hasBitTest(SDValue X, SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be us...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01256">RISCVISelLowering.cpp:1256</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00168">CallingConvLower.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be">llvm::RISCVISD::VWSUB_VL</a></div><div class="ttdeci">@ VWSUB_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00266">RISCVISelLowering.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">llvm::RISCVISD::FMINNUM_VL</a></div><div class="ttdeci">@ FMINNUM_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00231">RISCVISelLowering.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a190dd3c890042807e4008b5bdd04927a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">llvm::RISCVTargetLowering::RISCVTargetLowering</a></div><div class="ttdeci">RISCVTargetLowering(const TargetMachine &amp;TM, const RISCVSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l00074">RISCVISelLowering.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">llvm::RISCVISD::FMV_H_X</a></div><div class="ttdeci">@ FMV_H_X</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00097">RISCVISelLowering.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac04d2d188d32f75046f6d7fd6567e011"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac04d2d188d32f75046f6d7fd6567e011">llvm::RISCVTargetLowering::isVScaleKnownToBeAPowerOfTwo</a></div><div class="ttdeci">bool isVScaleKnownToBeAPowerOfTwo() const override</div><div class="ttdoc">Return true only if vscale must be a power of two.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13997">RISCVISelLowering.cpp:13997</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdeci">@ LD</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html">llvm::RISCVRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8h_source.html#l00023">RISCVRegisterInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a84d5236411a5c6ab40108323d17b062d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a84d5236411a5c6ab40108323d17b062d">llvm::RISCVTargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt;...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01312">RISCVISelLowering.cpp:1312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">llvm::RISCVISD::DIVUW</a></div><div class="ttdeci">@ DIVUW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00072">RISCVISelLowering.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a1b94f95b3f6bf233f25540eeb2f99d38"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1b94f95b3f6bf233f25540eeb2f99d38">llvm::RISCVISD::VFCVT_XU_F_VL</a></div><div class="ttdeci">@ VFCVT_XU_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00242">RISCVISelLowering.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9b0b76c09ea72e6da2bf2a30fe32070c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9b0b76c09ea72e6da2bf2a30fe32070c">llvm::RISCVISD::LA_TLS_IE</a></div><div class="ttdeci">@ LA_TLS_IE</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00338">RISCVISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">llvm::RISCVISD::VRGATHER_VX_VL</a></div><div class="ttdeci">@ VRGATHER_VX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00297">RISCVISelLowering.h:297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">llvm::RISCVISD::VECREDUCE_UMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_UMIN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00190">RISCVISelLowering.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7ade77bdee8e8fe0f6694d0ef8fda0ad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13521">RISCVISelLowering.cpp:13521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2">llvm::RISCVISD::VFCVT_RTZ_XU_F_VL</a></div><div class="ttdeci">@ VFCVT_RTZ_XU_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00240">RISCVISelLowering.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">llvm::RISCVISD::VMAND_VL</a></div><div class="ttdeci">@ VMAND_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00287">RISCVISelLowering.h:287</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">llvm::RISCVISD::SDIV_VL</a></div><div class="ttdeci">@ SDIV_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00206">RISCVISelLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2debf575de4ff2120c93986cd0b46f20"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">llvm::RISCVTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l10832">RISCVISelLowering.cpp:10832</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">llvm::RISCVISD::MULHU_VL</a></div><div class="ttdeci">@ MULHU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00226">RISCVISelLowering.h:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">llvm::RISCVISD::VZEXT_VL</a></div><div class="ttdeci">@ VZEXT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00303">RISCVISelLowering.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abc0c3e45d7d6be3fd7f5038a7e9e16de"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">llvm::RISCVTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01071">RISCVISelLowering.cpp:1071</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a4fbfe5193e29afdcd782d93f43de274b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4fbfe5193e29afdcd782d93f43de274b">llvm::RISCVISD::VNSRL_VL</a></div><div class="ttdeci">@ VNSRL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00273">RISCVISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f">llvm::RISCVISD::VFCVT_RTZ_X_F_VL</a></div><div class="ttdeci">@ VFCVT_RTZ_X_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00239">RISCVISelLowering.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">llvm::RISCVISD::STRICT_FCVT_W_RV64</a></div><div class="ttdeci">@ STRICT_FCVT_W_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00329">RISCVISelLowering.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02348">SelectionDAGNodes.h:2348</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a241b3032c605e4faafb173c3adf15105"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a241b3032c605e4faafb173c3adf15105">llvm::RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicRMWIntrinsic(IRBuilderBase &amp;Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked atomicrmw using a target-specific intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13879">RISCVISelLowering.cpp:13879</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">llvm::RISCVISD::VECREDUCE_FMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_FMIN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00197">RISCVISelLowering.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">llvm::RISCVISD::MUL_VL</a></div><div class="ttdeci">@ MUL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00204">RISCVISelLowering.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa448af56b2936496312c0fd41d4fedad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">llvm::RISCVTargetLowering::getExtendForAtomicCmpSwapArg</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicCmpSwapArg() const override</div><div class="ttdoc">Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00500">RISCVISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">llvm::RISCVISD::SHL_VL</a></div><div class="ttdeci">@ SHL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00207">RISCVISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">llvm::RISCVISD::ADD_VL</a></div><div class="ttdeci">@ ADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00202">RISCVISelLowering.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd">llvm::RISCVISD::VFCVT_RM_F_X_VL</a></div><div class="ttdeci">@ VFCVT_RM_F_X_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00248">RISCVISelLowering.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ad0f72d43380dc7896c344a32bb9b4953"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ad0f72d43380dc7896c344a32bb9b4953">llvm::RISCVTargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14239">RISCVISelLowering.cpp:14239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">llvm::RISCVISD::VMXOR_VL</a></div><div class="ttdeci">@ VMXOR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00289">RISCVISelLowering.h:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1ae1ac7546aa1a294490648d657826ae"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1ae1ac7546aa1a294490648d657826ae">llvm::RISCVTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13781">RISCVISelLowering.cpp:13781</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac90f092910bb2bb7001ce031243e44a5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac90f092910bb2bb7001ce031243e44a5">llvm::RISCVTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13797">RISCVISelLowering.cpp:13797</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87">llvm::RISCVISD::VFCVT_RM_XU_F_VL</a></div><div class="ttdeci">@ VFCVT_RM_XU_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00245">RISCVISelLowering.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7a07b54d60a81306d5f8c4f12fe8d0cb"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">llvm::RISCVTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13809">RISCVISelLowering.cpp:13809</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">llvm::RISCVISD::VECREDUCE_OR_VL</a></div><div class="ttdeci">@ VECREDUCE_OR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00193">RISCVISelLowering.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a78d9c499deb0a2aadbf8e7ed5e717a8e"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a78d9c499deb0a2aadbf8e7ed5e717a8e">llvm::RISCVTargetLowering::getRegClassIDForVecVT</a></div><div class="ttdeci">static unsigned getRegClassIDForVecVT(MVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01685">RISCVISelLowering.cpp:1685</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af">llvm::RISCVISD::FROUND</a></div><div class="ttdeci">@ FROUND</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00120">RISCVISelLowering.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abae2fc34bf7e289e53e0abf82feea144"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">llvm::RISCVTargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l12621">RISCVISelLowering.cpp:12621</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f">llvm::RISCVISD::VFMADD_VL</a></div><div class="ttdeci">@ VFMADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00254">RISCVISelLowering.h:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a310e760337c64ab586cb670a60b1301a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a310e760337c64ab586cb670a60b1301a">llvm::RISCVTargetLowering::canSplatOperand</a></div><div class="ttdeci">bool canSplatOperand(Instruction *I, int Operand) const</div><div class="ttdoc">Return true if the (vector) instruction I will be lowered to an instruction with a scalar splat opera...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01364">RISCVISelLowering.cpp:1364</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aea8c2b718c1dd866d61c29081c1eb44f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aea8c2b718c1dd866d61c29081c1eb44f">llvm::RISCVTargetLowering::joinRegisterPartsIntoValue</a></div><div class="ttdeci">SDValue joinRegisterPartsIntoValue(SelectionDAG &amp;DAG, const SDLoc &amp;DL, const SDValue *Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, std::optional&lt; CallingConv::ID &gt; CC) const override</div><div class="ttdoc">Target-specific combining of register parts into its original value.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14194">RISCVISelLowering.cpp:14194</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3074f2bd0509ebc050667fbec6c4471b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">llvm::RISCVTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13328">RISCVISelLowering.cpp:13328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">llvm::RISCVISD::VID_VL</a></div><div class="ttdeci">@ VID_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00169">RISCVISelLowering.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a54c86dae4e6241448405b7986685565b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a54c86dae4e6241448405b7986685565b">llvm::RISCVTargetLowering::computeVLMAX</a></div><div class="ttdeci">static unsigned computeVLMAX(unsigned VectorBits, unsigned EltSize, unsigned MinSize)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00597">RISCVISelLowering.h:597</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379">llvm::RISCVISD::ZIP</a></div><div class="ttdeci">@ ZIP</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00129">RISCVISelLowering.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a97b1a7342d551c7997c4c2f4f0d44d6d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a97b1a7342d551c7997c4c2f4f0d44d6d">llvm::RISCVTargetLowering::isUsedByReturnOnly</a></div><div class="ttdeci">bool isUsedByReturnOnly(SDNode *N, SDValue &amp;Chain) const override</div><div class="ttdoc">Return true if result of the specified node is used by a return node only.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13287">RISCVISelLowering.cpp:13287</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a39ed92e826ef5d0893f72b26fab78aa3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">llvm::RISCVTargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l10727">RISCVISelLowering.cpp:10727</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">llvm::RISCVISD::VWMUL_VL</a></div><div class="ttdeci">@ VWMUL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00261">RISCVISelLowering.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">llvm::RISCVISD::VSEXT_VL</a></div><div class="ttdeci">@ VSEXT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00302">RISCVISelLowering.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aa88eb4ddf2a7c4d5d5482c9fc0b9090a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa88eb4ddf2a7c4d5d5482c9fc0b9090a">llvm::TargetLoweringBase::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">virtual ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00932">TargetLowering.h:932</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00078">Constants.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">llvm::RISCVISD::FMV_X_ANYEXTH</a></div><div class="ttdeci">@ FMV_X_ANYEXTH</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00098">RISCVISelLowering.h:98</a></div></div>
<div class="ttc" id="aRISCVTargetParser_8h_html"><div class="ttname"><a href="RISCVTargetParser_8h.html">RISCVTargetParser.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2d89f95e0a2a13c2a42e9ef5805e6e11"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">llvm::RISCVTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l10116">RISCVISelLowering.cpp:10116</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7dc78ebcf96cf613453addde9269d76a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7dc78ebcf96cf613453addde9269d76a">llvm::RISCVTargetLowering::isLegalElementTypeForRVV</a></div><div class="ttdeci">bool isLegalElementTypeForRVV(Type *ScalarTy) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01734">RISCVISelLowering.cpp:1734</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">llvm::RISCVISD::SMIN_VL</a></div><div class="ttdeci">@ SMIN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00215">RISCVISelLowering.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa1602560392150aec86a4a59740a125b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">llvm::RISCVTargetLowering::shouldSignExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldSignExtendTypeInLibCall(EVT Type, bool IsSigned) const override</div><div class="ttdoc">Returns true if arguments should be sign-extended in lib calls.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14051">RISCVISelLowering.cpp:14051</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0">llvm::RISCVISD::VFCVT_RM_F_XU_VL</a></div><div class="ttdeci">@ VFCVT_RM_F_XU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00249">RISCVISelLowering.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ad0ef9396c17a356d5924f45056d95d60"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ad0ef9396c17a356d5924f45056d95d60">llvm::RISCVTargetLowering::preferScalarizeSplat</a></div><div class="ttdeci">bool preferScalarizeSplat(unsigned Opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14247">RISCVISelLowering.cpp:14247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">llvm::RISCVISD::VCPOP_VL</a></div><div class="ttdeci">@ VCPOP_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00306">RISCVISelLowering.h:306</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_ab36e28bf900b3db6c970dd12833b98f5"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::IntrinsicID</a></div><div class="ttdeci">unsigned IntrinsicID</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00776">RISCVISelLowering.h:776</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">llvm::RISCVISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00034">RISCVISelLowering.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">llvm::RISCVISD::VMCLR_VL</a></div><div class="ttdeci">@ VMCLR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00292">RISCVISelLowering.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a098a8c811988d099304cefe6b99485f3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a098a8c811988d099304cefe6b99485f3">llvm::RISCVTargetLowering::getSubregIndexByMVT</a></div><div class="ttdeci">static unsigned getSubregIndexByMVT(MVT VT, unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01662">RISCVISelLowering.cpp:1662</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7">llvm::RISCVISD::VWSUBU_VL</a></div><div class="ttdeci">@ VWSUBU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00267">RISCVISelLowering.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">llvm::RISCVISD::FADD_VL</a></div><div class="ttdeci">@ FADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00227">RISCVISelLowering.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">llvm::RISCVISD::MULHS_VL</a></div><div class="ttdeci">@ MULHS_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00225">RISCVISelLowering.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af635bdefb1b223548ffe30e04acd5487"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">llvm::RISCVTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l12849">RISCVISelLowering.cpp:12849</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aaad2e8b2b9c16838696193a75d382ad8"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aaad2e8b2b9c16838696193a75d382ad8">llvm::RISCVTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01221">RISCVISelLowering.cpp:1221</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a25d4d29a2e8f87e039add92fe76ef88c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a25d4d29a2e8f87e039add92fe76ef88c">llvm::RISCVTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14120">RISCVISelLowering.cpp:14120</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_af975bf04c49cc895cfe38e7dc126a2f1"><div class="ttname"><a href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const</div><div class="ttdoc">Return true if this is an integer or a vector integer type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00144">ValueTypes.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa24f483953cd0a16ecf41803d5094519"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">llvm::RISCVTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14036">RISCVISelLowering.cpp:14036</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2">llvm::RISCVISD::HI</a></div><div class="ttdeci">@ HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00050">RISCVISelLowering.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2daa725b4358bfce1eb11ed1af0bcd69"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2daa725b4358bfce1eb11ed1af0bcd69">llvm::RISCVTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01462">RISCVISelLowering.cpp:1462</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5d405c34f429a4a2743342880ba9166f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">llvm::RISCVTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00483">RISCVISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">llvm::RISCVISD::FMV_W_X_RV64</a></div><div class="ttdeci">@ FMV_W_X_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00100">RISCVISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a1165d5cb65e20f7177a67d32514c31b3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1165d5cb65e20f7177a67d32514c31b3">llvm::RISCVISD::LA_TLS_GD</a></div><div class="ttdeci">@ LA_TLS_GD</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00059">RISCVISelLowering.h:59</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5">llvm::RISCVISD::ABSW</a></div><div class="ttdeci">@ ABSW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00084">RISCVISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">llvm::RISCVISD::VSELECT_VL</a></div><div class="ttdeci">@ VSELECT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00280">RISCVISelLowering.h:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">llvm::RISCVISD::UMIN_VL</a></div><div class="ttdeci">@ UMIN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00217">RISCVISelLowering.h:217</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c">llvm::RISCVISD::VFNMADD_VL</a></div><div class="ttdeci">@ VFNMADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00255">RISCVISelLowering.h:255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40">llvm::RISCVISD::VFNMSUB_VL</a></div><div class="ttdeci">@ VFNMSUB_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00257">RISCVISelLowering.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a329119aee0ed5977b813164639d4fc41"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">llvm::RISCVTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01170">RISCVISelLowering.cpp:1170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">llvm::RISCVISD::SRL_VL</a></div><div class="ttdeci">@ SRL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00210">RISCVISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4608dc92a33ef6d74921a28eaa20140d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">llvm::RISCVTargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(LLVMContext &amp;Context, EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14058">RISCVISelLowering.cpp:14058</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">llvm::RISCVISD::DIVW</a></div><div class="ttdeci">@ DIVW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00071">RISCVISelLowering.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a68314f8cfdd31ab857a970a1462ebf95"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::hasVLOperand</a></div><div class="ttdeci">bool hasVLOperand() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00783">RISCVISelLowering.h:783</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ad82c2ce80626e6dbab08a81060d49d83"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ad82c2ce80626e6dbab08a81060d49d83">llvm::RISCVTargetLowering::shouldRemoveExtendFromGSIndex</a></div><div class="ttdeci">bool shouldRemoveExtendFromGSIndex(EVT IndexVT, EVT DataVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13957">RISCVISelLowering.cpp:13957</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">llvm::RISCVISD::CLZW</a></div><div class="ttdeci">@ CLZW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00080">RISCVISelLowering.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a67dbc70a08c8d7078e23f0a57a9ffbbe"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a67dbc70a08c8d7078e23f0a57a9ffbbe">llvm::RISCVTargetLowering::isMulAddWithConstProfitable</a></div><div class="ttdeci">bool isMulAddWithConstProfitable(SDValue AddNode, SDValue ConstNode) const override</div><div class="ttdoc">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14097">RISCVISelLowering.cpp:14097</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">llvm::RISCVISD::VFNCVT_ROD_VL</a></div><div class="ttdeci">@ VFNCVT_ROD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00174">RISCVISelLowering.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540">llvm::RISCVISD::VFROUND_NOEXCEPT_VL</a></div><div class="ttdeci">@ VFROUND_NOEXCEPT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00243">RISCVISelLowering.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">llvm::RISCVISD::FABS_VL</a></div><div class="ttdeci">@ FABS_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00236">RISCVISelLowering.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aeb0825b5f56c1effcfad1203cb8d4bbe"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aeb0825b5f56c1effcfad1203cb8d4bbe">llvm::RISCVTargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01229">RISCVISelLowering.cpp:1229</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">llvm::RISCVISD::FNEG_VL</a></div><div class="ttdeci">@ FNEG_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00235">RISCVISelLowering.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1652477e0e5b2968e8d160f87031cdf5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1652477e0e5b2968e8d160f87031cdf5">llvm::RISCVTargetLowering::shouldFoldSelectWithIdentityConstant</a></div><div class="ttdeci">bool shouldFoldSelectWithIdentityConstant(unsigned BinOpcode, EVT VT) const override</div><div class="ttdoc">Return true if pulling a binary operation into a select with an identity constant is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01268">RISCVISelLowering.cpp:1268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">llvm::RISCVISD::SplitF64</a></div><div class="ttdeci">@ SplitF64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00044">RISCVISelLowering.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">llvm::RISCVISD::SREM_VL</a></div><div class="ttdeci">@ SREM_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00208">RISCVISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad53ed145f88b1e1c966ff68df9029e7f"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">llvm::RISCV::RVVBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned RVVBitsPerBlock</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetParser_8h_source.html#l00027">RISCVTargetParser.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">llvm::RISCVISD::UINT_TO_FP_VL</a></div><div class="ttdeci">@ UINT_TO_FP_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00247">RISCVISelLowering.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">llvm::RISCVISD::SELECT_CC</a></div><div class="ttdeci">@ SELECT_CC</div><div class="ttdoc">Select with condition operator - This selects between a true value and a false value (ops #3 and #4) ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00041">RISCVISelLowering.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa268221b0c532cecb1b9675c614edac1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00480">RISCVISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">llvm::RISCVISD::VMV_S_X_VL</a></div><div class="ttdeci">@ VMV_S_X_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00144">RISCVISelLowering.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a></div><div class="ttdeci">@ FMV_X_ANYEXTW_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00101">RISCVISelLowering.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aad4bf0b3b5f450239eea7bb4beb78ec2"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">llvm::RISCVTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01166">RISCVISelLowering.cpp:1166</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac8adfd3d099db48171fe93c1111663e0"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac8adfd3d099db48171fe93c1111663e0">llvm::RISCVTargetLowering::splitValueIntoRegisterParts</a></div><div class="ttdeci">bool splitValueIntoRegisterParts(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue *Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const override</div><div class="ttdoc">Target-specific splitting of values into parts that fit a register storing a legal type.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14140">RISCVISelLowering.cpp:14140</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7a0b3bbcd8728609a52e420775a7f7cf"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7a0b3bbcd8728609a52e420775a7f7cf">llvm::RISCVTargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01496">RISCVISelLowering.cpp:1496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">llvm::RISCVISD::VECREDUCE_XOR_VL</a></div><div class="ttdeci">@ VECREDUCE_XOR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00194">RISCVISelLowering.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a877c7a5c3864468dcad4edd5b20ad22b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a877c7a5c3864468dcad4edd5b20ad22b">llvm::RISCVISD::VFCVT_X_F_VL</a></div><div class="ttdeci">@ VFCVT_X_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00241">RISCVISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06">llvm::RISCVISD::VWSUB_W_VL</a></div><div class="ttdeci">@ VWSUB_W_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00270">RISCVISelLowering.h:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a49d50ba3cb52f8e5e6d34c6cec90a3e5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a49d50ba3cb52f8e5e6d34c6cec90a3e5">llvm::RISCVTargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue Y) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y &gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01245">RISCVISelLowering.cpp:1245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b">llvm::RISCVISD::UNZIP</a></div><div class="ttdeci">@ UNZIP</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00130">RISCVISelLowering.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">llvm::RISCVISD::SETCC_VL</a></div><div class="ttdeci">@ SETCC_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00277">RISCVISelLowering.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01317">ISDOpcodes.h:1317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">llvm::RISCVISD::MULHSU</a></div><div class="ttdeci">@ MULHSU</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00062">RISCVISelLowering.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">llvm::RISCVISD::VSLIDEDOWN_VL</a></div><div class="ttdeci">@ VSLIDEDOWN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00161">RISCVISelLowering.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae48d974556a4a4ac56f2ce1f5ba11586"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae48d974556a4a4ac56f2ce1f5ba11586">llvm::RISCVTargetLowering::isMultiStoresCheaperThanBitsMerge</a></div><div class="ttdeci">bool isMultiStoresCheaperThanBitsMerge(EVT LTy, EVT HTy) const override</div><div class="ttdoc">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values int...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00412">RISCVISelLowering.h:412</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">llvm::RISCVISD::MRET_FLAG</a></div><div class="ttdeci">@ MRET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00033">RISCVISelLowering.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">llvm::RISCVISD::XOR_VL</a></div><div class="ttdeci">@ XOR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00214">RISCVISelLowering.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa9b79124bd53c05103a4c771b1b6a510"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa9b79124bd53c05103a4c771b1b6a510">llvm::RISCVTargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l11887">RISCVISelLowering.cpp:11887</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">llvm::SystemZISD::XC</a></div><div class="ttdeci">@ XC</div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00125">SystemZISelLowering.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">llvm::RISCVISD::ROLW</a></div><div class="ttdeci">@ ROLW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00076">RISCVISelLowering.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1daa5bda35eacba5b0b1d532bcf0327f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">llvm::RISCVTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *SrcTy, Type *DstTy) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01179">RISCVISelLowering.cpp:1179</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_acb0cc8e408b22de32fd6ce17ea481052"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00557">RISCVISelLowering.h:557</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">llvm::RISCVISD::VECREDUCE_SMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_SMAX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00189">RISCVISelLowering.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1ef715861d103a230d685a62ef2c09a3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">llvm::RISCVTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13720">RISCVISelLowering.cpp:13720</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a761aff074638e887486d1f4e268af59b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">llvm::RISCVTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l10939">RISCVISelLowering.cpp:10939</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60">llvm::RISCVISD::ADD_LO</a></div><div class="ttdeci">@ ADD_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00048">RISCVISelLowering.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">llvm::RISCVISD::WRITE_CSR</a></div><div class="ttdeci">@ WRITE_CSR</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00320">RISCVISelLowering.h:320</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04198">TargetLowering.h:4198</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a493000ba3c662fc283ecccf2392e4393"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">llvm::RISCVTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01136">RISCVISelLowering.cpp:1136</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_afb9e6641ac13027414901a6dbbd08a17"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">llvm::RISCVTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01198">RISCVISelLowering.cpp:1198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">llvm::RISCVISD::OR_VL</a></div><div class="ttdeci">@ OR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00205">RISCVISelLowering.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">llvm::RISCVISD::VECREDUCE_SEQ_FADD_VL</a></div><div class="ttdeci">@ VECREDUCE_SEQ_FADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00196">RISCVISelLowering.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37">llvm::RISCVISD::BREV8</a></div><div class="ttdeci">@ BREV8</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00127">RISCVISelLowering.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">llvm::RISCVISD::SADDSAT_VL</a></div><div class="ttdeci">@ SADDSAT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00220">RISCVISelLowering.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a52376a753c8ddea8a93cc03bdecc4fcd"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">llvm::RISCVTargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to move this shift by a constant amount through its operand,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l10675">RISCVISelLowering.cpp:10675</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">llvm::RISCVISD::VECREDUCE_SMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_SMIN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00191">RISCVISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">llvm::RISCVISD::VSLIDE1UP_VL</a></div><div class="ttdeci">@ VSLIDE1UP_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00165">RISCVISelLowering.h:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a56ca709f7f49818ffef3f5103a13a5a5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a56ca709f7f49818ffef3f5103a13a5a5">llvm::RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicCmpXchgIntrinsic(IRBuilderBase &amp;Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked cmpxchg using a target-specific intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13935">RISCVISelLowering.cpp:13935</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a992c628616bc08a3d4608db389389cf4"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">llvm::RISCVTargetLowering::softPromoteHalfType</a></div><div class="ttdeci">bool softPromoteHalfType() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00392">RISCVISelLowering.h:392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">llvm::RISCVISD::SRAW</a></div><div class="ttdeci">@ SRAW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00066">RISCVISelLowering.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abb4ac2d585a18a9b8db4ac7ffa41fc06"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">llvm::RISCVTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l07692">RISCVISelLowering.cpp:7692</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">llvm::RISCVISD::READ_VLENB</a></div><div class="ttdeci">@ READ_VLENB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00152">RISCVISelLowering.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671">llvm::RISCVISD::ORC_B</a></div><div class="ttdeci">@ ORC_B</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00128">RISCVISelLowering.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9ae8be871dd199c4ba70bd599afb181b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">llvm::RISCVTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14009">RISCVISelLowering.cpp:14009</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">llvm::RISCVISD::VMOR_VL</a></div><div class="ttdeci">@ VMOR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00288">RISCVISelLowering.h:288</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aAssumeBundleBuilder_8cpp_html_afb136e0532bcaed86521b462e6538d62"><div class="ttname"><a href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a></div><div class="ttdeci">assume Assume Builder</div><div class="ttdef"><b>Definition:</b> <a href="AssumeBundleBuilder_8cpp_source.html#l00651">AssumeBundleBuilder.cpp:651</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">llvm::RISCVISD::BuildPairF64</a></div><div class="ttdeci">@ BuildPairF64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00043">RISCVISelLowering.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af6b5ac8999e873a672bc50c648b6ed0f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af6b5ac8999e873a672bc50c648b6ed0f">llvm::RISCVTargetLowering::getSubtarget</a></div><div class="ttdeci">const RISCVSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00349">RISCVISelLowering.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZ_html_a5e2f6288a79b32c4bc9f22fe3f3222b2"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a5e2f6288a79b32c4bc9f22fe3f3222b2">llvm::SystemZ::VectorBits</a></div><div class="ttdeci">const unsigned VectorBits</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00154">SystemZ.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">llvm::RISCVISD::FSUB_VL</a></div><div class="ttdeci">@ FSUB_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00228">RISCVISelLowering.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">llvm::RISCVISD::USUBSAT_VL</a></div><div class="ttdeci">@ USUBSAT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00223">RISCVISelLowering.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">llvm::RISCVISD::FCVT_XU</a></div><div class="ttdeci">@ FCVT_XU</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00107">RISCVISelLowering.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a01ee44fd979fc25e2afe3d23a2079494"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a01ee44fd979fc25e2afe3d23a2079494">llvm::RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs</a></div><div class="ttdeci">static std::pair&lt; unsigned, unsigned &gt; decomposeSubvectorInsertExtractToSubRegs(MVT VecVT, MVT SubVecVT, unsigned InsertExtractIdx, const RISCVRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01697">RISCVISelLowering.cpp:1697</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">llvm::RISCVISD::REMUW</a></div><div class="ttdeci">@ REMUW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00073">RISCVISelLowering.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">llvm::RISCVISD::VECREDUCE_AND_VL</a></div><div class="ttdeci">@ VECREDUCE_AND_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00192">RISCVISelLowering.h:192</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">llvm::RISCVISD::STRICT_FCVT_WU_RV64</a></div><div class="ttdeci">@ STRICT_FCVT_WU_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00330">RISCVISelLowering.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ab48d914f449da6ab1b9c23026a1977de"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ab48d914f449da6ab1b9c23026a1977de">llvm::RISCVTargetLowering::isLegalScaleForGatherScatter</a></div><div class="ttdeci">bool isLegalScaleForGatherScatter(uint64_t Scale, uint64_t ElemSize) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00630">RISCVISelLowering.h:630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">llvm::RISCVISD::VMV_V_X_VL</a></div><div class="ttdeci">@ VMV_V_X_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00135">RISCVISelLowering.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aca527d26f925265f5d193625eeb7bf0c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">llvm::RISCVTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13497">RISCVISelLowering.cpp:13497</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a5c408fc2bcb8f379cabf021a4eb8a6fb"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a5c408fc2bcb8f379cabf021a4eb8a6fb">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::ScalarOperand</a></div><div class="ttdeci">uint8_t ScalarOperand</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00777">RISCVISelLowering.h:777</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">llvm::RISCVISD::FP_EXTEND_VL</a></div><div class="ttdeci">@ FP_EXTEND_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00251">RISCVISelLowering.h:251</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3857be1416dafbc76e2e00df1cb1fc74"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3857be1416dafbc76e2e00df1cb1fc74">llvm::RISCVTargetLowering::LowerCustomJumpTableEntry</a></div><div class="ttdeci">const MCExpr * LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13989">RISCVISelLowering.cpp:13989</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">llvm::RISCVISD::FCVT_X</a></div><div class="ttdeci">@ FCVT_X</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00106">RISCVISelLowering.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3">llvm::RISCVISD::VWADD_VL</a></div><div class="ttdeci">@ VWADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00264">RISCVISelLowering.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">llvm::RISCVISD::VWADDU_VL</a></div><div class="ttdeci">@ VWADDU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00265">RISCVISelLowering.h:265</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00156">ItaniumDemangle.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">llvm::RISCVISD::FCVT_WU_RV64</a></div><div class="ttdeci">@ FCVT_WU_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00113">RISCVISelLowering.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3974afc532c6dfeea9fac363c7c0993a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3974afc532c6dfeea9fac363c7c0993a">llvm::RISCVTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01280">RISCVISelLowering.cpp:1280</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00926">TargetLowering.h:926</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">llvm::RISCVISD::BR_CC</a></div><div class="ttdeci">@ BR_CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00042">RISCVISelLowering.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad8f9bb8ceb4f932d54869e57d152f526"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad8f9bb8ceb4f932d54869e57d152f526">llvm::RISCVISD::LA</a></div><div class="ttdeci">@ LA</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00337">RISCVISelLowering.h:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">llvm::RISCVISD::FMUL_VL</a></div><div class="ttdeci">@ FMUL_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00229">RISCVISelLowering.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">llvm::RISCVISD::RORW</a></div><div class="ttdeci">@ RORW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00077">RISCVISelLowering.h:77</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a969970caf142445c61662ad087a95c08"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a969970caf142445c61662ad087a95c08">llvm::RISCVTargetLowering::getRegClassIDForLMUL</a></div><div class="ttdeci">static unsigned getRegClassIDForLMUL(RISCVII::VLMUL LMul)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01644">RISCVISelLowering.cpp:1644</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">llvm::RISCVISD::VWMULU_VL</a></div><div class="ttdeci">@ VWMULU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00262">RISCVISelLowering.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a09c33f7646ac5d4405d559737be252af"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a09c33f7646ac5d4405d559737be252af">llvm::RISCVTargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14265">RISCVISelLowering.cpp:14265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">llvm::RISCVISD::VECREDUCE_UMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_UMAX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00188">RISCVISelLowering.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a575fde9315284d194030bd1f0052d126"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">llvm::RISCVTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01471">RISCVISelLowering.cpp:1471</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">llvm::RISCVISD::VMSET_VL</a></div><div class="ttdeci">@ VMSET_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00293">RISCVISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">llvm::RISCVISD::SRLW</a></div><div class="ttdeci">@ SRLW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00067">RISCVISelLowering.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2">llvm::RISCVISD::ADD_TPREL</a></div><div class="ttdeci">@ ADD_TPREL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00056">RISCVISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e">llvm::RISCVISD::FMV_X_SIGNEXTH</a></div><div class="ttdeci">@ FMV_X_SIGNEXTH</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00099">RISCVISelLowering.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a2a3e6a289a2436d38dcb9f129c101e8b"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::VLOperand</a></div><div class="ttdeci">uint8_t VLOperand</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00778">RISCVISelLowering.h:778</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a73c00997fdff9ed032df8ba7d094669d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">llvm::RISCVTargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13146">RISCVISelLowering.cpp:13146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">llvm::RISCVISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00030">RISCVISelLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">llvm::RISCVISD::FP_ROUND_VL</a></div><div class="ttdeci">@ FP_ROUND_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00250">RISCVISelLowering.h:250</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_ab14670c8ba929387a4215fef35d342c8"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab14670c8ba929387a4215fef35d342c8">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::hasScalarOperand</a></div><div class="ttdeci">bool hasScalarOperand() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00779">RISCVISelLowering.h:779</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">llvm::RISCVISD::VRGATHER_VV_VL</a></div><div class="ttdeci">@ VRGATHER_VV_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00298">RISCVISelLowering.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a283338e41cb41bbe6a59285c019a0415"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a283338e41cb41bbe6a59285c019a0415">llvm::RISCVTargetLowering::getTargetConstantFromLoad</a></div><div class="ttdeci">const Constant * getTargetConstantFromLoad(LoadSDNode *LD) const override</div><div class="ttdoc">This method returns the constant pool value that will be loaded by LD.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l11020">RISCVISelLowering.cpp:11020</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html">llvm::RISCVTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00342">RISCVISelLowering.h:342</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a93d553082403c1d952f2e3c7d9d41926"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">llvm::RISCVTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l03761">RISCVISelLowering.cpp:3761</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">llvm::RISCVISD::VMV_X_S</a></div><div class="ttdeci">@ VMV_X_S</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00142">RISCVISelLowering.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">llvm::RISCVISD::VP_MERGE_VL</a></div><div class="ttdeci">@ VP_MERGE_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00284">RISCVISelLowering.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac3d6654267f6622c3b07624eb5ebef6b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">llvm::RISCVTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13734">RISCVISelLowering.cpp:13734</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac27709ca33b27034fb25d6fb83cb5fb1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac27709ca33b27034fb25d6fb83cb5fb1">llvm::RISCVTargetLowering::getLMUL</a></div><div class="ttdeci">static RISCVII::VLMUL getLMUL(MVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01618">RISCVISelLowering.cpp:1618</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0b23f096c92f38f9001ae3ea9ddc8dde"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0b23f096c92f38f9001ae3ea9ddc8dde">llvm::RISCVTargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13962">RISCVISelLowering.cpp:13962</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a49dc5e9232eafe3ae3dab7b6f43f4711"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a49dc5e9232eafe3ae3dab7b6f43f4711">llvm::RISCVTargetLowering::shouldScalarizeBinop</a></div><div class="ttdeci">bool shouldScalarizeBinop(SDValue VecOp) const override</div><div class="ttdoc">Try to convert an extract element of a vector binary operation into an extract element followed by a ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01443">RISCVISelLowering.cpp:1443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">llvm::RISCVISD::VFMV_V_F_VL</a></div><div class="ttdeci">@ VFMV_V_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00139">RISCVISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">llvm::RISCVISD::VWMULSU_VL</a></div><div class="ttdeci">@ VWMULSU_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00263">RISCVISelLowering.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae7575cce492f2987db70732eafb6ea39"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">llvm::RISCVTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00485">RISCVISelLowering.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">llvm::RISCVISD::UADDSAT_VL</a></div><div class="ttdeci">@ UADDSAT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00221">RISCVISelLowering.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e">llvm::RISCVISD::VWADDU_W_VL</a></div><div class="ttdeci">@ VWADDU_W_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00269">RISCVISelLowering.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">llvm::RISCVISD::VRGATHEREI16_VV_VL</a></div><div class="ttdeci">@ VRGATHEREI16_VV_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00299">RISCVISelLowering.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">llvm::RISCVISD::VECREDUCE_FADD_VL</a></div><div class="ttdeci">@ VECREDUCE_FADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00195">RISCVISelLowering.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a8c03ac21b9348135d67887e1246f2845"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">llvm::RISCVTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns the register with the specified architectural or ABI name.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14278">RISCVISelLowering.cpp:14278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">llvm::RISCVISD::UREM_VL</a></div><div class="ttdeci">@ UREM_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00213">RISCVISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">llvm::RISCVISD::TAIL</a></div><div class="ttdeci">@ TAIL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00045">RISCVISelLowering.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00775">RISCVISelLowering.h:775</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">llvm::RISCVISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00028">RISCVISelLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">llvm::RISCVISD::FCVT_W_RV64</a></div><div class="ttdeci">@ FCVT_W_RV64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00112">RISCVISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">llvm::RISCVISD::VECREDUCE_ADD_VL</a></div><div class="ttdeci">@ VECREDUCE_ADD_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00187">RISCVISelLowering.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3e4bbf6aa948f914b0b53969d9cf092c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3e4bbf6aa948f914b0b53969d9cf092c">llvm::RISCVTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01976">RISCVISelLowering.cpp:1976</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">llvm::RISCVISD::UMAX_VL</a></div><div class="ttdeci">@ UMAX_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00218">RISCVISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01323">ISDOpcodes.h:1323</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00">llvm::RISCVISD::VFIRST_VL</a></div><div class="ttdeci">@ VFIRST_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00309">RISCVISelLowering.h:309</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">llvm::RISCVISD::READ_CSR</a></div><div class="ttdeci">@ READ_CSR</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00315">RISCVISelLowering.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5651ed3477e83d182a727ea924886060"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5651ed3477e83d182a727ea924886060">llvm::RISCVTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01225">RISCVISelLowering.cpp:1225</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac96fc89e235bc26ba99ec0a89e240b54"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac96fc89e235bc26ba99ec0a89e240b54">llvm::RISCVTargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Return the number of registers for a given MVT, ensuring vectors are treated as a series of gpr sized...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01540">RISCVISelLowering.cpp:1540</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1c"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">llvm::RISCVII::VLMUL</a></div><div class="ttdeci">VLMUL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00120">RISCVBaseInfo.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a64f329924a93b193a9c728cd90f581cf"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a64f329924a93b193a9c728cd90f581cf">llvm::RISCVTargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13979">RISCVISelLowering.cpp:13979</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3290fe689aeeee1bcd394003549f2388"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">llvm::RISCVTargetLowering::shouldExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldExtendTypeInLibCall(EVT Type) const override</div><div class="ttdoc">Returns true if arguments should be extended in lib calls.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l14041">RISCVISelLowering.cpp:14041</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz).</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00641">Function.h:641</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">llvm::RISCVISD::SRET_FLAG</a></div><div class="ttdeci">@ SRET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00032">RISCVISelLowering.h:32</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c">llvm::RISCVISD::VFCVT_RM_X_F_VL</a></div><div class="ttdeci">@ VFCVT_RM_X_F_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00244">RISCVISelLowering.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_aaa0193582f1fc99e3e6a3fc5abcb37bf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00465">SelectionDAG.h:465</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a141bf09f97adbbe9f512fb1141f37090"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">llvm::RISCVTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13169">RISCVISelLowering.cpp:13169</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1d590593e9eadfde5ec29a7754a64350"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">llvm::RISCVTargetLowering::getExtendForAtomicOps</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicOps() const override</div><div class="ttdoc">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND,...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00496">RISCVISelLowering.h:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">llvm::RISCVISD::FDIV_VL</a></div><div class="ttdeci">@ FDIV_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00230">RISCVISelLowering.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1792df67b13d6b67b17fd957b8f6ac03"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">llvm::RISCVTargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *CI) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13324">RISCVISelLowering.cpp:13324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">llvm::RISCVISD::SPLAT_VECTOR_SPLIT_I64_VL</a></div><div class="ttdeci">@ SPLAT_VECTOR_SPLIT_I64_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00150">RISCVISelLowering.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">llvm::RISCVISD::VSLIDE1DOWN_VL</a></div><div class="ttdeci">@ VSLIDE1DOWN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00166">RISCVISelLowering.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0f81f3d8473cc658ced8fa88b457ee9b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0f81f3d8473cc658ced8fa88b457ee9b">llvm::RISCVTargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01408">RISCVISelLowering.cpp:1408</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdeci">@ SIGN_EXTEND</div><div class="ttdoc">Conversion operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00760">ISDOpcodes.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a6cf51cce9a6839a2849aeadcc0312d31"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">llvm::RISCVTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01056">RISCVISelLowering.cpp:1056</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">llvm::RISCVISD::TRUNCATE_VECTOR_VL</a></div><div class="ttdeci">@ TRUNCATE_VECTOR_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00155">RISCVISelLowering.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">llvm::RISCVISD::SSUBSAT_VL</a></div><div class="ttdeci">@ SSUBSAT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00222">RISCVISelLowering.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">llvm::RISCVISD::FCOPYSIGN_VL</a></div><div class="ttdeci">@ FCOPYSIGN_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00238">RISCVISelLowering.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a420f82fa738c4fbca7c71c3946afe67b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a420f82fa738c4fbca7c71c3946afe67b">llvm::RISCVTargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Return the register type for a given MVT, ensuring vectors are treated as a series of gpr sized integ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01528">RISCVISelLowering.cpp:1528</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">llvm::RISCVISD::CTZW</a></div><div class="ttdeci">@ CTZW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00081">RISCVISelLowering.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a3cb888a2ce8e95e0d9769687a5e2f7d8"><div class="ttname"><a href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">llvm::EVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00139">ValueTypes.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a76f853961d86118eb25685e66816a46c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a76f853961d86118eb25685e66816a46c">llvm::RISCVTargetLowering::getContainerForFixedLengthVector</a></div><div class="ttdeci">MVT getContainerForFixedLengthVector(MVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l01884">RISCVISelLowering.cpp:1884</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">llvm::RISCVISD::URET_FLAG</a></div><div class="ttdeci">@ URET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00031">RISCVISelLowering.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">llvm::RISCVISD::VSLIDEUP_VL</a></div><div class="ttdeci">@ VSLIDEUP_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00160">RISCVISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">llvm::RISCVISD::FSQRT_VL</a></div><div class="ttdeci">@ FSQRT_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00237">RISCVISelLowering.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">llvm::RISCVISD::UDIV_VL</a></div><div class="ttdeci">@ UDIV_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00212">RISCVISelLowering.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">llvm::RISCVTargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l03545">RISCVISelLowering.cpp:3545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a></div><div class="ttdeci">ABI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00385">RISCVBaseInfo.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2d4b243bcdfea88060ffa51fa30683fb"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2d4b243bcdfea88060ffa51fa30683fb">llvm::RISCVTargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">TargetLowering::ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00505">RISCVISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">llvm::RISCVISD::SRA_VL</a></div><div class="ttdeci">@ SRA_VL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00209">RISCVISelLowering.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9f599da93ccc12e05a0126cfdc57b885"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">llvm::RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *CI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8cpp_source.html#l13923">RISCVISelLowering.cpp:13923</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:47 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
