<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: struct Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classMP.html">MP</a>.<a class="el" href="classMP_1_1struct.html">struct</a>
  </div>
</div>
<div class="contents">
<h1>struct Architecture Reference</h1><!-- doxytag: class="MP::struct" --><!-- doxytag: inherits="AC,ALU,B_Reg,CU,IR,IRDec,MAR,PC,ROM_16_8,O" --><div class="dynheader">
Inheritance diagram for struct:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMP_1_1struct.png" usemap="#struct_map" alt=""/>
  <map id="struct_map" name="struct_map">
<area href="classO.html" alt="O" shape="rect" coords="86,504,162,528"/>
<area href="classROM__16__8.html" alt="ROM_16_8" shape="rect" coords="86,448,162,472"/>
<area href="classPC.html" alt="PC" shape="rect" coords="86,392,162,416"/>
<area href="classMAR.html" alt="MAR" shape="rect" coords="86,336,162,360"/>
<area href="classIRDec.html" alt="IRDec" shape="rect" coords="86,280,162,304"/>
<area href="classIR.html" alt="IR" shape="rect" coords="86,224,162,248"/>
<area href="classCU.html" alt="CU" shape="rect" coords="86,168,162,192"/>
<area href="classB__Reg.html" alt="B_Reg" shape="rect" coords="86,112,162,136"/>
<area href="classALU.html" alt="ALU" shape="rect" coords="86,56,162,80"/>
<area href="classAC.html" alt="AC" shape="rect" coords="86,0,162,24"/>
<area href="classMP.html" alt="MP" shape="rect" coords="0,616,76,640"/>
</map>
 </div>
</div>

<p><a href="classMP_1_1struct-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<br/>
<br/>
<tr><td colspan="2"><h2>Components</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69033edd1288f1872e163bf8e7baf381"></a><!-- doxytag: member="MP::struct::AC" ref="a69033edd1288f1872e163bf8e7baf381" args="" -->
<a class="el" href="classMP_1_1struct.html#a69033edd1288f1872e163bf8e7baf381">AC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classAC.html">&lt;Entity AC&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e4eb2ee28b3f972d6571cc4d82bf6aa"></a><!-- doxytag: member="MP::struct::ALU" ref="a4e4eb2ee28b3f972d6571cc4d82bf6aa" args="" -->
<a class="el" href="classMP_1_1struct.html#a4e4eb2ee28b3f972d6571cc4d82bf6aa">ALU</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classALU.html">&lt;Entity ALU&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade6ad726b154e66e5042769a205cdfb0"></a><!-- doxytag: member="MP::struct::B_Reg" ref="ade6ad726b154e66e5042769a205cdfb0" args="" -->
<a class="el" href="classMP_1_1struct.html#ade6ad726b154e66e5042769a205cdfb0">B_Reg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classB__Reg.html">&lt;Entity B_Reg&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad32789ff5ecb02d945cad1438b91b885"></a><!-- doxytag: member="MP::struct::CU" ref="ad32789ff5ecb02d945cad1438b91b885" args="" -->
<a class="el" href="classMP_1_1struct.html#ad32789ff5ecb02d945cad1438b91b885">CU</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classCU.html">&lt;Entity CU&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3475df13f37e7d331537fb1fc9d915"></a><!-- doxytag: member="MP::struct::IR" ref="a7f3475df13f37e7d331537fb1fc9d915" args="" -->
<a class="el" href="classMP_1_1struct.html#a7f3475df13f37e7d331537fb1fc9d915">IR</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classIR.html">&lt;Entity IR&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a917214962a99970d8f93484b16fc7f08"></a><!-- doxytag: member="MP::struct::IRDec" ref="a917214962a99970d8f93484b16fc7f08" args="" -->
<a class="el" href="classMP_1_1struct.html#a917214962a99970d8f93484b16fc7f08">IRDec</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classIRDec.html">&lt;Entity IRDec&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1dc955fab7e7ca4ab019ba0fb135627"></a><!-- doxytag: member="MP::struct::MAR" ref="ac1dc955fab7e7ca4ab019ba0fb135627" args="" -->
<a class="el" href="classMP_1_1struct.html#ac1dc955fab7e7ca4ab019ba0fb135627">MAR</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classMAR.html">&lt;Entity MAR&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2000be71520d43723eb62c0c72005e34"></a><!-- doxytag: member="MP::struct::PC" ref="a2000be71520d43723eb62c0c72005e34" args="" -->
<a class="el" href="classMP_1_1struct.html#a2000be71520d43723eb62c0c72005e34">PC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classPC.html">&lt;Entity PC&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a360c458b4677df17ef90d6277333d3cf"></a><!-- doxytag: member="MP::struct::ROM_16_8" ref="a360c458b4677df17ef90d6277333d3cf" args="" -->
<a class="el" href="classMP_1_1struct.html#a360c458b4677df17ef90d6277333d3cf">ROM_16_8</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classROM__16__8.html">&lt;Entity ROM_16_8&gt; </a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae48bf9dad3f5d442f9d14d931be6f43e"></a><!-- doxytag: member="MP::struct::O" ref="ae48bf9dad3f5d442f9d14d931be6f43e" args="" -->
<a class="el" href="classMP_1_1struct.html#ae48bf9dad3f5d442f9d14d931be6f43e">O</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b></b>  <em><a class="el" href="classO.html">&lt;Entity O&gt; </a></em></td></tr>
<tr><td colspan="2"><h2>Signals</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f7ec5ed2722cbd0dc28bf5e8f610c34"></a><!-- doxytag: member="MP::struct::Ce" ref="a7f7ec5ed2722cbd0dc28bf5e8f610c34" args="" -->
<a class="el" href="classMP_1_1struct.html#a7f7ec5ed2722cbd0dc28bf5e8f610c34">Ce</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select for ROM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09e07d811f61c850f33ceef3319f4b3e"></a><!-- doxytag: member="MP::struct::D" ref="a09e07d811f61c850f33ceef3319f4b3e" args="" -->
<a class="el" href="classMP_1_1struct.html#a09e07d811f61c850f33ceef3319f4b3e">D</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMAR.html">MAR</a> 4-bit address input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50ef7e768aedf0b0cd4c5d466dad8853"></a><!-- doxytag: member="MP::struct::Eu" ref="a50ef7e768aedf0b0cd4c5d466dad8853" args="" -->
<a class="el" href="classMP_1_1struct.html#a50ef7e768aedf0b0cd4c5d466dad8853">Eu</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable <a class="el" href="classALU.html">ALU</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60b0a8adc78209f2ea082aa4cc41c689"></a><!-- doxytag: member="MP::struct::Lm" ref="a60b0a8adc78209f2ea082aa4cc41c689" args="" -->
<a class="el" href="classMP_1_1struct.html#a60b0a8adc78209f2ea082aa4cc41c689">Lm</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Content of <a class="el" href="classPC.html">PC</a> are latched into <a class="el" href="classMAR.html">MAR</a> on the next +ve edge (LOW). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69e283ab0516f5ae5c710d1cdc43f0c6"></a><!-- doxytag: member="MP::struct::Q2" ref="a69e283ab0516f5ae5c710d1cdc43f0c6" args="" -->
<a class="el" href="classMP_1_1struct.html#a69e283ab0516f5ae5c710d1cdc43f0c6">Q2</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMAR.html">MAR</a> 4-bit address output. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c046dd6133a5b4a9b691336524013e3"></a><!-- doxytag: member="MP::struct::Su" ref="a8c046dd6133a5b4a9b691336524013e3" args="" -->
<a class="el" href="classMP_1_1struct.html#a8c046dd6133a5b4a9b691336524013e3">Su</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add or Sub. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acceec5d5fafb20c0684616bfcc57a7a1"></a><!-- doxytag: member="MP::struct::W" ref="acceec5d5fafb20c0684616bfcc57a7a1" args="" -->
<a class="el" href="classMP_1_1struct.html#acceec5d5fafb20c0684616bfcc57a7a1">W</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">W-bus the major internal data bus. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec84b5290d1a943c44e1639cb4bfd7a2"></a><!-- doxytag: member="MP::struct::add" ref="aec84b5290d1a943c44e1639cb4bfd7a2" args="" -->
<a class="el" href="classMP_1_1struct.html#aec84b5290d1a943c44e1639cb4bfd7a2">add</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classIR.html">IR</a> decoder add control signal. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8293eb7ee01c02d9500bc105c016a88b"></a><!-- doxytag: member="MP::struct::con" ref="a8293eb7ee01c02d9500bc105c016a88b" args="" -->
<a class="el" href="classMP_1_1struct.html#a8293eb7ee01c02d9500bc105c016a88b">con</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">11</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control word bus. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b852ecf0f91f1371b195992a071b684"></a><!-- doxytag: member="MP::struct::Cp" ref="a7b852ecf0f91f1371b195992a071b684" args="" -->
<a class="el" href="classMP_1_1struct.html#a7b852ecf0f91f1371b195992a071b684">Cp</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select <a class="el" href="classPC.html">PC</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1ff5ff7d2d29079eb3e5762c5ba22eb"></a><!-- doxytag: member="MP::struct::d1" ref="af1ff5ff7d2d29079eb3e5762c5ba22eb" args="" -->
<a class="el" href="classMP_1_1struct.html#af1ff5ff7d2d29079eb3e5762c5ba22eb">d1</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit output data to Adder-Subtractor block <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47202d119652930b59749d3d0c7bd9c2"></a><!-- doxytag: member="MP::struct::Ea" ref="a47202d119652930b59749d3d0c7bd9c2" args="" -->
<a class="el" href="classMP_1_1struct.html#a47202d119652930b59749d3d0c7bd9c2">Ea</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable <a class="el" href="classAC.html">AC</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed844d307faaa8bf91114a0e1aecf9cf"></a><!-- doxytag: member="MP::struct::Ei" ref="aed844d307faaa8bf91114a0e1aecf9cf" args="" -->
<a class="el" href="classMP_1_1struct.html#aed844d307faaa8bf91114a0e1aecf9cf">Ei</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable <a class="el" href="classIR.html">IR</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd30d44a9026d1fe815174f194231885"></a><!-- doxytag: member="MP::struct::Ep" ref="afd30d44a9026d1fe815174f194231885" args="" -->
<a class="el" href="classMP_1_1struct.html#afd30d44a9026d1fe815174f194231885">Ep</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable <a class="el" href="classPC.html">PC</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00ba12d56012c1ba7e5f5736498d53e1"></a><!-- doxytag: member="MP::struct::La" ref="a00ba12d56012c1ba7e5f5736498d53e1" args="" -->
<a class="el" href="classMP_1_1struct.html#a00ba12d56012c1ba7e5f5736498d53e1">La</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load Accumulator <a class="el" href="classAC.html">AC</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1226adf3798f464ddf903e3d5bbf2d38"></a><!-- doxytag: member="MP::struct::Lb" ref="a1226adf3798f464ddf903e3d5bbf2d38" args="" -->
<a class="el" href="classMP_1_1struct.html#a1226adf3798f464ddf903e3d5bbf2d38">Lb</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load B Register B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1860df9f41c00041fecaffdf5df85bfb"></a><!-- doxytag: member="MP::struct::lda" ref="a1860df9f41c00041fecaffdf5df85bfb" args="" -->
<a class="el" href="classMP_1_1struct.html#a1860df9f41c00041fecaffdf5df85bfb">lda</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load Accumulator instruction. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f08796ad1fba76a52508597c51e7530"></a><!-- doxytag: member="MP::struct::Li" ref="a3f08796ad1fba76a52508597c51e7530" args="" -->
<a class="el" href="classMP_1_1struct.html#a3f08796ad1fba76a52508597c51e7530">Li</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load Instruction Register <a class="el" href="classIR.html">IR</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b72cce15617a2a00f32972e176da027"></a><!-- doxytag: member="MP::struct::Lo" ref="a4b72cce15617a2a00f32972e176da027" args="" -->
<a class="el" href="classMP_1_1struct.html#a4b72cce15617a2a00f32972e176da027">Lo</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load Output Register <a class="el" href="classO.html">O</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a460f9acc9cbdb7365134f7aed8bb710a"></a><!-- doxytag: member="MP::struct::output" ref="a460f9acc9cbdb7365134f7aed8bb710a" args="" -->
<a class="el" href="classMP_1_1struct.html#a460f9acc9cbdb7365134f7aed8bb710a">output</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output the result. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9850c070e46ded632e35ffb9eec8d08"></a><!-- doxytag: member="MP::struct::q" ref="ac9850c070e46ded632e35ffb9eec8d08" args="" -->
<a class="el" href="classMP_1_1struct.html#ac9850c070e46ded632e35ffb9eec8d08">q</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4-bit <a class="el" href="classPC.html">PC</a> output <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43d0af7c8b818b27614db67ec913e66a"></a><!-- doxytag: member="MP::struct::q1" ref="a43d0af7c8b818b27614db67ec913e66a" args="" -->
<a class="el" href="classMP_1_1struct.html#a43d0af7c8b818b27614db67ec913e66a">q1</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classALU.html">ALU</a> B input 8-bit from B-register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b6461a698843121b60eb532692ab52f"></a><!-- doxytag: member="MP::struct::q_alu" ref="a6b6461a698843121b60eb532692ab52f" args="" -->
<a class="el" href="classMP_1_1struct.html#a6b6461a698843121b60eb532692ab52f">q_alu</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classALU.html">ALU</a> A input 8-bit from <a class="el" href="classAC.html">AC</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9329b77e4a290904fad45c4c7cbe7a45"></a><!-- doxytag: member="MP::struct::q_c" ref="a9329b77e4a290904fad45c4c7cbe7a45" args="" -->
<a class="el" href="classMP_1_1struct.html#a9329b77e4a290904fad45c4c7cbe7a45">q_c</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classIR.html">IR</a> 4-bit output control word to Control-Sequencer block. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91583cee7259e5a88bc31dd43bfbc621"></a><!-- doxytag: member="MP::struct::q_w" ref="a91583cee7259e5a88bc31dd43bfbc621" args="" -->
<a class="el" href="classMP_1_1struct.html#a91583cee7259e5a88bc31dd43bfbc621">q_w</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classIR.html">IR</a> 4-bit output data word to W-bus. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab5dd6e54a1ecbde556302d6afca0291"></a><!-- doxytag: member="MP::struct::sub" ref="aab5dd6e54a1ecbde556302d6afca0291" args="" -->
<a class="el" href="classMP_1_1struct.html#aab5dd6e54a1ecbde556302d6afca0291">sub</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classIR.html">IR</a> decoder sub control signal. <br/></td></tr>
<tr><td colspan="2"><h2>Component Instantiations</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2127e36168a6bd45f4ced246c7d25737"></a><!-- doxytag: member="MP::struct::Accumulator" ref="a2127e36168a6bd45f4ced246c7d25737" args="" -->
<a class="el" href="classMP_1_1struct.html#a2127e36168a6bd45f4ced246c7d25737">Accumulator</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>AC</b>  <em><a class="el" href="classAC.html">&lt;Entity AC&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5ca025b8b4946b1ecd2d77b2b103471"></a><!-- doxytag: member="MP::struct::AddSub" ref="ad5ca025b8b4946b1ecd2d77b2b103471" args="" -->
<a class="el" href="classMP_1_1struct.html#ad5ca025b8b4946b1ecd2d77b2b103471">AddSub</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>ALU</b>  <em><a class="el" href="classALU.html">&lt;Entity ALU&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2171dbd0089dd4918ef84a823f607eb2"></a><!-- doxytag: member="MP::struct::BReg" ref="a2171dbd0089dd4918ef84a823f607eb2" args="" -->
<a class="el" href="classMP_1_1struct.html#a2171dbd0089dd4918ef84a823f607eb2">BReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>B_Reg</b>  <em><a class="el" href="classB__Reg.html">&lt;Entity B_Reg&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf1f37c6b8b21030dbcc3930a0b60c32"></a><!-- doxytag: member="MP::struct::CPU" ref="abf1f37c6b8b21030dbcc3930a0b60c32" args="" -->
<a class="el" href="classMP_1_1struct.html#abf1f37c6b8b21030dbcc3930a0b60c32">CPU</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>CU</b>  <em><a class="el" href="classCU.html">&lt;Entity CU&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa79875b92d9c5c461f3105cd535f70fc"></a><!-- doxytag: member="MP::struct::IRReg" ref="aa79875b92d9c5c461f3105cd535f70fc" args="" -->
<a class="el" href="classMP_1_1struct.html#aa79875b92d9c5c461f3105cd535f70fc">IRReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>IR</b>  <em><a class="el" href="classIR.html">&lt;Entity IR&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dc5d70851f27785c8a24492e4fe89e9"></a><!-- doxytag: member="MP::struct::IRDecoder" ref="a2dc5d70851f27785c8a24492e4fe89e9" args="" -->
<a class="el" href="classMP_1_1struct.html#a2dc5d70851f27785c8a24492e4fe89e9">IRDecoder</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>IRDec</b>  <em><a class="el" href="classIRDec.html">&lt;Entity IRDec&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f04d3a915bedc7ce814ce4c72a7f52f"></a><!-- doxytag: member="MP::struct::MemoryAddressReg" ref="a1f04d3a915bedc7ce814ce4c72a7f52f" args="" -->
<a class="el" href="classMP_1_1struct.html#a1f04d3a915bedc7ce814ce4c72a7f52f">MemoryAddressReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>MAR</b>  <em><a class="el" href="classMAR.html">&lt;Entity MAR&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19fedc71b8fe34732ab97b80173a567a"></a><!-- doxytag: member="MP::struct::ProgramCounter" ref="a19fedc71b8fe34732ab97b80173a567a" args="" -->
<a class="el" href="classMP_1_1struct.html#a19fedc71b8fe34732ab97b80173a567a">ProgramCounter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>PC</b>  <em><a class="el" href="classPC.html">&lt;Entity PC&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a068ac98c3f76fb2bc816b1034d35e6ac"></a><!-- doxytag: member="MP::struct::ROM" ref="a068ac98c3f76fb2bc816b1034d35e6ac" args="" -->
<a class="el" href="classMP_1_1struct.html#a068ac98c3f76fb2bc816b1034d35e6ac">ROM</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>ROM_16_8</b>  <em><a class="el" href="classROM__16__8.html">&lt;Entity ROM_16_8&gt;</a></em></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cd21de5a057cd6d7e6319252c0dae4d"></a><!-- doxytag: member="MP::struct::OReg" ref="a5cd21de5a057cd6d7e6319252c0dae4d" args="" -->
<a class="el" href="classMP_1_1struct.html#a5cd21de5a057cd6d7e6319252c0dae4d">OReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>O</b>  <em><a class="el" href="classO.html">&lt;Entity O&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="MP__struct_8vhd.html">MP_struct.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:22 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
