

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jul 16 23:47:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2gray_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86  |top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   42|    3646|   5592|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|     126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   42|    3772|   5719|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   19|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                            |CTRL_s_axi                                    |        0|   0|   112|   168|    0|
    |mul_32ns_28ns_60_2_1_U24                                |mul_32ns_28ns_60_2_1                          |        0|   3|   165|    50|    0|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86  |top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2  |        0|  39|  3369|  5374|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        0|  42|  3646|  5592|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_113_p2                                                 |         +|   0|  0|  39|          32|           4|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_fu_107_p2                                                    |      icmp|   0|  0|  18|          32|           1|
    |select_ln16_fu_129_p3                                              |    select|   0|  0|  28|           1|          28|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  87|          66|          34|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |src_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  40|          8|    2|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   5|   0|    5|          0|
    |grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln4_reg_170                                                      |  60|   0|   60|          0|
    |rows_read_reg_150                                                    |  32|   0|   32|          0|
    |select_ln16_reg_155                                                  |  28|   0|   28|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 126|   0|  126|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|           top|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|           top|  return value|
|src_TDATA           |   in|   32|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    4|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    4|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols" [../../src/top.cpp:4]   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows" [../../src/top.cpp:4]   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (2.47ns)   --->   "%empty = icmp_sgt  i32 %cols_read, i32 0" [../../src/top.cpp:4]   --->   Operation 8 'icmp' 'empty' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.55ns)   --->   "%add_ln16 = add i32 %cols_read, i32 15" [../../src/top.cpp:16]   --->   Operation 9 'add' 'add_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln16, i32 4, i32 31" [../../src/top.cpp:16]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.83ns)   --->   "%select_ln16 = select i1 %empty, i28 %tmp, i28 0" [../../src/top.cpp:16]   --->   Operation 11 'select' 'select_ln16' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i32 %rows_read" [../../src/top.cpp:4]   --->   Operation 12 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i28 %select_ln16" [../../src/top.cpp:4]   --->   Operation 13 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (6.91ns)   --->   "%mul_ln4 = mul i60 %zext_ln4, i60 %zext_ln4_1" [../../src/top.cpp:4]   --->   Operation 14 'mul' 'mul_ln4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 16 [1/2] (6.91ns)   --->   "%mul_ln4 = mul i60 %zext_ln4, i60 %zext_ln4_1" [../../src/top.cpp:4]   --->   Operation 16 'mul' 'mul_ln4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln4 = call void @top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2, i60 %mul_ln4, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_last_V, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V" [../../src/top.cpp:4]   --->   Operation 17 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.94>
ST_4 : Operation 18 [1/2] (6.94ns)   --->   "%call_ln4 = call void @top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2, i60 %mul_ln4, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_last_V, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V" [../../src/top.cpp:4]   --->   Operation 18 'call' 'call_ln4' <Predicate = true> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../../src/top.cpp:4]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_data_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_keep_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_strb_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dst_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln16 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 0, i1 %dst_V_last_V, i1 0, i1 0, void @empty_7" [../../src/top.cpp:16]   --->   Operation 37 'specaxissidechannel' 'specaxissidechannel_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln16 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8" [../../src/top.cpp:16]   --->   Operation 38 'specaxissidechannel' 'specaxissidechannel_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [../../src/top.cpp:44]   --->   Operation 39 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read               ) [ 000000]
rows_read                (read               ) [ 001000]
empty                    (icmp               ) [ 000000]
add_ln16                 (add                ) [ 000000]
tmp                      (partselect         ) [ 000000]
select_ln16              (select             ) [ 001000]
zext_ln4                 (zext               ) [ 000100]
zext_ln4_1               (zext               ) [ 000100]
empty_34                 (wait               ) [ 000000]
mul_ln4                  (mul                ) [ 000010]
call_ln4                 (call               ) [ 000000]
spectopmodule_ln4        (spectopmodule      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specaxissidechannel_ln16 (specaxissidechannel) [ 000000]
specaxissidechannel_ln16 (specaxissidechannel) [ 000000]
ret_ln44                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rows">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cols">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="cols_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rows_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="60" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="4" slack="0"/>
<pin id="92" dir="0" index="5" bw="1" slack="0"/>
<pin id="93" dir="0" index="6" bw="8" slack="0"/>
<pin id="94" dir="0" index="7" bw="1" slack="0"/>
<pin id="95" dir="0" index="8" bw="1" slack="0"/>
<pin id="96" dir="0" index="9" bw="1" slack="0"/>
<pin id="97" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln16_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="28" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln16_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="28" slack="0"/>
<pin id="132" dir="0" index="2" bw="28" slack="0"/>
<pin id="133" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln4_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="1"/>
<pin id="142" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="28" slack="0"/>
<pin id="146" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="rows_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="select_ln16_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="28" slack="1"/>
<pin id="157" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="160" class="1005" name="zext_ln4_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="60" slack="1"/>
<pin id="162" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="zext_ln4_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="60" slack="1"/>
<pin id="167" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="mul_ln4_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="60" slack="1"/>
<pin id="172" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="74" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="134"><net_src comp="107" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="119" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="148"><net_src comp="137" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="80" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="158"><net_src comp="129" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="163"><net_src comp="137" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="168"><net_src comp="140" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="173"><net_src comp="143" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {3 4 }
	Port: dst_V_keep_V | {3 4 }
	Port: dst_V_strb_V | {3 4 }
	Port: dst_V_last_V | {3 4 }
 - Input state : 
	Port: top : src_V_data_V | {3 4 }
	Port: top : src_V_keep_V | {3 4 }
	Port: top : src_V_strb_V | {3 4 }
	Port: top : src_V_last_V | {3 4 }
	Port: top : rows | {1 }
	Port: top : cols | {1 }
  - Chain level:
	State 1
		tmp : 1
		select_ln16 : 2
	State 2
		mul_ln4 : 1
	State 3
		call_ln4 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86 |    39   |  10.956 |   3406  |   4722  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                       grp_fu_143                       |    3    |    0    |   165   |    50   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                     add_ln16_fu_113                    |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  select  |                   select_ln16_fu_129                   |    0    |    0    |    0    |    28   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      empty_fu_107                      |    0    |    0    |    0    |    18   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  cols_read_read_fu_74                  |    0    |    0    |    0    |    0    |
|          |                  rows_read_read_fu_80                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       tmp_fu_119                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                     zext_ln4_fu_137                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln4_1_fu_140                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    42   |  10.956 |   3571  |   4857  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  mul_ln4_reg_170  |   60   |
| rows_read_reg_150 |   32   |
|select_ln16_reg_155|   28   |
| zext_ln4_1_reg_165|   60   |
|  zext_ln4_reg_160 |   60   |
+-------------------+--------+
|       Total       |   240  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2_fu_86 |  p1  |   2  |  60  |   120  ||    9    |
|                       grp_fu_143                       |  p0  |   2  |  32  |   64   ||    9    |
|                       grp_fu_143                       |  p1  |   2  |  28  |   56   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   240  ||  4.764  ||    27   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |   10   |  3571  |  4857  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |   15   |  3811  |  4884  |
+-----------+--------+--------+--------+--------+
