#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 17 22:01:18 2025
# Process ID: 10716
# Current directory: C:/Users/nofil/Desktop/CA_Project/task 1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17532 C:\Users\nofil\Desktop\CA_Project\task 1\project_1\project_1.xpr
# Log file: C:/Users/nofil/Desktop/CA_Project/task 1/project_1/vivado.log
# Journal file: C:/Users/nofil/Desktop/CA_Project/task 1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dell/Desktop/task1_/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.973 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_moduletb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_moduletb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/nofil/Desktop/CA_Project/task -notrace
couldn't read file "C:/Users/nofil/Desktop/CA_Project/task": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 17 22:52:58 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_moduletb_behav -key {Behavioral:sim_1:Functional:Top_moduletb} -tclbatch {Top_moduletb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top_moduletb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_moduletb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_moduletb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_moduletb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_moduletb_behav -key {Behavioral:sim_1:Functional:Top_moduletb} -tclbatch {Top_moduletb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top_moduletb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_moduletb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_moduletb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_moduletb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_moduletb_behav -key {Behavioral:sim_1:Functional:Top_moduletb} -tclbatch {Top_moduletb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top_moduletb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_moduletb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_moduletb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_moduletb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_moduletb_behav -key {Behavioral:sim_1:Functional:Top_moduletb} -tclbatch {Top_moduletb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top_moduletb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.973 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_moduletb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_moduletb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_moduletb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nofil/Desktop/CA_Project/task 1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_moduletb_behav -key {Behavioral:sim_1:Functional:Top_moduletb} -tclbatch {Top_moduletb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top_moduletb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_moduletb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 19:27:47 2025...
