#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e1dad18690 .scope module, "serializer_tb" "serializer_tb" 2 3;
 .timescale -9 -12;
P_000001e1dad151c0 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v000001e1dacf2f50_0 .var "CLK_tb", 0 0;
v000001e1dad22ae0_0 .var "P_DATA_tb", 7 0;
v000001e1dad22b80_0 .var "RST_tb", 0 0;
v000001e1dad22c20_0 .net "ser_data_tb", 0 0, v000001e1dacf2be0_0;  1 drivers
v000001e1dad22cc0_0 .net "ser_done_tb", 0 0, v000001e1dacf2c80_0;  1 drivers
v000001e1dad22d60_0 .var "ser_en_tb", 0 0;
E_000001e1dad15ac0 .event negedge, v000001e1dacf3330_0;
S_000001e1dad19f30 .scope module, "DUT" "serializer" 2 18, 3 1 0, S_000001e1dad18690;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v000001e1dacf3330_0 .net "CLK", 0 0, v000001e1dacf2f50_0;  1 drivers
v000001e1dad1a0c0_0 .net "P_DATA", 7 0, v000001e1dad22ae0_0;  1 drivers
v000001e1dad18820_0 .net "RST", 0 0, v000001e1dad22b80_0;  1 drivers
v000001e1dacdbd80_0 .var "counter", 3 0;
v000001e1dacdbe20_0 .var "internal_reg", 7 0;
v000001e1dacf2b40_0 .var "ready", 0 0;
v000001e1dacf2be0_0 .var "ser_data", 0 0;
v000001e1dacf2c80_0 .var "ser_done", 0 0;
v000001e1dacf2d20_0 .net "ser_en", 0 0, v000001e1dad22d60_0;  1 drivers
E_000001e1dad14e80 .event posedge, v000001e1dacf3330_0;
S_000001e1dacf2dc0 .scope task, "init" "init" 2 67, 2 67 0, S_000001e1dad18690;
 .timescale -9 -12;
TD_serializer_tb.init ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1dacf2f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1dad22b80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e1dad22ae0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1dad22d60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1dad22b80_0, 0, 1;
    %delay 20000, 0;
    %end;
    .scope S_000001e1dad19f30;
T_1 ;
    %wait E_000001e1dad14e80;
    %load/vec4 v000001e1dad18820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1dacf2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1dacf2c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e1dacdbe20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1dacdbd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1dacf2b40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e1dacf2b40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001e1dacf2d20_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1dacdbd80_0, 0;
    %load/vec4 v000001e1dad1a0c0_0;
    %assign/vec4 v000001e1dacdbe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1dacf2b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1dacf2c80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e1dacf2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001e1dacdbd80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v000001e1dacdbe20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001e1dacf2be0_0, 0;
    %load/vec4 v000001e1dacdbe20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e1dacdbe20_0, 0;
    %load/vec4 v000001e1dacdbd80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e1dacdbd80_0, 0;
T_1.7 ;
    %load/vec4 v000001e1dacdbd80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1dacf2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1dacf2b40_0, 0;
    %load/vec4 v000001e1dacdbd80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e1dacdbd80_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001e1dacdbd80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e1dacdbd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1dacf2c80_0, 0;
T_1.10 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e1dad18690;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1dacf2f50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1dacf2f50_0, 0, 1;
    %delay 5000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e1dad18690;
T_3 ;
    %vpi_call 2 37 "$display", "Starting serializer testbench..." {0 0 0};
    %fork TD_serializer_tb.init, S_000001e1dacf2dc0;
    %join;
    %wait E_000001e1dad15ac0;
    %pushi/vec4 173, 0, 8;
    %store/vec4 v000001e1dad22ae0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1dad22d60_0, 0, 1;
    %wait E_000001e1dad15ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1dad22d60_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e1dad15ac0;
    %vpi_call 2 51 "$display", "Bit out: %b", v000001e1dad22c20_0 {0 0 0};
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001e1dad15ac0;
    %load/vec4 v000001e1dad22cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 2 57 "$display", "\342\234\205 ser_done asserted successfully." {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 59 "$display", "\342\235\214 ERROR: ser_done not asserted." {0 0 0};
T_3.3 ;
    %wait E_000001e1dad15ac0;
    %vpi_call 2 63 "$display", "Test finished." {0 0 0};
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "serializer_tb.v";
    "./serializer.v";
