/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire [3:0] _03_;
  reg [5:0] _04_;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [13:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(_00_ & celloutsig_0_1z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[0] & celloutsig_1_4z[1]);
  assign celloutsig_0_26z = ~(celloutsig_0_8z & celloutsig_0_1z[1]);
  assign celloutsig_0_23z = ~celloutsig_0_18z;
  assign celloutsig_0_48z = ~celloutsig_0_39z;
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_0_36z = ~((_01_ | celloutsig_0_9z[6]) & (celloutsig_0_28z | celloutsig_0_26z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z[2] | celloutsig_0_4z) & (celloutsig_0_6z[1] | celloutsig_0_3z[3]));
  assign celloutsig_0_11z = ~((celloutsig_0_9z[6] | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_7z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_7z[1]) & (celloutsig_0_9z[7] | celloutsig_0_7z[0]));
  assign celloutsig_0_37z = celloutsig_0_26z ^ celloutsig_0_21z[9];
  assign celloutsig_1_13z = celloutsig_1_11z ^ celloutsig_1_2z[3];
  assign celloutsig_1_15z = celloutsig_1_4z[3] ^ celloutsig_1_12z[1];
  assign celloutsig_0_13z = celloutsig_0_4z ^ celloutsig_0_10z[3];
  assign celloutsig_0_18z = celloutsig_0_5z[4] ^ celloutsig_0_15z[4];
  assign celloutsig_0_29z = celloutsig_0_8z ^ celloutsig_0_2z[19];
  assign celloutsig_0_3z = { _02_[21:17], _02_[10:7] } + { _02_[18:17], _02_[10:4] };
  assign celloutsig_1_2z = { in_data[98:96], celloutsig_1_0z } + celloutsig_1_1z[8:5];
  assign celloutsig_0_6z = celloutsig_0_3z[6:4] + in_data[48:46];
  assign celloutsig_0_1z = { _02_[3:1], _00_ } + in_data[67:64];
  assign celloutsig_0_2z = { _02_[22:17], _02_[22:17], _02_[10:1], _00_ } + { in_data[54:36], celloutsig_0_1z };
  reg [16:0] _26_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _26_ <= 17'h00000;
    else _26_ <= in_data[57:41];
  assign { _02_[22:17], _02_[10:1], _00_ } = _26_;
  reg [3:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _27_ <= 4'h0;
    else _27_ <= celloutsig_0_20z;
  assign { _01_, _03_[2:0] } = _27_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 6'h00;
    else _04_ <= { in_data[87:85], celloutsig_0_6z };
  assign celloutsig_0_49z = celloutsig_0_43z[12:9] / { 1'h1, celloutsig_0_27z[0], celloutsig_0_36z, celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_1z[11:0], celloutsig_1_9z, celloutsig_1_11z } / { 1'h1, celloutsig_1_12z[2], celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_12z[7], celloutsig_1_15z, celloutsig_1_4z } / { 1'h1, celloutsig_1_18z[4:2], celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_21z = { celloutsig_0_5z[13:1], celloutsig_0_11z } / { 1'h1, in_data[15:14], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_24z = celloutsig_0_22z[12:5] / { 1'h1, celloutsig_0_9z[5:0], celloutsig_0_11z };
  assign celloutsig_1_3z = ! { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = ! { celloutsig_1_4z[2:1], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_39z = celloutsig_0_16z || _04_[5:2];
  assign celloutsig_1_0z = in_data[146:126] || in_data[191:171];
  assign celloutsig_0_28z = { celloutsig_0_9z[6:4], celloutsig_0_9z } || { celloutsig_0_15z[3:1], celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_1_1z = { in_data[144:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[118:108], in_data[96] };
  assign celloutsig_0_7z = { celloutsig_0_1z[2:1], celloutsig_0_4z } % { 1'h1, in_data[77:76] };
  assign celloutsig_0_16z = celloutsig_0_2z[20:17] % { 1'h1, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_16z % { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_0_22z = celloutsig_0_2z[18:5] % { 1'h1, celloutsig_0_21z[11:0], celloutsig_0_4z };
  assign celloutsig_0_43z = { _01_, _03_[2:1], celloutsig_0_13z, celloutsig_0_9z } - { celloutsig_0_9z[5:1], celloutsig_0_37z, _04_, celloutsig_0_29z };
  assign celloutsig_1_4z = { celloutsig_1_1z[10:8], celloutsig_1_0z } - celloutsig_1_2z;
  assign celloutsig_1_12z = { celloutsig_1_1z[11:5], celloutsig_1_4z } - in_data[148:138];
  assign celloutsig_0_9z = in_data[61:53] - celloutsig_0_3z;
  assign celloutsig_0_10z = { celloutsig_0_5z[13], celloutsig_0_3z } - { celloutsig_0_3z[8], celloutsig_0_3z };
  assign celloutsig_0_15z = { _02_[18:17], _02_[10:1], celloutsig_0_12z } - { celloutsig_0_10z[9:4], celloutsig_0_11z, _04_ };
  assign celloutsig_0_17z = celloutsig_0_10z[7:1] - { celloutsig_0_15z[8:7], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_27z = { in_data[91:89], celloutsig_0_6z } - { celloutsig_0_2z[11:9], celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 14'h0000;
    else if (clkin_data[96]) celloutsig_0_5z = celloutsig_0_2z[20:7];
  assign { _02_[16:11], _02_[0] } = { _02_[22:17], _00_ };
  assign _03_[3] = _01_;
  assign { out_data[141:128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
