{"text": "Monday 1 26 8 45 Registration 9 Welcome opening 9 15Measuring Understanding and Optimizing System Performance I ASCI Application Requirements and Characteristics Harvey Wasserman Los Alamos National Laboratory Is Predictable Performance Possible Bill Gropp ArgonneDiscussion 1 25 Break 1 4 Measuring Understanding and Optimizing System Performance II System Support for Dynamic Optimization of Application Performance S H Hung and Ed Davidson Michigan Observations on Universality and Portability in High Performance Computing Gianfranco Bilardi Univ of PadovaDiscussion 12 Lunch 1 3 Applications Computational Cosmology on High Performance Computers Mike Norman NCSA Illinois Development of Biological and Chemical Parallel Applications on a 64 node PC Cluster Yutaka Akiyama RWC Can Multithreading fix the O2K Why I miss the CM 5 Dennis Gannon IndianaDiscussion 2 3 Break 2 45 to 4 15 Applications Performance Panel Discussion Randy Bramley Tuesday 1 27 9 Processor Design I The effects of predicated execution on Architectures Supporting Dynamic Speculation Alex Nicolau UC Irvine First Step to Combining Control and Data Speculation Toshinori Sato Toshiba Corp Discussion 1 1 Break 1 2 Processor Design II A Software Based Branch Speculation and Execution Alex Veidenbaum UC Irvine New Methods for Exploiting Program Structure and Behavior in Computer Architecture Amir Roth WisconsinDiscussion 12Lunch 1 3 Processor Design III Achieving High Performance via Co Designed Virtual Machines Jim Smith Wisconsin A Speculative Multithreading with Selective Multi Path Execution Kanemitsu Ootsu Wataru Yoshinari Fumihito Furukawa Tsutomu Yoshinaga Takanobu BabaDiscussion 2 3 Break 2 4 Compilation Experience with JAVA JIT Optimization Aaart Bik Intel Compiling a Non strict Functional Programming Language to a Threaded Architecture Makoto Amamiya Shigeru Kusakabe Kentaro Inenaga Gan Gao Xinan Tang Andres MarquezDiscussion 3 4 Break 3 5 5 15 Architecture Compilation Panel discussion 6 Receiption Wednesday 1 28 9 3 Parallel System Architecture I Some issues on parallel processing using commodity components Tomohiro Kudoh The Next Major Step in Computer Architecture the On chip Memory Bus Bob Horst Tandem CompaqDiscussion 1 3 Break 1 4 Parallel System Architecture II Architecture of Parallel Computer Cenju 4 Yasushi Kano Tetsuya Hirose Masaaki Nakamura Takeo Hosomi Kosuke Tatsukawa Hiroyuki Araki Tomoyoshi Sugawara and Toshiyuki Nakata Compiler Controlled COMA Yoshitoshi Kunieda and Kazuki JoeDiscussion 11 4 Closing", "_id": "http://www.ics.uci.edu/~alexv/IWIA/98/prelprog.html", "title": "monday", "html": "<HTML>\r\n<HEAD>\r\n<META HTTP-EQUIV=\"Content-Type\" CONTENT=\"text/html; charset=windows-1252\">\r\n<META NAME=\"Generator\" CONTENT=\"Microsoft Word 97\">\r\n<TITLE>Monday</TITLE>\r\n<META NAME=\"Template\" CONTENT=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n</HEAD>\r\n<BODY LINK=\"#0000ff\" VLINK=\"#800080\">\r\n\r\n<B><FONT SIZE=5><P ALIGN=\"CENTER\">Monday 10/26</P>\r\n</FONT><P ALIGN=\"JUSTIFY\">8:45 </B>Registration</P>\r\n<B><P ALIGN=\"JUSTIFY\">9:00 </B>Welcome/opening</P>\r\n<B><P ALIGN=\"JUSTIFY\">9:15</B>&#9;<I><U>Measuring, Understanding, and Optimizing System Performance I</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"ASCI Application Requirements and Characteristics\", Harvey Wasserman, Los Alamos National Laboratory</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Is Predictable Performance Possible?\", Bill Gropp, Argonne</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">10:25 </B>Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">10:40</B>&#9;<I><U>Measuring, Understanding, and Optimizing System Performance II </P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"System Support for Dynamic Optimization of Application Performance\", S.H. Hung and Ed Davidson, Michigan</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Observations on Universality and Portability in High-Performance Computing\", Gianfranco Bilardi, Univ. of Padova</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">12:00 Lunch</P>\r\n<P ALIGN=\"JUSTIFY\">1:30</B>&#9;<I><U>Applications</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"Computational Cosmology on High-Performance Computers\", Mike Norman, NCSA/Illinois</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Development of Biological- and Chemical- Parallel Applications on a 64-node PC Cluster\", Yutaka Akiyama, RWC</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Can Multithreading fix the O2K? Why I miss the CM-5,\" Dennis Gannon, Indiana</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">2:30 </B>Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">2:45 to 4:15</B> &#9;<I><U>Applications/Performance </I></U><A HREF=\"Panel\">Panel</A><U> <I>Discussion (Randy Bramley)</P>\r\n</I></U><P ALIGN=\"JUSTIFY\">&#9;&#9;</P>\r\n<B><FONT SIZE=5><P ALIGN=\"CENTER\">Tuesday 10/27</P>\r\n</FONT><P ALIGN=\"JUSTIFY\">9:00</B> &#9;<I><U>Processor Design I</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"The effects of predicated execution on Architectures Supporting Dynamic Speculation\", Alex Nicolau, UC Irvine</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"First Step to Combining Control and Data Speculation\", Toshinori Sato, Toshiba Corp.</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">10:10</B> Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">10:20</B> &#9;<U>Processor Design II</P>\r\n\r\n<UL>\r\n</U><P ALIGN=\"JUSTIFY\"><LI>\"A Software-Based Branch Speculation and Execution\", Alex Veidenbaum, UC Irvine</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"New Methods for Exploiting Program Structure and Behavior in Computer Architecture\", Amir Roth, Wisconsin</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">12&#9;</B>Lunch</P>\r\n<B><P ALIGN=\"JUSTIFY\">1:30</B> &#9;<U>Processor Design III</P>\r\n\r\n<UL>\r\n</U><P ALIGN=\"JUSTIFY\"><LI>\"Achieving High Performance via Co-Designed Virtual Machines\", Jim Smith, Wisconsin</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"A Speculative Multithreading with Selective Multi-Path Execution\", Kanemitsu Ootsu, Wataru Yoshinari, Fumihito Furukawa, Tsutomu Yoshinaga, Takanobu Baba</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">2:30&#9;</B>Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">2:40</B>&#9;<I><U>Compilation</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"Experience with JAVA JIT Optimization\", Aaart Bik, Intel</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Compiling a Non-strict Functional Programming Language to a Threaded Architecture\", Makoto Amamiya, Shigeru Kusakabe, Kentaro Inenaga, Gan Gao, Xinan Tang, Andres Marquez</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">3:40&#9;</B>Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">3:50-5:15</B> &#9;<U>Architecture+Compilation Panel discussion</P>\r\n</U><B><P ALIGN=\"JUSTIFY\">6:00 Receiption</P>\r\n<FONT SIZE=5><P ALIGN=\"CENTER\">Wednesday 10/28</P>\r\n</FONT><P ALIGN=\"JUSTIFY\">9:30</B>&#9;<I><U>Parallel System Architecture I</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"Some issues on parallel processing using commodity components\", Tomohiro Kudoh</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"The Next Major Step in Computer Architecture: the On-chip Memory Bus\", Bob Horst, Tandem/Compaq</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">10:30 </B>Break</P>\r\n<B><P ALIGN=\"JUSTIFY\">10:40</B>&#9;<I><U>Parallel System Architecture II</P>\r\n\r\n<UL>\r\n</I></U><P ALIGN=\"JUSTIFY\"><LI>\"Architecture of Parallel Computer Cenju-4\", Yasushi Kano, Tetsuya Hirose, Masaaki Nakamura, Takeo Hosomi, Kosuke Tatsukawa, Hiroyuki Araki, Tomoyoshi Sugawara and Toshiyuki Nakata</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>\"Compiler-Controlled COMA\", Yoshitoshi Kunieda and Kazuki Joe</LI></P>\r\n<P ALIGN=\"JUSTIFY\"><LI>Discussion</LI></P></UL>\r\n\r\n<B><P ALIGN=\"JUSTIFY\">11:40 Closing</P></B></BODY>\r\n</HTML>\r\n", "id": 941.0}