<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p411" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_411{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_411{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_411{left:548px;bottom:1141px;letter-spacing:-0.14px;}
#t4_411{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_411{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_411{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t7_411{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t8_411{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t9_411{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_411{left:70px;bottom:991px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_411{left:70px;bottom:923px;letter-spacing:0.16px;}
#tc_411{left:151px;bottom:923px;letter-spacing:0.2px;word-spacing:0.01px;}
#td_411{left:70px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#te_411{left:70px;bottom:872px;}
#tf_411{left:96px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_411{left:96px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#th_411{left:96px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_411{left:96px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_411{left:96px;bottom:800px;}
#tk_411{left:122px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_411{left:96px;bottom:776px;}
#tm_411{left:122px;bottom:776px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tn_411{left:70px;bottom:750px;}
#to_411{left:96px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tp_411{left:96px;bottom:736px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tq_411{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tr_411{left:96px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_411{left:96px;bottom:686px;letter-spacing:-0.16px;}
#tt_411{left:96px;bottom:661px;}
#tu_411{left:122px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_411{left:96px;bottom:637px;}
#tw_411{left:122px;bottom:637px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tx_411{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_411{left:70px;bottom:596px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#tz_411{left:70px;bottom:579px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#t10_411{left:70px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_411{left:70px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_411{left:70px;bottom:521px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t13_411{left:70px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_411{left:70px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t15_411{left:70px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_411{left:70px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_411{left:70px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t18_411{left:70px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_411{left:70px;bottom:371px;}
#t1a_411{left:96px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_411{left:70px;bottom:348px;}
#t1c_411{left:96px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_411{left:70px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_411{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_411{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_411{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_411{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_411{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_411{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts411" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg411Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg411" style="-webkit-user-select: none;"><object width="935" height="1210" data="411/411.svg" type="image/svg+xml" id="pdf411" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_411" class="t s1_411">Vol. 1 </span><span id="t2_411" class="t s1_411">17-7 </span>
<span id="t3_411" class="t s2_411">CONTROL-FLOW ENFORCEMENT TECHNOLOGY (CET) </span>
<span id="t4_411" class="t s3_411">17.2.6 </span><span id="t5_411" class="t s3_411">Constraining Execution at Targets of RET </span>
<span id="t6_411" class="t s4_411">Instructions at the target of a RET instruction will not execute, even speculatively, if the RET addresses (either from </span>
<span id="t7_411" class="t s4_411">normal stack or shadow stack) are speculative-only or do not match, unless the target of the RET is also predicted </span>
<span id="t8_411" class="t s4_411">(e.g., by a Return Stack Buffer prediction), when CET shadow stack is enabled. A RET address would be specula- </span>
<span id="t9_411" class="t s4_411">tive-only if it was modified by an older speculative-only store, or was an older value than the most recent value </span>
<span id="ta_411" class="t s4_411">stored to that address on the logical processor. </span>
<span id="tb_411" class="t s5_411">17.3 </span><span id="tc_411" class="t s5_411">INDIRECT BRANCH TRACKING </span>
<span id="td_411" class="t s4_411">When the indirect branch tracking feature is active, the indirect JMP/CALL instruction behavior changes as follows. </span>
<span id="te_411" class="t s6_411">• </span><span id="tf_411" class="t s4_411">JMP: If the next instruction retired after an indirect JMP is not an ENDBR32 instruction in legacy and compati- </span>
<span id="tg_411" class="t s4_411">bility mode, or ENDBR64 instruction in 64-bit mode, then a #CP fault is generated. Below JMP instructions are </span>
<span id="th_411" class="t s4_411">tracked to enforce an ENDBRANCH. Note that Jcc, RIP relative, and far direct JMP are not included as these </span>
<span id="ti_411" class="t s4_411">have an offset encoded into the instruction and are not exploitable to create unintended control transfers. </span>
<span id="tj_411" class="t s4_411">— </span><span id="tk_411" class="t s4_411">JMP r/m16, JMP r/m32, JMP r/m64 </span>
<span id="tl_411" class="t s4_411">— </span><span id="tm_411" class="t s4_411">JMP m16:16, JMP m16:32, JMP m16:64 </span>
<span id="tn_411" class="t s6_411">• </span><span id="to_411" class="t s4_411">CALL: If the next instruction retired after an indirect CALL is not an ENDBR32 instruction in legacy and compat- </span>
<span id="tp_411" class="t s4_411">ibility mode, or ENDBR64 in 64-bit mode, then a #CP fault is generated. Below CALL instructions are tracked to </span>
<span id="tq_411" class="t s4_411">enforce an ENDBRANCH. Note that relative and zero displacement forms of CALL instructions are not included </span>
<span id="tr_411" class="t s4_411">as these have an offset encoded into the instruction and are not exploitable to create unintended control </span>
<span id="ts_411" class="t s4_411">transfers. </span>
<span id="tt_411" class="t s4_411">— </span><span id="tu_411" class="t s4_411">CALL r/m16, CALL r/m32, CALL r/m64 </span>
<span id="tv_411" class="t s4_411">— </span><span id="tw_411" class="t s4_411">CALL m16:16, CALL m16:32, CALL m16:64 </span>
<span id="tx_411" class="t s4_411">The ENDBR32 and ENDBR64 instructions will have the same effect as the NOP instruction on Intel 64 processors </span>
<span id="ty_411" class="t s4_411">that do not support CET. On processors supporting CET, these instructions do not change register or flag state. This </span>
<span id="tz_411" class="t s4_411">allows CET instrumented programs to execute on processors that do not support CET. Even when CET is supported </span>
<span id="t10_411" class="t s4_411">and enabled, these NOP-like instructions do not affect the execution state of the program, do not cause any addi- </span>
<span id="t11_411" class="t s4_411">tional register pressure, and are minimally intrusive from power and performance perspectives. </span>
<span id="t12_411" class="t s4_411">The processor implements two dual-state machines to track indirect CALL/JMP for terminations. One state machine </span>
<span id="t13_411" class="t s4_411">is maintained for user mode and one for supervisor mode. At reset the user and supervisor mode state machines </span>
<span id="t14_411" class="t s4_411">are in IDLE state. </span>
<span id="t15_411" class="t s4_411">On instructions other than indirect CALL/JMP, the state machine stays in the IDLE state. </span>
<span id="t16_411" class="t s4_411">On an indirect CALL or JMP instruction, the state machine transitions to the WAIT_FOR_ENDBRANCH state. </span>
<span id="t17_411" class="t s4_411">In the WAIT_FOR_ENDBRANCH state, the indirect branch tracking state machine verifies the next instruction is an </span>
<span id="t18_411" class="t s4_411">ENDBR32 instruction in legacy and compatibility mode, or ENDBR64 instruction in 64-bit mode, and either: </span>
<span id="t19_411" class="t s6_411">• </span><span id="t1a_411" class="t s4_411">Causes a #CP fault, or </span>
<span id="t1b_411" class="t s6_411">• </span><span id="t1c_411" class="t s4_411">Allows the next instruction if legacy compatibility configuration allows (see Section 17.3.6). </span>
<span id="t1d_411" class="t s4_411">The priority of the #CP(ENDBRANCH) exception relative to other events is as follows. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
