2020-08-28  Jessica Mills  <jessica.mills@embecosm.com>

	* config/tc-riscv.c: Added CORE-V harware loop support.
	* config/tc-riscv.h: Likewise.
