INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gudtj/soc_241031_new/soc_241031_new.srcs/sources_1/new/counter15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gudtj/soc_241031_new/soc_241031_new.srcs/sim_1/new/tb_counter15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gudtj/soc_241031_new/soc_241031_new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
