// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_98 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_344_p2;
reg   [0:0] icmp_ln86_reg_1332;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_31_fu_350_p2;
reg   [0:0] icmp_ln86_31_reg_1343;
wire   [0:0] icmp_ln86_32_fu_356_p2;
reg   [0:0] icmp_ln86_32_reg_1348;
reg   [0:0] icmp_ln86_32_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_32_reg_1348_pp0_iter2_reg;
wire   [0:0] icmp_ln86_33_fu_362_p2;
reg   [0:0] icmp_ln86_33_reg_1354;
wire   [0:0] icmp_ln86_34_fu_368_p2;
reg   [0:0] icmp_ln86_34_reg_1360;
reg   [0:0] icmp_ln86_34_reg_1360_pp0_iter1_reg;
wire   [0:0] icmp_ln86_35_fu_374_p2;
reg   [0:0] icmp_ln86_35_reg_1366;
reg   [0:0] icmp_ln86_35_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_35_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_35_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_36_fu_380_p2;
reg   [0:0] icmp_ln86_36_reg_1372;
reg   [0:0] icmp_ln86_36_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_36_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_36_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_37_fu_386_p2;
reg   [0:0] icmp_ln86_37_reg_1378;
wire   [0:0] icmp_ln86_38_fu_392_p2;
reg   [0:0] icmp_ln86_38_reg_1384;
reg   [0:0] icmp_ln86_38_reg_1384_pp0_iter1_reg;
wire   [0:0] icmp_ln86_39_fu_398_p2;
reg   [0:0] icmp_ln86_39_reg_1390;
reg   [0:0] icmp_ln86_39_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_39_reg_1390_pp0_iter2_reg;
wire   [0:0] icmp_ln86_40_fu_404_p2;
reg   [0:0] icmp_ln86_40_reg_1396;
reg   [0:0] icmp_ln86_40_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_40_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_40_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_41_fu_410_p2;
reg   [0:0] icmp_ln86_41_reg_1402;
reg   [0:0] icmp_ln86_41_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_41_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_41_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_42_fu_416_p2;
reg   [0:0] icmp_ln86_42_reg_1408;
reg   [0:0] icmp_ln86_42_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_42_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_42_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_42_reg_1408_pp0_iter4_reg;
wire   [0:0] icmp_ln86_43_fu_422_p2;
reg   [0:0] icmp_ln86_43_reg_1414;
reg   [0:0] icmp_ln86_43_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_43_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_43_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_43_reg_1414_pp0_iter4_reg;
reg   [0:0] icmp_ln86_43_reg_1414_pp0_iter5_reg;
wire   [0:0] icmp_ln86_44_fu_428_p2;
reg   [0:0] icmp_ln86_44_reg_1420;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter4_reg;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter5_reg;
reg   [0:0] icmp_ln86_44_reg_1420_pp0_iter6_reg;
wire   [0:0] icmp_ln86_45_fu_434_p2;
reg   [0:0] icmp_ln86_45_reg_1426;
reg   [0:0] icmp_ln86_45_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_46_fu_440_p2;
reg   [0:0] icmp_ln86_46_reg_1431;
wire   [0:0] icmp_ln86_47_fu_446_p2;
reg   [0:0] icmp_ln86_47_reg_1436;
reg   [0:0] icmp_ln86_47_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_48_fu_452_p2;
reg   [0:0] icmp_ln86_48_reg_1441;
reg   [0:0] icmp_ln86_48_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_49_fu_458_p2;
reg   [0:0] icmp_ln86_49_reg_1446;
reg   [0:0] icmp_ln86_49_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_49_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_50_fu_464_p2;
reg   [0:0] icmp_ln86_50_reg_1451;
reg   [0:0] icmp_ln86_50_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_50_reg_1451_pp0_iter2_reg;
wire   [0:0] icmp_ln86_51_fu_470_p2;
reg   [0:0] icmp_ln86_51_reg_1456;
reg   [0:0] icmp_ln86_51_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_51_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_52_fu_476_p2;
reg   [0:0] icmp_ln86_52_reg_1461;
reg   [0:0] icmp_ln86_52_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_52_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_52_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_53_fu_482_p2;
reg   [0:0] icmp_ln86_53_reg_1466;
reg   [0:0] icmp_ln86_53_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_53_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_53_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_54_fu_488_p2;
reg   [0:0] icmp_ln86_54_reg_1471;
reg   [0:0] icmp_ln86_54_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_54_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_54_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_55_fu_494_p2;
reg   [0:0] icmp_ln86_55_reg_1476;
reg   [0:0] icmp_ln86_55_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_55_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_55_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_55_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_56_fu_500_p2;
reg   [0:0] icmp_ln86_56_reg_1481;
reg   [0:0] icmp_ln86_56_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_56_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_56_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_56_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_57_fu_506_p2;
reg   [0:0] icmp_ln86_57_reg_1486;
reg   [0:0] icmp_ln86_57_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_57_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_57_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_57_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_58_fu_512_p2;
reg   [0:0] icmp_ln86_58_reg_1491;
reg   [0:0] icmp_ln86_58_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_58_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_58_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_58_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_58_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_59_fu_518_p2;
reg   [0:0] icmp_ln86_59_reg_1496;
reg   [0:0] icmp_ln86_59_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_59_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_59_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_59_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_59_reg_1496_pp0_iter5_reg;
wire   [0:0] icmp_ln86_60_fu_524_p2;
reg   [0:0] icmp_ln86_60_reg_1501;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter5_reg;
reg   [0:0] icmp_ln86_60_reg_1501_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_530_p2;
reg   [0:0] and_ln102_reg_1506;
reg   [0:0] and_ln102_reg_1506_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1506_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_541_p2;
reg   [0:0] and_ln104_reg_1516;
wire   [0:0] and_ln102_39_fu_546_p2;
reg   [0:0] and_ln102_39_reg_1522;
wire   [0:0] and_ln104_7_fu_555_p2;
reg   [0:0] and_ln104_7_reg_1529;
wire   [0:0] and_ln102_43_fu_560_p2;
reg   [0:0] and_ln102_43_reg_1534;
wire   [0:0] and_ln102_44_fu_570_p2;
reg   [0:0] and_ln102_44_reg_1540;
wire   [0:0] or_ln117_fu_586_p2;
reg   [0:0] or_ln117_reg_1546;
wire   [0:0] xor_ln104_fu_592_p2;
reg   [0:0] xor_ln104_reg_1551;
wire   [0:0] and_ln102_40_fu_597_p2;
reg   [0:0] and_ln102_40_reg_1557;
wire   [0:0] and_ln104_8_fu_606_p2;
reg   [0:0] and_ln104_8_reg_1563;
reg   [0:0] and_ln104_8_reg_1563_pp0_iter3_reg;
wire   [0:0] and_ln102_45_fu_616_p2;
reg   [0:0] and_ln102_45_reg_1569;
wire   [3:0] select_ln117_35_fu_717_p3;
reg   [3:0] select_ln117_35_reg_1574;
wire   [0:0] or_ln117_30_fu_724_p2;
reg   [0:0] or_ln117_30_reg_1579;
wire   [0:0] and_ln102_38_fu_729_p2;
reg   [0:0] and_ln102_38_reg_1585;
wire   [0:0] and_ln104_6_fu_738_p2;
reg   [0:0] and_ln104_6_reg_1591;
wire   [0:0] and_ln102_41_fu_743_p2;
reg   [0:0] and_ln102_41_reg_1597;
wire   [0:0] and_ln102_47_fu_757_p2;
reg   [0:0] and_ln102_47_reg_1603;
wire   [0:0] or_ln117_34_fu_831_p2;
reg   [0:0] or_ln117_34_reg_1609;
wire   [3:0] select_ln117_41_fu_845_p3;
reg   [3:0] select_ln117_41_reg_1614;
wire   [0:0] and_ln104_9_fu_858_p2;
reg   [0:0] and_ln104_9_reg_1619;
wire   [0:0] and_ln102_42_fu_863_p2;
reg   [0:0] and_ln102_42_reg_1624;
reg   [0:0] and_ln102_42_reg_1624_pp0_iter5_reg;
wire   [0:0] and_ln104_10_fu_872_p2;
reg   [0:0] and_ln104_10_reg_1631;
reg   [0:0] and_ln104_10_reg_1631_pp0_iter5_reg;
reg   [0:0] and_ln104_10_reg_1631_pp0_iter6_reg;
wire   [0:0] and_ln102_48_fu_887_p2;
reg   [0:0] and_ln102_48_reg_1637;
wire   [0:0] or_ln117_39_fu_970_p2;
reg   [0:0] or_ln117_39_reg_1642;
wire   [4:0] select_ln117_47_fu_982_p3;
reg   [4:0] select_ln117_47_reg_1647;
wire   [0:0] or_ln117_41_fu_990_p2;
reg   [0:0] or_ln117_41_reg_1652;
wire   [0:0] or_ln117_43_fu_996_p2;
reg   [0:0] or_ln117_43_reg_1658;
reg   [0:0] or_ln117_43_reg_1658_pp0_iter5_reg;
wire   [0:0] or_ln117_45_fu_1072_p2;
reg   [0:0] or_ln117_45_reg_1666;
wire   [4:0] select_ln117_53_fu_1085_p3;
reg   [4:0] select_ln117_53_reg_1671;
wire   [0:0] or_ln117_49_fu_1147_p2;
reg   [0:0] or_ln117_49_reg_1676;
wire   [4:0] select_ln117_57_fu_1161_p3;
reg   [4:0] select_ln117_57_reg_1681;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_15_fu_536_p2;
wire   [0:0] xor_ln104_17_fu_550_p2;
wire   [0:0] xor_ln104_21_fu_565_p2;
wire   [0:0] and_ln102_52_fu_575_p2;
wire   [0:0] and_ln102_53_fu_580_p2;
wire   [0:0] xor_ln104_18_fu_601_p2;
wire   [0:0] xor_ln104_22_fu_611_p2;
wire   [0:0] and_ln102_55_fu_629_p2;
wire   [0:0] and_ln102_51_fu_621_p2;
wire   [0:0] xor_ln117_fu_639_p2;
wire   [1:0] zext_ln117_fu_645_p1;
wire   [1:0] select_ln117_fu_649_p3;
wire   [1:0] select_ln117_30_fu_656_p3;
wire   [0:0] and_ln102_54_fu_625_p2;
wire   [2:0] zext_ln117_4_fu_663_p1;
wire   [0:0] or_ln117_26_fu_667_p2;
wire   [2:0] select_ln117_31_fu_672_p3;
wire   [0:0] or_ln117_27_fu_679_p2;
wire   [0:0] and_ln102_56_fu_634_p2;
wire   [2:0] select_ln117_32_fu_683_p3;
wire   [0:0] or_ln117_28_fu_691_p2;
wire   [2:0] select_ln117_33_fu_697_p3;
wire   [2:0] select_ln117_34_fu_705_p3;
wire   [3:0] zext_ln117_5_fu_713_p1;
wire   [0:0] xor_ln104_16_fu_733_p2;
wire   [0:0] xor_ln104_23_fu_748_p2;
wire   [0:0] and_ln102_58_fu_766_p2;
wire   [0:0] and_ln102_46_fu_753_p2;
wire   [0:0] and_ln102_57_fu_762_p2;
wire   [0:0] or_ln117_29_fu_781_p2;
wire   [0:0] and_ln102_59_fu_771_p2;
wire   [3:0] select_ln117_36_fu_786_p3;
wire   [0:0] or_ln117_31_fu_793_p2;
wire   [3:0] select_ln117_37_fu_798_p3;
wire   [0:0] or_ln117_32_fu_805_p2;
wire   [0:0] and_ln102_60_fu_776_p2;
wire   [3:0] select_ln117_38_fu_809_p3;
wire   [0:0] or_ln117_33_fu_817_p2;
wire   [3:0] select_ln117_39_fu_823_p3;
wire   [3:0] select_ln117_40_fu_837_p3;
wire   [0:0] xor_ln104_19_fu_853_p2;
wire   [0:0] xor_ln104_20_fu_867_p2;
wire   [0:0] xor_ln104_24_fu_877_p2;
wire   [0:0] and_ln102_61_fu_892_p2;
wire   [0:0] xor_ln104_25_fu_882_p2;
wire   [0:0] and_ln102_64_fu_906_p2;
wire   [0:0] and_ln102_62_fu_897_p2;
wire   [0:0] or_ln117_35_fu_916_p2;
wire   [3:0] select_ln117_42_fu_921_p3;
wire   [0:0] and_ln102_63_fu_902_p2;
wire   [4:0] zext_ln117_6_fu_928_p1;
wire   [0:0] or_ln117_36_fu_932_p2;
wire   [4:0] select_ln117_43_fu_937_p3;
wire   [0:0] or_ln117_37_fu_944_p2;
wire   [0:0] and_ln102_65_fu_911_p2;
wire   [4:0] select_ln117_44_fu_948_p3;
wire   [0:0] or_ln117_38_fu_956_p2;
wire   [4:0] select_ln117_45_fu_962_p3;
wire   [4:0] select_ln117_46_fu_974_p3;
wire   [0:0] xor_ln104_26_fu_1000_p2;
wire   [0:0] and_ln102_67_fu_1013_p2;
wire   [0:0] and_ln102_49_fu_1005_p2;
wire   [0:0] and_ln102_66_fu_1009_p2;
wire   [0:0] or_ln117_40_fu_1028_p2;
wire   [0:0] and_ln102_68_fu_1018_p2;
wire   [4:0] select_ln117_48_fu_1033_p3;
wire   [0:0] or_ln117_42_fu_1040_p2;
wire   [4:0] select_ln117_49_fu_1045_p3;
wire   [0:0] and_ln102_69_fu_1023_p2;
wire   [4:0] select_ln117_50_fu_1052_p3;
wire   [0:0] or_ln117_44_fu_1060_p2;
wire   [4:0] select_ln117_51_fu_1065_p3;
wire   [4:0] select_ln117_52_fu_1077_p3;
wire   [0:0] xor_ln104_27_fu_1093_p2;
wire   [0:0] and_ln102_70_fu_1102_p2;
wire   [0:0] and_ln102_50_fu_1098_p2;
wire   [0:0] and_ln102_71_fu_1107_p2;
wire   [0:0] or_ln117_46_fu_1117_p2;
wire   [0:0] or_ln117_47_fu_1122_p2;
wire   [0:0] and_ln102_72_fu_1112_p2;
wire   [4:0] select_ln117_54_fu_1126_p3;
wire   [0:0] or_ln117_48_fu_1133_p2;
wire   [4:0] select_ln117_55_fu_1139_p3;
wire   [4:0] select_ln117_56_fu_1153_p3;
wire   [0:0] xor_ln104_28_fu_1169_p2;
wire   [0:0] and_ln102_73_fu_1174_p2;
wire   [0:0] and_ln102_74_fu_1179_p2;
wire   [0:0] or_ln117_50_fu_1184_p2;
wire   [10:0] agg_result_fu_1196_p65;
wire   [4:0] agg_result_fu_1196_p66;
wire   [10:0] agg_result_fu_1196_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
wire   [4:0] agg_result_fu_1196_p1;
wire   [4:0] agg_result_fu_1196_p3;
wire   [4:0] agg_result_fu_1196_p5;
wire   [4:0] agg_result_fu_1196_p7;
wire   [4:0] agg_result_fu_1196_p9;
wire   [4:0] agg_result_fu_1196_p11;
wire   [4:0] agg_result_fu_1196_p13;
wire   [4:0] agg_result_fu_1196_p15;
wire   [4:0] agg_result_fu_1196_p17;
wire   [4:0] agg_result_fu_1196_p19;
wire   [4:0] agg_result_fu_1196_p21;
wire   [4:0] agg_result_fu_1196_p23;
wire   [4:0] agg_result_fu_1196_p25;
wire   [4:0] agg_result_fu_1196_p27;
wire   [4:0] agg_result_fu_1196_p29;
wire   [4:0] agg_result_fu_1196_p31;
wire  signed [4:0] agg_result_fu_1196_p33;
wire  signed [4:0] agg_result_fu_1196_p35;
wire  signed [4:0] agg_result_fu_1196_p37;
wire  signed [4:0] agg_result_fu_1196_p39;
wire  signed [4:0] agg_result_fu_1196_p41;
wire  signed [4:0] agg_result_fu_1196_p43;
wire  signed [4:0] agg_result_fu_1196_p45;
wire  signed [4:0] agg_result_fu_1196_p47;
wire  signed [4:0] agg_result_fu_1196_p49;
wire  signed [4:0] agg_result_fu_1196_p51;
wire  signed [4:0] agg_result_fu_1196_p53;
wire  signed [4:0] agg_result_fu_1196_p55;
wire  signed [4:0] agg_result_fu_1196_p57;
wire  signed [4:0] agg_result_fu_1196_p59;
wire  signed [4:0] agg_result_fu_1196_p61;
wire  signed [4:0] agg_result_fu_1196_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x29 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x29_U1614(
    .din0(11'd1),
    .din1(11'd1972),
    .din2(11'd1862),
    .din3(11'd213),
    .din4(11'd1880),
    .din5(11'd171),
    .din6(11'd1879),
    .din7(11'd2044),
    .din8(11'd15),
    .din9(11'd255),
    .din10(11'd1747),
    .din11(11'd559),
    .din12(11'd2044),
    .din13(11'd266),
    .din14(11'd737),
    .din15(11'd1975),
    .din16(11'd1985),
    .din17(11'd1838),
    .din18(11'd2023),
    .din19(11'd844),
    .din20(11'd2010),
    .din21(11'd1736),
    .din22(11'd6),
    .din23(11'd1328),
    .din24(11'd97),
    .din25(11'd2047),
    .din26(11'd1881),
    .din27(11'd2013),
    .din28(11'd246),
    .din29(11'd1854),
    .din30(11'd1871),
    .din31(11'd57),
    .def(agg_result_fu_1196_p65),
    .sel(agg_result_fu_1196_p66),
    .dout(agg_result_fu_1196_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_38_reg_1585 <= and_ln102_38_fu_729_p2;
        and_ln102_39_reg_1522 <= and_ln102_39_fu_546_p2;
        and_ln102_40_reg_1557 <= and_ln102_40_fu_597_p2;
        and_ln102_41_reg_1597 <= and_ln102_41_fu_743_p2;
        and_ln102_42_reg_1624 <= and_ln102_42_fu_863_p2;
        and_ln102_42_reg_1624_pp0_iter5_reg <= and_ln102_42_reg_1624;
        and_ln102_43_reg_1534 <= and_ln102_43_fu_560_p2;
        and_ln102_44_reg_1540 <= and_ln102_44_fu_570_p2;
        and_ln102_45_reg_1569 <= and_ln102_45_fu_616_p2;
        and_ln102_47_reg_1603 <= and_ln102_47_fu_757_p2;
        and_ln102_48_reg_1637 <= and_ln102_48_fu_887_p2;
        and_ln102_reg_1506 <= and_ln102_fu_530_p2;
        and_ln102_reg_1506_pp0_iter1_reg <= and_ln102_reg_1506;
        and_ln102_reg_1506_pp0_iter2_reg <= and_ln102_reg_1506_pp0_iter1_reg;
        and_ln104_10_reg_1631 <= and_ln104_10_fu_872_p2;
        and_ln104_10_reg_1631_pp0_iter5_reg <= and_ln104_10_reg_1631;
        and_ln104_10_reg_1631_pp0_iter6_reg <= and_ln104_10_reg_1631_pp0_iter5_reg;
        and_ln104_6_reg_1591 <= and_ln104_6_fu_738_p2;
        and_ln104_7_reg_1529 <= and_ln104_7_fu_555_p2;
        and_ln104_8_reg_1563 <= and_ln104_8_fu_606_p2;
        and_ln104_8_reg_1563_pp0_iter3_reg <= and_ln104_8_reg_1563;
        and_ln104_9_reg_1619 <= and_ln104_9_fu_858_p2;
        and_ln104_reg_1516 <= and_ln104_fu_541_p2;
        icmp_ln86_31_reg_1343 <= icmp_ln86_31_fu_350_p2;
        icmp_ln86_32_reg_1348 <= icmp_ln86_32_fu_356_p2;
        icmp_ln86_32_reg_1348_pp0_iter1_reg <= icmp_ln86_32_reg_1348;
        icmp_ln86_32_reg_1348_pp0_iter2_reg <= icmp_ln86_32_reg_1348_pp0_iter1_reg;
        icmp_ln86_33_reg_1354 <= icmp_ln86_33_fu_362_p2;
        icmp_ln86_34_reg_1360 <= icmp_ln86_34_fu_368_p2;
        icmp_ln86_34_reg_1360_pp0_iter1_reg <= icmp_ln86_34_reg_1360;
        icmp_ln86_35_reg_1366 <= icmp_ln86_35_fu_374_p2;
        icmp_ln86_35_reg_1366_pp0_iter1_reg <= icmp_ln86_35_reg_1366;
        icmp_ln86_35_reg_1366_pp0_iter2_reg <= icmp_ln86_35_reg_1366_pp0_iter1_reg;
        icmp_ln86_35_reg_1366_pp0_iter3_reg <= icmp_ln86_35_reg_1366_pp0_iter2_reg;
        icmp_ln86_36_reg_1372 <= icmp_ln86_36_fu_380_p2;
        icmp_ln86_36_reg_1372_pp0_iter1_reg <= icmp_ln86_36_reg_1372;
        icmp_ln86_36_reg_1372_pp0_iter2_reg <= icmp_ln86_36_reg_1372_pp0_iter1_reg;
        icmp_ln86_36_reg_1372_pp0_iter3_reg <= icmp_ln86_36_reg_1372_pp0_iter2_reg;
        icmp_ln86_37_reg_1378 <= icmp_ln86_37_fu_386_p2;
        icmp_ln86_38_reg_1384 <= icmp_ln86_38_fu_392_p2;
        icmp_ln86_38_reg_1384_pp0_iter1_reg <= icmp_ln86_38_reg_1384;
        icmp_ln86_39_reg_1390 <= icmp_ln86_39_fu_398_p2;
        icmp_ln86_39_reg_1390_pp0_iter1_reg <= icmp_ln86_39_reg_1390;
        icmp_ln86_39_reg_1390_pp0_iter2_reg <= icmp_ln86_39_reg_1390_pp0_iter1_reg;
        icmp_ln86_40_reg_1396 <= icmp_ln86_40_fu_404_p2;
        icmp_ln86_40_reg_1396_pp0_iter1_reg <= icmp_ln86_40_reg_1396;
        icmp_ln86_40_reg_1396_pp0_iter2_reg <= icmp_ln86_40_reg_1396_pp0_iter1_reg;
        icmp_ln86_40_reg_1396_pp0_iter3_reg <= icmp_ln86_40_reg_1396_pp0_iter2_reg;
        icmp_ln86_41_reg_1402 <= icmp_ln86_41_fu_410_p2;
        icmp_ln86_41_reg_1402_pp0_iter1_reg <= icmp_ln86_41_reg_1402;
        icmp_ln86_41_reg_1402_pp0_iter2_reg <= icmp_ln86_41_reg_1402_pp0_iter1_reg;
        icmp_ln86_41_reg_1402_pp0_iter3_reg <= icmp_ln86_41_reg_1402_pp0_iter2_reg;
        icmp_ln86_42_reg_1408 <= icmp_ln86_42_fu_416_p2;
        icmp_ln86_42_reg_1408_pp0_iter1_reg <= icmp_ln86_42_reg_1408;
        icmp_ln86_42_reg_1408_pp0_iter2_reg <= icmp_ln86_42_reg_1408_pp0_iter1_reg;
        icmp_ln86_42_reg_1408_pp0_iter3_reg <= icmp_ln86_42_reg_1408_pp0_iter2_reg;
        icmp_ln86_42_reg_1408_pp0_iter4_reg <= icmp_ln86_42_reg_1408_pp0_iter3_reg;
        icmp_ln86_43_reg_1414 <= icmp_ln86_43_fu_422_p2;
        icmp_ln86_43_reg_1414_pp0_iter1_reg <= icmp_ln86_43_reg_1414;
        icmp_ln86_43_reg_1414_pp0_iter2_reg <= icmp_ln86_43_reg_1414_pp0_iter1_reg;
        icmp_ln86_43_reg_1414_pp0_iter3_reg <= icmp_ln86_43_reg_1414_pp0_iter2_reg;
        icmp_ln86_43_reg_1414_pp0_iter4_reg <= icmp_ln86_43_reg_1414_pp0_iter3_reg;
        icmp_ln86_43_reg_1414_pp0_iter5_reg <= icmp_ln86_43_reg_1414_pp0_iter4_reg;
        icmp_ln86_44_reg_1420 <= icmp_ln86_44_fu_428_p2;
        icmp_ln86_44_reg_1420_pp0_iter1_reg <= icmp_ln86_44_reg_1420;
        icmp_ln86_44_reg_1420_pp0_iter2_reg <= icmp_ln86_44_reg_1420_pp0_iter1_reg;
        icmp_ln86_44_reg_1420_pp0_iter3_reg <= icmp_ln86_44_reg_1420_pp0_iter2_reg;
        icmp_ln86_44_reg_1420_pp0_iter4_reg <= icmp_ln86_44_reg_1420_pp0_iter3_reg;
        icmp_ln86_44_reg_1420_pp0_iter5_reg <= icmp_ln86_44_reg_1420_pp0_iter4_reg;
        icmp_ln86_44_reg_1420_pp0_iter6_reg <= icmp_ln86_44_reg_1420_pp0_iter5_reg;
        icmp_ln86_45_reg_1426 <= icmp_ln86_45_fu_434_p2;
        icmp_ln86_45_reg_1426_pp0_iter1_reg <= icmp_ln86_45_reg_1426;
        icmp_ln86_46_reg_1431 <= icmp_ln86_46_fu_440_p2;
        icmp_ln86_47_reg_1436 <= icmp_ln86_47_fu_446_p2;
        icmp_ln86_47_reg_1436_pp0_iter1_reg <= icmp_ln86_47_reg_1436;
        icmp_ln86_48_reg_1441 <= icmp_ln86_48_fu_452_p2;
        icmp_ln86_48_reg_1441_pp0_iter1_reg <= icmp_ln86_48_reg_1441;
        icmp_ln86_49_reg_1446 <= icmp_ln86_49_fu_458_p2;
        icmp_ln86_49_reg_1446_pp0_iter1_reg <= icmp_ln86_49_reg_1446;
        icmp_ln86_49_reg_1446_pp0_iter2_reg <= icmp_ln86_49_reg_1446_pp0_iter1_reg;
        icmp_ln86_50_reg_1451 <= icmp_ln86_50_fu_464_p2;
        icmp_ln86_50_reg_1451_pp0_iter1_reg <= icmp_ln86_50_reg_1451;
        icmp_ln86_50_reg_1451_pp0_iter2_reg <= icmp_ln86_50_reg_1451_pp0_iter1_reg;
        icmp_ln86_51_reg_1456 <= icmp_ln86_51_fu_470_p2;
        icmp_ln86_51_reg_1456_pp0_iter1_reg <= icmp_ln86_51_reg_1456;
        icmp_ln86_51_reg_1456_pp0_iter2_reg <= icmp_ln86_51_reg_1456_pp0_iter1_reg;
        icmp_ln86_52_reg_1461 <= icmp_ln86_52_fu_476_p2;
        icmp_ln86_52_reg_1461_pp0_iter1_reg <= icmp_ln86_52_reg_1461;
        icmp_ln86_52_reg_1461_pp0_iter2_reg <= icmp_ln86_52_reg_1461_pp0_iter1_reg;
        icmp_ln86_52_reg_1461_pp0_iter3_reg <= icmp_ln86_52_reg_1461_pp0_iter2_reg;
        icmp_ln86_53_reg_1466 <= icmp_ln86_53_fu_482_p2;
        icmp_ln86_53_reg_1466_pp0_iter1_reg <= icmp_ln86_53_reg_1466;
        icmp_ln86_53_reg_1466_pp0_iter2_reg <= icmp_ln86_53_reg_1466_pp0_iter1_reg;
        icmp_ln86_53_reg_1466_pp0_iter3_reg <= icmp_ln86_53_reg_1466_pp0_iter2_reg;
        icmp_ln86_54_reg_1471 <= icmp_ln86_54_fu_488_p2;
        icmp_ln86_54_reg_1471_pp0_iter1_reg <= icmp_ln86_54_reg_1471;
        icmp_ln86_54_reg_1471_pp0_iter2_reg <= icmp_ln86_54_reg_1471_pp0_iter1_reg;
        icmp_ln86_54_reg_1471_pp0_iter3_reg <= icmp_ln86_54_reg_1471_pp0_iter2_reg;
        icmp_ln86_55_reg_1476 <= icmp_ln86_55_fu_494_p2;
        icmp_ln86_55_reg_1476_pp0_iter1_reg <= icmp_ln86_55_reg_1476;
        icmp_ln86_55_reg_1476_pp0_iter2_reg <= icmp_ln86_55_reg_1476_pp0_iter1_reg;
        icmp_ln86_55_reg_1476_pp0_iter3_reg <= icmp_ln86_55_reg_1476_pp0_iter2_reg;
        icmp_ln86_55_reg_1476_pp0_iter4_reg <= icmp_ln86_55_reg_1476_pp0_iter3_reg;
        icmp_ln86_56_reg_1481 <= icmp_ln86_56_fu_500_p2;
        icmp_ln86_56_reg_1481_pp0_iter1_reg <= icmp_ln86_56_reg_1481;
        icmp_ln86_56_reg_1481_pp0_iter2_reg <= icmp_ln86_56_reg_1481_pp0_iter1_reg;
        icmp_ln86_56_reg_1481_pp0_iter3_reg <= icmp_ln86_56_reg_1481_pp0_iter2_reg;
        icmp_ln86_56_reg_1481_pp0_iter4_reg <= icmp_ln86_56_reg_1481_pp0_iter3_reg;
        icmp_ln86_57_reg_1486 <= icmp_ln86_57_fu_506_p2;
        icmp_ln86_57_reg_1486_pp0_iter1_reg <= icmp_ln86_57_reg_1486;
        icmp_ln86_57_reg_1486_pp0_iter2_reg <= icmp_ln86_57_reg_1486_pp0_iter1_reg;
        icmp_ln86_57_reg_1486_pp0_iter3_reg <= icmp_ln86_57_reg_1486_pp0_iter2_reg;
        icmp_ln86_57_reg_1486_pp0_iter4_reg <= icmp_ln86_57_reg_1486_pp0_iter3_reg;
        icmp_ln86_58_reg_1491 <= icmp_ln86_58_fu_512_p2;
        icmp_ln86_58_reg_1491_pp0_iter1_reg <= icmp_ln86_58_reg_1491;
        icmp_ln86_58_reg_1491_pp0_iter2_reg <= icmp_ln86_58_reg_1491_pp0_iter1_reg;
        icmp_ln86_58_reg_1491_pp0_iter3_reg <= icmp_ln86_58_reg_1491_pp0_iter2_reg;
        icmp_ln86_58_reg_1491_pp0_iter4_reg <= icmp_ln86_58_reg_1491_pp0_iter3_reg;
        icmp_ln86_58_reg_1491_pp0_iter5_reg <= icmp_ln86_58_reg_1491_pp0_iter4_reg;
        icmp_ln86_59_reg_1496 <= icmp_ln86_59_fu_518_p2;
        icmp_ln86_59_reg_1496_pp0_iter1_reg <= icmp_ln86_59_reg_1496;
        icmp_ln86_59_reg_1496_pp0_iter2_reg <= icmp_ln86_59_reg_1496_pp0_iter1_reg;
        icmp_ln86_59_reg_1496_pp0_iter3_reg <= icmp_ln86_59_reg_1496_pp0_iter2_reg;
        icmp_ln86_59_reg_1496_pp0_iter4_reg <= icmp_ln86_59_reg_1496_pp0_iter3_reg;
        icmp_ln86_59_reg_1496_pp0_iter5_reg <= icmp_ln86_59_reg_1496_pp0_iter4_reg;
        icmp_ln86_60_reg_1501 <= icmp_ln86_60_fu_524_p2;
        icmp_ln86_60_reg_1501_pp0_iter1_reg <= icmp_ln86_60_reg_1501;
        icmp_ln86_60_reg_1501_pp0_iter2_reg <= icmp_ln86_60_reg_1501_pp0_iter1_reg;
        icmp_ln86_60_reg_1501_pp0_iter3_reg <= icmp_ln86_60_reg_1501_pp0_iter2_reg;
        icmp_ln86_60_reg_1501_pp0_iter4_reg <= icmp_ln86_60_reg_1501_pp0_iter3_reg;
        icmp_ln86_60_reg_1501_pp0_iter5_reg <= icmp_ln86_60_reg_1501_pp0_iter4_reg;
        icmp_ln86_60_reg_1501_pp0_iter6_reg <= icmp_ln86_60_reg_1501_pp0_iter5_reg;
        icmp_ln86_reg_1332 <= icmp_ln86_fu_344_p2;
        icmp_ln86_reg_1332_pp0_iter1_reg <= icmp_ln86_reg_1332;
        icmp_ln86_reg_1332_pp0_iter2_reg <= icmp_ln86_reg_1332_pp0_iter1_reg;
        icmp_ln86_reg_1332_pp0_iter3_reg <= icmp_ln86_reg_1332_pp0_iter2_reg;
        or_ln117_30_reg_1579 <= or_ln117_30_fu_724_p2;
        or_ln117_34_reg_1609 <= or_ln117_34_fu_831_p2;
        or_ln117_39_reg_1642 <= or_ln117_39_fu_970_p2;
        or_ln117_41_reg_1652 <= or_ln117_41_fu_990_p2;
        or_ln117_43_reg_1658 <= or_ln117_43_fu_996_p2;
        or_ln117_43_reg_1658_pp0_iter5_reg <= or_ln117_43_reg_1658;
        or_ln117_45_reg_1666 <= or_ln117_45_fu_1072_p2;
        or_ln117_49_reg_1676 <= or_ln117_49_fu_1147_p2;
        or_ln117_reg_1546 <= or_ln117_fu_586_p2;
        select_ln117_35_reg_1574 <= select_ln117_35_fu_717_p3;
        select_ln117_41_reg_1614 <= select_ln117_41_fu_845_p3;
        select_ln117_47_reg_1647 <= select_ln117_47_fu_982_p3;
        select_ln117_53_reg_1671 <= select_ln117_53_fu_1085_p3;
        select_ln117_57_reg_1681 <= select_ln117_57_fu_1161_p3;
        xor_ln104_reg_1551 <= xor_ln104_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1196_p65 = 'bx;

assign agg_result_fu_1196_p66 = ((or_ln117_50_fu_1184_p2[0:0] == 1'b1) ? select_ln117_57_reg_1681 : 5'd31);

assign and_ln102_38_fu_729_p2 = (xor_ln104_reg_1551 & icmp_ln86_32_reg_1348_pp0_iter2_reg);

assign and_ln102_39_fu_546_p2 = (icmp_ln86_33_reg_1354 & and_ln102_reg_1506);

assign and_ln102_40_fu_597_p2 = (icmp_ln86_34_reg_1360_pp0_iter1_reg & and_ln104_reg_1516);

assign and_ln102_41_fu_743_p2 = (icmp_ln86_35_reg_1366_pp0_iter2_reg & and_ln102_38_fu_729_p2);

assign and_ln102_42_fu_863_p2 = (icmp_ln86_36_reg_1372_pp0_iter3_reg & and_ln104_6_reg_1591);

assign and_ln102_43_fu_560_p2 = (icmp_ln86_37_reg_1378 & and_ln102_39_fu_546_p2);

assign and_ln102_44_fu_570_p2 = (icmp_ln86_38_reg_1384 & and_ln104_7_fu_555_p2);

assign and_ln102_45_fu_616_p2 = (icmp_ln86_39_reg_1390_pp0_iter1_reg & and_ln102_40_fu_597_p2);

assign and_ln102_46_fu_753_p2 = (icmp_ln86_40_reg_1396_pp0_iter2_reg & and_ln104_8_reg_1563);

assign and_ln102_47_fu_757_p2 = (icmp_ln86_41_reg_1402_pp0_iter2_reg & and_ln102_41_fu_743_p2);

assign and_ln102_48_fu_887_p2 = (icmp_ln86_42_reg_1408_pp0_iter3_reg & and_ln104_9_fu_858_p2);

assign and_ln102_49_fu_1005_p2 = (icmp_ln86_43_reg_1414_pp0_iter4_reg & and_ln102_42_reg_1624);

assign and_ln102_50_fu_1098_p2 = (icmp_ln86_44_reg_1420_pp0_iter5_reg & and_ln104_10_reg_1631_pp0_iter5_reg);

assign and_ln102_51_fu_621_p2 = (icmp_ln86_45_reg_1426_pp0_iter1_reg & and_ln102_43_reg_1534);

assign and_ln102_52_fu_575_p2 = (xor_ln104_21_fu_565_p2 & icmp_ln86_46_reg_1431);

assign and_ln102_53_fu_580_p2 = (and_ln102_52_fu_575_p2 & and_ln102_39_fu_546_p2);

assign and_ln102_54_fu_625_p2 = (icmp_ln86_47_reg_1436_pp0_iter1_reg & and_ln102_44_reg_1540);

assign and_ln102_55_fu_629_p2 = (xor_ln104_22_fu_611_p2 & icmp_ln86_48_reg_1441_pp0_iter1_reg);

assign and_ln102_56_fu_634_p2 = (and_ln104_7_reg_1529 & and_ln102_55_fu_629_p2);

assign and_ln102_57_fu_762_p2 = (icmp_ln86_49_reg_1446_pp0_iter2_reg & and_ln102_45_reg_1569);

assign and_ln102_58_fu_766_p2 = (xor_ln104_23_fu_748_p2 & icmp_ln86_50_reg_1451_pp0_iter2_reg);

assign and_ln102_59_fu_771_p2 = (and_ln102_58_fu_766_p2 & and_ln102_40_reg_1557);

assign and_ln102_60_fu_776_p2 = (icmp_ln86_51_reg_1456_pp0_iter2_reg & and_ln102_46_fu_753_p2);

assign and_ln102_61_fu_892_p2 = (xor_ln104_24_fu_877_p2 & icmp_ln86_52_reg_1461_pp0_iter3_reg);

assign and_ln102_62_fu_897_p2 = (and_ln104_8_reg_1563_pp0_iter3_reg & and_ln102_61_fu_892_p2);

assign and_ln102_63_fu_902_p2 = (icmp_ln86_53_reg_1466_pp0_iter3_reg & and_ln102_47_reg_1603);

assign and_ln102_64_fu_906_p2 = (xor_ln104_25_fu_882_p2 & icmp_ln86_54_reg_1471_pp0_iter3_reg);

assign and_ln102_65_fu_911_p2 = (and_ln102_64_fu_906_p2 & and_ln102_41_reg_1597);

assign and_ln102_66_fu_1009_p2 = (icmp_ln86_55_reg_1476_pp0_iter4_reg & and_ln102_48_reg_1637);

assign and_ln102_67_fu_1013_p2 = (xor_ln104_26_fu_1000_p2 & icmp_ln86_56_reg_1481_pp0_iter4_reg);

assign and_ln102_68_fu_1018_p2 = (and_ln104_9_reg_1619 & and_ln102_67_fu_1013_p2);

assign and_ln102_69_fu_1023_p2 = (icmp_ln86_57_reg_1486_pp0_iter4_reg & and_ln102_49_fu_1005_p2);

assign and_ln102_70_fu_1102_p2 = (xor_ln104_27_fu_1093_p2 & icmp_ln86_58_reg_1491_pp0_iter5_reg);

assign and_ln102_71_fu_1107_p2 = (and_ln102_70_fu_1102_p2 & and_ln102_42_reg_1624_pp0_iter5_reg);

assign and_ln102_72_fu_1112_p2 = (icmp_ln86_59_reg_1496_pp0_iter5_reg & and_ln102_50_fu_1098_p2);

assign and_ln102_73_fu_1174_p2 = (xor_ln104_28_fu_1169_p2 & icmp_ln86_60_reg_1501_pp0_iter6_reg);

assign and_ln102_74_fu_1179_p2 = (and_ln104_10_reg_1631_pp0_iter6_reg & and_ln102_73_fu_1174_p2);

assign and_ln102_fu_530_p2 = (icmp_ln86_fu_344_p2 & icmp_ln86_31_fu_350_p2);

assign and_ln104_10_fu_872_p2 = (xor_ln104_20_fu_867_p2 & and_ln104_6_reg_1591);

assign and_ln104_6_fu_738_p2 = (xor_ln104_reg_1551 & xor_ln104_16_fu_733_p2);

assign and_ln104_7_fu_555_p2 = (xor_ln104_17_fu_550_p2 & and_ln102_reg_1506);

assign and_ln104_8_fu_606_p2 = (xor_ln104_18_fu_601_p2 & and_ln104_reg_1516);

assign and_ln104_9_fu_858_p2 = (xor_ln104_19_fu_853_p2 & and_ln102_38_reg_1585);

assign and_ln104_fu_541_p2 = (xor_ln104_15_fu_536_p2 & icmp_ln86_reg_1332);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1196_p67;

assign icmp_ln86_31_fu_350_p2 = (($signed(p_read7_int_reg) < $signed(18'd379)) ? 1'b1 : 1'b0);

assign icmp_ln86_32_fu_356_p2 = (($signed(p_read11_int_reg) < $signed(18'd1242)) ? 1'b1 : 1'b0);

assign icmp_ln86_33_fu_362_p2 = (($signed(p_read14_int_reg) < $signed(18'd1918)) ? 1'b1 : 1'b0);

assign icmp_ln86_34_fu_368_p2 = (($signed(p_read5_int_reg) < $signed(18'd1515)) ? 1'b1 : 1'b0);

assign icmp_ln86_35_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd851)) ? 1'b1 : 1'b0);

assign icmp_ln86_36_fu_380_p2 = (($signed(p_read3_int_reg) < $signed(18'd261371)) ? 1'b1 : 1'b0);

assign icmp_ln86_37_fu_386_p2 = (($signed(p_read4_int_reg) < $signed(18'd3025)) ? 1'b1 : 1'b0);

assign icmp_ln86_38_fu_392_p2 = (($signed(p_read13_int_reg) < $signed(18'd527)) ? 1'b1 : 1'b0);

assign icmp_ln86_39_fu_398_p2 = (($signed(p_read13_int_reg) < $signed(18'd1251)) ? 1'b1 : 1'b0);

assign icmp_ln86_40_fu_404_p2 = (($signed(p_read13_int_reg) < $signed(18'd1495)) ? 1'b1 : 1'b0);

assign icmp_ln86_41_fu_410_p2 = (($signed(p_read2_int_reg) < $signed(18'd261953)) ? 1'b1 : 1'b0);

assign icmp_ln86_42_fu_416_p2 = (($signed(p_read11_int_reg) < $signed(18'd262056)) ? 1'b1 : 1'b0);

assign icmp_ln86_43_fu_422_p2 = (($signed(p_read13_int_reg) < $signed(18'd261006)) ? 1'b1 : 1'b0);

assign icmp_ln86_44_fu_428_p2 = (($signed(p_read11_int_reg) < $signed(18'd1277)) ? 1'b1 : 1'b0);

assign icmp_ln86_45_fu_434_p2 = (($signed(p_read13_int_reg) < $signed(18'd1750)) ? 1'b1 : 1'b0);

assign icmp_ln86_46_fu_440_p2 = (($signed(p_read13_int_reg) < $signed(18'd2121)) ? 1'b1 : 1'b0);

assign icmp_ln86_47_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd261880)) ? 1'b1 : 1'b0);

assign icmp_ln86_48_fu_452_p2 = (($signed(p_read3_int_reg) < $signed(18'd1668)) ? 1'b1 : 1'b0);

assign icmp_ln86_49_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd1606)) ? 1'b1 : 1'b0);

assign icmp_ln86_50_fu_464_p2 = (($signed(p_read4_int_reg) < $signed(18'd1584)) ? 1'b1 : 1'b0);

assign icmp_ln86_51_fu_470_p2 = (($signed(p_read10_int_reg) < $signed(18'd261351)) ? 1'b1 : 1'b0);

assign icmp_ln86_52_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd261917)) ? 1'b1 : 1'b0);

assign icmp_ln86_53_fu_482_p2 = (($signed(p_read8_int_reg) < $signed(18'd2503)) ? 1'b1 : 1'b0);

assign icmp_ln86_54_fu_488_p2 = (($signed(p_read1_int_reg) < $signed(18'd838)) ? 1'b1 : 1'b0);

assign icmp_ln86_55_fu_494_p2 = (($signed(p_read2_int_reg) < $signed(18'd259986)) ? 1'b1 : 1'b0);

assign icmp_ln86_56_fu_500_p2 = (($signed(p_read9_int_reg) < $signed(18'd1552)) ? 1'b1 : 1'b0);

assign icmp_ln86_57_fu_506_p2 = (($signed(p_read12_int_reg) < $signed(18'd1342)) ? 1'b1 : 1'b0);

assign icmp_ln86_58_fu_512_p2 = (($signed(p_read4_int_reg) < $signed(18'd261296)) ? 1'b1 : 1'b0);

assign icmp_ln86_59_fu_518_p2 = (($signed(p_read9_int_reg) < $signed(18'd1467)) ? 1'b1 : 1'b0);

assign icmp_ln86_60_fu_524_p2 = (($signed(p_read11_int_reg) < $signed(18'd1288)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_344_p2 = (($signed(p_read8_int_reg) < $signed(18'd906)) ? 1'b1 : 1'b0);

assign or_ln117_26_fu_667_p2 = (and_ln102_54_fu_625_p2 | and_ln102_39_reg_1522);

assign or_ln117_27_fu_679_p2 = (and_ln102_44_reg_1540 | and_ln102_39_reg_1522);

assign or_ln117_28_fu_691_p2 = (or_ln117_27_fu_679_p2 | and_ln102_56_fu_634_p2);

assign or_ln117_29_fu_781_p2 = (and_ln102_reg_1506_pp0_iter2_reg | and_ln102_57_fu_762_p2);

assign or_ln117_30_fu_724_p2 = (and_ln102_reg_1506_pp0_iter1_reg | and_ln102_45_fu_616_p2);

assign or_ln117_31_fu_793_p2 = (or_ln117_30_reg_1579 | and_ln102_59_fu_771_p2);

assign or_ln117_32_fu_805_p2 = (and_ln102_reg_1506_pp0_iter2_reg | and_ln102_40_reg_1557);

assign or_ln117_33_fu_817_p2 = (or_ln117_32_fu_805_p2 | and_ln102_60_fu_776_p2);

assign or_ln117_34_fu_831_p2 = (or_ln117_32_fu_805_p2 | and_ln102_46_fu_753_p2);

assign or_ln117_35_fu_916_p2 = (or_ln117_34_reg_1609 | and_ln102_62_fu_897_p2);

assign or_ln117_36_fu_932_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_63_fu_902_p2);

assign or_ln117_37_fu_944_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_47_reg_1603);

assign or_ln117_38_fu_956_p2 = (or_ln117_37_fu_944_p2 | and_ln102_65_fu_911_p2);

assign or_ln117_39_fu_970_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_41_reg_1597);

assign or_ln117_40_fu_1028_p2 = (or_ln117_39_reg_1642 | and_ln102_66_fu_1009_p2);

assign or_ln117_41_fu_990_p2 = (or_ln117_39_fu_970_p2 | and_ln102_48_fu_887_p2);

assign or_ln117_42_fu_1040_p2 = (or_ln117_41_reg_1652 | and_ln102_68_fu_1018_p2);

assign or_ln117_43_fu_996_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_38_reg_1585);

assign or_ln117_44_fu_1060_p2 = (or_ln117_43_reg_1658 | and_ln102_69_fu_1023_p2);

assign or_ln117_45_fu_1072_p2 = (or_ln117_43_reg_1658 | and_ln102_49_fu_1005_p2);

assign or_ln117_46_fu_1117_p2 = (or_ln117_45_reg_1666 | and_ln102_71_fu_1107_p2);

assign or_ln117_47_fu_1122_p2 = (or_ln117_43_reg_1658_pp0_iter5_reg | and_ln102_42_reg_1624_pp0_iter5_reg);

assign or_ln117_48_fu_1133_p2 = (or_ln117_47_fu_1122_p2 | and_ln102_72_fu_1112_p2);

assign or_ln117_49_fu_1147_p2 = (or_ln117_47_fu_1122_p2 | and_ln102_50_fu_1098_p2);

assign or_ln117_50_fu_1184_p2 = (or_ln117_49_reg_1676 | and_ln102_74_fu_1179_p2);

assign or_ln117_fu_586_p2 = (and_ln102_53_fu_580_p2 | and_ln102_43_fu_560_p2);

assign select_ln117_30_fu_656_p3 = ((or_ln117_reg_1546[0:0] == 1'b1) ? select_ln117_fu_649_p3 : 2'd3);

assign select_ln117_31_fu_672_p3 = ((and_ln102_39_reg_1522[0:0] == 1'b1) ? zext_ln117_4_fu_663_p1 : 3'd4);

assign select_ln117_32_fu_683_p3 = ((or_ln117_26_fu_667_p2[0:0] == 1'b1) ? select_ln117_31_fu_672_p3 : 3'd5);

assign select_ln117_33_fu_697_p3 = ((or_ln117_27_fu_679_p2[0:0] == 1'b1) ? select_ln117_32_fu_683_p3 : 3'd6);

assign select_ln117_34_fu_705_p3 = ((or_ln117_28_fu_691_p2[0:0] == 1'b1) ? select_ln117_33_fu_697_p3 : 3'd7);

assign select_ln117_35_fu_717_p3 = ((and_ln102_reg_1506_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_5_fu_713_p1 : 4'd8);

assign select_ln117_36_fu_786_p3 = ((or_ln117_29_fu_781_p2[0:0] == 1'b1) ? select_ln117_35_reg_1574 : 4'd9);

assign select_ln117_37_fu_798_p3 = ((or_ln117_30_reg_1579[0:0] == 1'b1) ? select_ln117_36_fu_786_p3 : 4'd10);

assign select_ln117_38_fu_809_p3 = ((or_ln117_31_fu_793_p2[0:0] == 1'b1) ? select_ln117_37_fu_798_p3 : 4'd11);

assign select_ln117_39_fu_823_p3 = ((or_ln117_32_fu_805_p2[0:0] == 1'b1) ? select_ln117_38_fu_809_p3 : 4'd12);

assign select_ln117_40_fu_837_p3 = ((or_ln117_33_fu_817_p2[0:0] == 1'b1) ? select_ln117_39_fu_823_p3 : 4'd13);

assign select_ln117_41_fu_845_p3 = ((or_ln117_34_fu_831_p2[0:0] == 1'b1) ? select_ln117_40_fu_837_p3 : 4'd14);

assign select_ln117_42_fu_921_p3 = ((or_ln117_35_fu_916_p2[0:0] == 1'b1) ? select_ln117_41_reg_1614 : 4'd15);

assign select_ln117_43_fu_937_p3 = ((icmp_ln86_reg_1332_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_6_fu_928_p1 : 5'd16);

assign select_ln117_44_fu_948_p3 = ((or_ln117_36_fu_932_p2[0:0] == 1'b1) ? select_ln117_43_fu_937_p3 : 5'd17);

assign select_ln117_45_fu_962_p3 = ((or_ln117_37_fu_944_p2[0:0] == 1'b1) ? select_ln117_44_fu_948_p3 : 5'd18);

assign select_ln117_46_fu_974_p3 = ((or_ln117_38_fu_956_p2[0:0] == 1'b1) ? select_ln117_45_fu_962_p3 : 5'd19);

assign select_ln117_47_fu_982_p3 = ((or_ln117_39_fu_970_p2[0:0] == 1'b1) ? select_ln117_46_fu_974_p3 : 5'd20);

assign select_ln117_48_fu_1033_p3 = ((or_ln117_40_fu_1028_p2[0:0] == 1'b1) ? select_ln117_47_reg_1647 : 5'd21);

assign select_ln117_49_fu_1045_p3 = ((or_ln117_41_reg_1652[0:0] == 1'b1) ? select_ln117_48_fu_1033_p3 : 5'd22);

assign select_ln117_50_fu_1052_p3 = ((or_ln117_42_fu_1040_p2[0:0] == 1'b1) ? select_ln117_49_fu_1045_p3 : 5'd23);

assign select_ln117_51_fu_1065_p3 = ((or_ln117_43_reg_1658[0:0] == 1'b1) ? select_ln117_50_fu_1052_p3 : 5'd24);

assign select_ln117_52_fu_1077_p3 = ((or_ln117_44_fu_1060_p2[0:0] == 1'b1) ? select_ln117_51_fu_1065_p3 : 5'd25);

assign select_ln117_53_fu_1085_p3 = ((or_ln117_45_fu_1072_p2[0:0] == 1'b1) ? select_ln117_52_fu_1077_p3 : 5'd26);

assign select_ln117_54_fu_1126_p3 = ((or_ln117_46_fu_1117_p2[0:0] == 1'b1) ? select_ln117_53_reg_1671 : 5'd27);

assign select_ln117_55_fu_1139_p3 = ((or_ln117_47_fu_1122_p2[0:0] == 1'b1) ? select_ln117_54_fu_1126_p3 : 5'd28);

assign select_ln117_56_fu_1153_p3 = ((or_ln117_48_fu_1133_p2[0:0] == 1'b1) ? select_ln117_55_fu_1139_p3 : 5'd29);

assign select_ln117_57_fu_1161_p3 = ((or_ln117_49_fu_1147_p2[0:0] == 1'b1) ? select_ln117_56_fu_1153_p3 : 5'd30);

assign select_ln117_fu_649_p3 = ((and_ln102_43_reg_1534[0:0] == 1'b1) ? zext_ln117_fu_645_p1 : 2'd2);

assign xor_ln104_15_fu_536_p2 = (icmp_ln86_31_reg_1343 ^ 1'd1);

assign xor_ln104_16_fu_733_p2 = (icmp_ln86_32_reg_1348_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_17_fu_550_p2 = (icmp_ln86_33_reg_1354 ^ 1'd1);

assign xor_ln104_18_fu_601_p2 = (icmp_ln86_34_reg_1360_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_19_fu_853_p2 = (icmp_ln86_35_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_20_fu_867_p2 = (icmp_ln86_36_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_21_fu_565_p2 = (icmp_ln86_37_reg_1378 ^ 1'd1);

assign xor_ln104_22_fu_611_p2 = (icmp_ln86_38_reg_1384_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_23_fu_748_p2 = (icmp_ln86_39_reg_1390_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_24_fu_877_p2 = (icmp_ln86_40_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_25_fu_882_p2 = (icmp_ln86_41_reg_1402_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_26_fu_1000_p2 = (icmp_ln86_42_reg_1408_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_27_fu_1093_p2 = (icmp_ln86_43_reg_1414_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_28_fu_1169_p2 = (icmp_ln86_44_reg_1420_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_592_p2 = (icmp_ln86_reg_1332_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_639_p2 = (1'd1 ^ and_ln102_51_fu_621_p2);

assign zext_ln117_4_fu_663_p1 = select_ln117_30_fu_656_p3;

assign zext_ln117_5_fu_713_p1 = select_ln117_34_fu_705_p3;

assign zext_ln117_6_fu_928_p1 = select_ln117_42_fu_921_p3;

assign zext_ln117_fu_645_p1 = xor_ln117_fu_639_p2;

endmodule //conifer_jettag_accelerator_decision_function_98
