This is the Verilog file for the APIR-DSPï¼Œthe detailed architecture can be referred to in the paper of PIR-DSP (FCCM'19), APIR-DSP (FPT'21), 
and the Xilinx UG579-Ultrascale-dsp.pdf.