0.7
2020.2
May  7 2023
15:24:31
D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.sim/sim_1/impl/timing/xsim/drv_mcp3202_tb_time_impl.v,1711093969,verilog,,D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v,,clock_div;clock_div__parameterized0;clock_div__parameterized1;drv_segment;glbl;top_module,,,,,,,,
D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/drv_mcp3202_tb.v,1711094358,verilog,,,,drv_mcp3202_tb,,,,,,,,
D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v,1711092714,verilog,,D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/drv_mcp3202_tb.v,,drv_mcp3202,,,,,,,,
