

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:48:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_158      |Loop_1_proc1_Pipeline_1      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Loop_1_proc1_Pipeline_loadA_fu_194  |Loop_1_proc1_Pipeline_loadA  |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_Loop_1_proc1_Pipeline_ps_i_fu_202   |Loop_1_proc1_Pipeline_ps_i   |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    3853|   1951|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1173|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    4389|   3159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_158      |Loop_1_proc1_Pipeline_1      |        0|   0|    11|    52|    0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_194  |Loop_1_proc1_Pipeline_loadA  |        0|   0|   511|   382|    0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_202   |Loop_1_proc1_Pipeline_ps_i   |        0|  48|  3331|  1517|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  48|  3853|  1951|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_1_proc1_A_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_281_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_261_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_275_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  35|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |AB_10_address0  |  14|          3|    4|         12|
    |AB_10_ce0       |  14|          3|    1|          3|
    |AB_10_ce1       |   9|          2|    1|          2|
    |AB_10_d0        |  14|          3|   32|         96|
    |AB_10_we0       |  14|          3|    1|          3|
    |AB_11_address0  |  14|          3|    4|         12|
    |AB_11_ce0       |  14|          3|    1|          3|
    |AB_11_ce1       |   9|          2|    1|          2|
    |AB_11_d0        |  14|          3|   32|         96|
    |AB_11_we0       |  14|          3|    1|          3|
    |AB_12_address0  |  14|          3|    4|         12|
    |AB_12_ce0       |  14|          3|    1|          3|
    |AB_12_ce1       |   9|          2|    1|          2|
    |AB_12_d0        |  14|          3|   32|         96|
    |AB_12_we0       |  14|          3|    1|          3|
    |AB_13_address0  |  14|          3|    4|         12|
    |AB_13_ce0       |  14|          3|    1|          3|
    |AB_13_ce1       |   9|          2|    1|          2|
    |AB_13_d0        |  14|          3|   32|         96|
    |AB_13_we0       |  14|          3|    1|          3|
    |AB_14_address0  |  14|          3|    4|         12|
    |AB_14_ce0       |  14|          3|    1|          3|
    |AB_14_ce1       |   9|          2|    1|          2|
    |AB_14_d0        |  14|          3|   32|         96|
    |AB_14_we0       |  14|          3|    1|          3|
    |AB_15_address0  |  14|          3|    4|         12|
    |AB_15_ce0       |  14|          3|    1|          3|
    |AB_15_ce1       |   9|          2|    1|          2|
    |AB_15_d0        |  14|          3|   32|         96|
    |AB_15_we0       |  14|          3|    1|          3|
    |AB_1_address0   |  14|          3|    4|         12|
    |AB_1_ce0        |  14|          3|    1|          3|
    |AB_1_ce1        |   9|          2|    1|          2|
    |AB_1_d0         |  14|          3|   32|         96|
    |AB_1_we0        |  14|          3|    1|          3|
    |AB_2_address0   |  14|          3|    4|         12|
    |AB_2_ce0        |  14|          3|    1|          3|
    |AB_2_ce1        |   9|          2|    1|          2|
    |AB_2_d0         |  14|          3|   32|         96|
    |AB_2_we0        |  14|          3|    1|          3|
    |AB_3_address0   |  14|          3|    4|         12|
    |AB_3_ce0        |  14|          3|    1|          3|
    |AB_3_ce1        |   9|          2|    1|          2|
    |AB_3_d0         |  14|          3|   32|         96|
    |AB_3_we0        |  14|          3|    1|          3|
    |AB_4_address0   |  14|          3|    4|         12|
    |AB_4_ce0        |  14|          3|    1|          3|
    |AB_4_ce1        |   9|          2|    1|          2|
    |AB_4_d0         |  14|          3|   32|         96|
    |AB_4_we0        |  14|          3|    1|          3|
    |AB_5_address0   |  14|          3|    4|         12|
    |AB_5_ce0        |  14|          3|    1|          3|
    |AB_5_ce1        |   9|          2|    1|          2|
    |AB_5_d0         |  14|          3|   32|         96|
    |AB_5_we0        |  14|          3|    1|          3|
    |AB_6_address0   |  14|          3|    4|         12|
    |AB_6_ce0        |  14|          3|    1|          3|
    |AB_6_ce1        |   9|          2|    1|          2|
    |AB_6_d0         |  14|          3|   32|         96|
    |AB_6_we0        |  14|          3|    1|          3|
    |AB_7_address0   |  14|          3|    4|         12|
    |AB_7_ce0        |  14|          3|    1|          3|
    |AB_7_ce1        |   9|          2|    1|          2|
    |AB_7_d0         |  14|          3|   32|         96|
    |AB_7_we0        |  14|          3|    1|          3|
    |AB_8_address0   |  14|          3|    4|         12|
    |AB_8_ce0        |  14|          3|    1|          3|
    |AB_8_ce1        |   9|          2|    1|          2|
    |AB_8_d0         |  14|          3|   32|         96|
    |AB_8_we0        |  14|          3|    1|          3|
    |AB_9_address0   |  14|          3|    4|         12|
    |AB_9_ce0        |  14|          3|    1|          3|
    |AB_9_ce1        |   9|          2|    1|          2|
    |AB_9_d0         |  14|          3|   32|         96|
    |AB_9_we0        |  14|          3|    1|          3|
    |AB_address0     |  14|          3|    4|         12|
    |AB_ce0          |  14|          3|    1|          3|
    |AB_ce1          |   9|          2|    1|          2|
    |AB_d0           |  14|          3|   32|         96|
    |AB_we0          |  14|          3|    1|          3|
    |A_address0      |  14|          3|   10|         30|
    |A_ce0           |  14|          3|    1|          3|
    |A_ce1           |   9|          2|    1|          2|
    |A_we0           |   9|          2|    1|          2|
    |A_we1           |   9|          2|    1|          2|
    |Arows_read      |   9|          2|    1|          2|
    |Bcols_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm       |  42|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |k_fu_142        |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           |1173|        252|  649|       1923|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_158_ap_start_reg      |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_202_ap_start_reg   |   1|   0|    1|          0|
    |k_fu_142                                             |   7|   0|    7|          0|
    |tempB_a_1_reg_500                                    |  32|   0|   32|          0|
    |tempB_a_reg_485                                      |  32|   0|   32|          0|
    |tmp_12_reg_510                                       |  32|   0|   32|          0|
    |tmp_13_reg_515                                       |  32|   0|   32|          0|
    |tmp_14_reg_520                                       |  32|   0|   32|          0|
    |tmp_15_reg_525                                       |  32|   0|   32|          0|
    |tmp_16_reg_530                                       |  32|   0|   32|          0|
    |tmp_17_reg_535                                       |  32|   0|   32|          0|
    |tmp_18_reg_540                                       |  32|   0|   32|          0|
    |tmp_19_reg_545                                       |  32|   0|   32|          0|
    |tmp_20_reg_550                                       |  32|   0|   32|          0|
    |tmp_21_reg_555                                       |  32|   0|   32|          0|
    |tmp_22_reg_560                                       |  32|   0|   32|          0|
    |tmp_s_reg_505                                        |  32|   0|   32|          0|
    |trunc_ln145_2_reg_490                                |  32|   0|   32|          0|
    |trunc_ln145_3_reg_495                                |  32|   0|   32|          0|
    |trunc_ln23_reg_480                                   |   6|   0|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 536|   0|  536|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0     |  out|    4|   ap_memory|            AB|         array|
|AB_ce0          |  out|    1|   ap_memory|            AB|         array|
|AB_we0          |  out|    1|   ap_memory|            AB|         array|
|AB_d0           |  out|   32|   ap_memory|            AB|         array|
|AB_address1     |  out|    4|   ap_memory|            AB|         array|
|AB_ce1          |  out|    1|   ap_memory|            AB|         array|
|AB_q1           |   in|   32|   ap_memory|            AB|         array|
|AB_1_address0   |  out|    4|   ap_memory|          AB_1|         array|
|AB_1_ce0        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_we0        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_d0         |  out|   32|   ap_memory|          AB_1|         array|
|AB_1_address1   |  out|    4|   ap_memory|          AB_1|         array|
|AB_1_ce1        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_q1         |   in|   32|   ap_memory|          AB_1|         array|
|AB_2_address0   |  out|    4|   ap_memory|          AB_2|         array|
|AB_2_ce0        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_we0        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_d0         |  out|   32|   ap_memory|          AB_2|         array|
|AB_2_address1   |  out|    4|   ap_memory|          AB_2|         array|
|AB_2_ce1        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_q1         |   in|   32|   ap_memory|          AB_2|         array|
|AB_3_address0   |  out|    4|   ap_memory|          AB_3|         array|
|AB_3_ce0        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_we0        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_d0         |  out|   32|   ap_memory|          AB_3|         array|
|AB_3_address1   |  out|    4|   ap_memory|          AB_3|         array|
|AB_3_ce1        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_q1         |   in|   32|   ap_memory|          AB_3|         array|
|AB_4_address0   |  out|    4|   ap_memory|          AB_4|         array|
|AB_4_ce0        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_we0        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_d0         |  out|   32|   ap_memory|          AB_4|         array|
|AB_4_address1   |  out|    4|   ap_memory|          AB_4|         array|
|AB_4_ce1        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_q1         |   in|   32|   ap_memory|          AB_4|         array|
|AB_5_address0   |  out|    4|   ap_memory|          AB_5|         array|
|AB_5_ce0        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_we0        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_d0         |  out|   32|   ap_memory|          AB_5|         array|
|AB_5_address1   |  out|    4|   ap_memory|          AB_5|         array|
|AB_5_ce1        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_q1         |   in|   32|   ap_memory|          AB_5|         array|
|AB_6_address0   |  out|    4|   ap_memory|          AB_6|         array|
|AB_6_ce0        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_we0        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_d0         |  out|   32|   ap_memory|          AB_6|         array|
|AB_6_address1   |  out|    4|   ap_memory|          AB_6|         array|
|AB_6_ce1        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_q1         |   in|   32|   ap_memory|          AB_6|         array|
|AB_7_address0   |  out|    4|   ap_memory|          AB_7|         array|
|AB_7_ce0        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_we0        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_d0         |  out|   32|   ap_memory|          AB_7|         array|
|AB_7_address1   |  out|    4|   ap_memory|          AB_7|         array|
|AB_7_ce1        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_q1         |   in|   32|   ap_memory|          AB_7|         array|
|AB_8_address0   |  out|    4|   ap_memory|          AB_8|         array|
|AB_8_ce0        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_we0        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_d0         |  out|   32|   ap_memory|          AB_8|         array|
|AB_8_address1   |  out|    4|   ap_memory|          AB_8|         array|
|AB_8_ce1        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_q1         |   in|   32|   ap_memory|          AB_8|         array|
|AB_9_address0   |  out|    4|   ap_memory|          AB_9|         array|
|AB_9_ce0        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_we0        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_d0         |  out|   32|   ap_memory|          AB_9|         array|
|AB_9_address1   |  out|    4|   ap_memory|          AB_9|         array|
|AB_9_ce1        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_q1         |   in|   32|   ap_memory|          AB_9|         array|
|AB_10_address0  |  out|    4|   ap_memory|         AB_10|         array|
|AB_10_ce0       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_we0       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_d0        |  out|   32|   ap_memory|         AB_10|         array|
|AB_10_address1  |  out|    4|   ap_memory|         AB_10|         array|
|AB_10_ce1       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_q1        |   in|   32|   ap_memory|         AB_10|         array|
|AB_11_address0  |  out|    4|   ap_memory|         AB_11|         array|
|AB_11_ce0       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_we0       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_d0        |  out|   32|   ap_memory|         AB_11|         array|
|AB_11_address1  |  out|    4|   ap_memory|         AB_11|         array|
|AB_11_ce1       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_q1        |   in|   32|   ap_memory|         AB_11|         array|
|AB_12_address0  |  out|    4|   ap_memory|         AB_12|         array|
|AB_12_ce0       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_we0       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_d0        |  out|   32|   ap_memory|         AB_12|         array|
|AB_12_address1  |  out|    4|   ap_memory|         AB_12|         array|
|AB_12_ce1       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_q1        |   in|   32|   ap_memory|         AB_12|         array|
|AB_13_address0  |  out|    4|   ap_memory|         AB_13|         array|
|AB_13_ce0       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_we0       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_d0        |  out|   32|   ap_memory|         AB_13|         array|
|AB_13_address1  |  out|    4|   ap_memory|         AB_13|         array|
|AB_13_ce1       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_q1        |   in|   32|   ap_memory|         AB_13|         array|
|AB_14_address0  |  out|    4|   ap_memory|         AB_14|         array|
|AB_14_ce0       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_we0       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_d0        |  out|   32|   ap_memory|         AB_14|         array|
|AB_14_address1  |  out|    4|   ap_memory|         AB_14|         array|
|AB_14_ce1       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_q1        |   in|   32|   ap_memory|         AB_14|         array|
|AB_15_address0  |  out|    4|   ap_memory|         AB_15|         array|
|AB_15_ce0       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_we0       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_d0        |  out|   32|   ap_memory|         AB_15|         array|
|AB_15_address1  |  out|    4|   ap_memory|         AB_15|         array|
|AB_15_ce1       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_q1        |   in|   32|   ap_memory|         AB_15|         array|
|it              |   in|   32|     ap_none|            it|        scalar|
|Arows_dout      |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n   |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read      |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout      |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n   |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read      |  out|    1|     ap_fifo|         Bcols|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

