verilog isim_temp "SynCounter4bit_Bidirectional.v"
verilog isim_temp "clockDiv_Enable.v"
verilog isim_temp "Dem_0_9_AND_9_0_Single.v"
verilog isim_temp "Testbench_Dem_0_9_AND_9_0.v"
verilog isim_temp "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
