// Seed: 4259929352
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_5;
  assign id_5 = id_5;
  type_7(
      1, 1 & 1, 1, 1
  );
endmodule
