<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDIDR, Debug ID Register</h1><p>The DBGDIDR characteristics are:</p><h2>Purpose</h2>
          <p>Specifies which version of the Debug architecture is implemented, and some features of the debug implementation.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      
          <p>If EL1 cannot use AArch32 then the implementation of this register is <span class="arm-defined-word">OPTIONAL</span> and deprecated.</p>
        <h2>Attributes</h2>
          <p>DBGDIDR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGDIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#WRPs">WRPs</a></td><td class="lr" colspan="4"><a href="#BRPs">BRPs</a></td><td class="lr" colspan="4"><a href="#CTX_CMPs">CTX_CMPs</a></td><td class="lr" colspan="4"><a href="#Version">Version</a></td><td class="lr">1</td><td class="lr" colspan="1"><a href="#nSUHD_imp">nSUHD_imp</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#SE_imp">SE_imp</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="WRPs">WRPs, bits [31:28]
                  </h4>
              <p>The number of watchpoints implemented, minus 1.</p>
            
              <p>Permitted values of this field are from <span class="binarynumber">0b0001</span> for 2 implemented watchpoints, to <span class="binarynumber">0b1111</span> for 16 implemented watchpoints.</p>
            
              <p>The value of <span class="binarynumber">0b0000</span> is reserved.</p>
            
              <p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.WRPs.</p>
            <h4 id="BRPs">BRPs, bits [27:24]
                  </h4>
              <p>The number of breakpoints implemented, minus 1.</p>
            
              <p>Permitted values of this field are from <span class="binarynumber">0b0001</span> for 2 implemented breakpoint, to <span class="binarynumber">0b1111</span> for 16 implemented breakpoints.</p>
            
              <p>The value of <span class="binarynumber">0b0000</span> is reserved.</p>
            
              <p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.BRPs.</p>
            <h4 id="CTX_CMPs">CTX_CMPs, bits [23:20]
                  </h4>
              <p>The number of breakpoints that can be used for Context matching, minus 1.</p>
            
              <p>Permitted values of this field are from <span class="binarynumber">0b0000</span> for 1 Context matching breakpoint, to <span class="binarynumber">0b1111</span> for 16 Context matching breakpoints.</p>
            
              <p>The Context matching breakpoints must be the highest addressed breakpoints. For example, if six breakpoints are implemented and two are Context matching breakpoints, they must be breakpoints 4 and 5.</p>
            
              <p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.CTX_CMPs.</p>
            <h4 id="Version">Version, bits [19:16]
                  </h4>
              <p>The Debug architecture version. Defined values are:</p>
            <table class="valuetable"><tr><th>Version</th><th>Meaning</th></tr><tr><td class="bitfield">0001</td><td>
                  <p>ARMv6, v6 Debug architecture.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>ARMv6, v6.1 Debug architecture.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>ARMv7, v7 Debug architecture, with baseline CP14 registers implemented.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>ARMv7, v7 Debug architecture, with all CP14 registers implemented.</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>ARMv7, v7.1 Debug architecture.</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>ARMv8, v8 Debug architecture.</p>
                </td></tr><tr><td class="bitfield">0111</td><td>
                  <p>ARMv8.1, v8 Debug architecture, with Virtualization Host Extensions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8.0 implementation, the only permitted value is <span class="binarynumber">0110</span>.</p>
            
              <p>In an ARMv8.1 implementation that includes <span class="xref">ARMv8.1-VHE</span>, the only permitted value is <span class="binarynumber">0111</span>.</p>
            
              <p>In an ARMv8.1 implementation that does not include <span class="xref">ARMv8.1-VHE</span>, the permitted values are <span class="binarynumber">0110</span> and <span class="binarynumber">0111</span>.</p>
            <h4 id="1">
                Bit [15]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="nSUHD_imp">nSUHD_imp, bit [14]
              </h4>
              <p>In ARMv7-A, was Secure User Halting Debug not implemented.</p>
            
              <p>The value of this bit must match the value of the SE_imp bit.</p>
            <h4 id="0">
                Bit [13]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SE_imp">SE_imp, bit [12]
              </h4>
              <p>EL3 implemented. The meanings of the values of this bit are:</p>
            <table class="valuetable"><tr><th>SE_imp</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL3 not implemented.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL3 implemented.</p>
                </td></tr></table>
              <p>The value of this bit must match the value of the nSUHD_imp bit.</p>
            <h4 id="0">
                Bits [11:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the DBGDIDR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c0, 0</td><td>000</td><td>000</td><td>0000</td><td>1110</td><td>0000</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RO</td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RO</td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>ARM deprecates any access to this register from EL0.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.</p></li><li><p>If <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.TDCC==1, read accesses to this register from EL0 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
