QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap clk_gen_sim_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_gen_sim_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:23 on Jul 13,2023
vlog -64 -L clk_gen_sim_v1_0_3 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work clk_gen_sim_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_gen_sim_v1_0_3/.cxl.systemverilog.clk_gen_sim_v1_0_3.clk_gen_sim_v1_0_3.lin64.cmf 
-- Compiling module clk_gen_sim_v1_0_3

Top level modules:
	clk_gen_sim_v1_0_3
End time: 11:30:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
