 ==  Bambu executed with: bambu -O2 -fno-caller-saves -fno-ivopts -fno-reorder-blocks -fno-strict-overflow -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_86 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    union_sets
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.24 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.30 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.34 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.16 seconds


  Module allocation information for function union_sets:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 45
    Minimum slack: 0.84159999199999913
    Estimated max frequency (MHz): 240.47710611681967
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 43
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 36
    Minimum slack: 0.26799999600003777
    Estimated max frequency (MHz): 211.32713422542253
  Time to perform scheduling: 0.08 seconds


  State Transition Graph Information of function find_min:
    Number of states: 34
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 37
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 35
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 62
    Minimum slack: 0.1258999989999926
    Estimated max frequency (MHz): 205.16608190123969
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 60
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function union_sets:
    Number of control steps: 59
    Minimum slack: 0.041999995999999595
    Estimated max frequency (MHz): 201.69423138225554
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function union_sets:
    Number of states: 57
    Minimum number of cycles: 29
    Maximum number of cycles 57
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:86/161
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:103/206
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:81/194
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:134/188
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function union_sets:
    Bound operations:51/95
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 75
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 98
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 46
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 93
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function union_sets:
    Number of storage values inserted: 43
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 47 registers(LB:28)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:28)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 63 registers(LB:28)
  Time to perform register binding: 0.01 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 132
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 832
    Estimated area of MUX21: 167
    Total estimated area: 999
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.03 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 63 registers(LB:28)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 31
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 922

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 62 registers(LB:40)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 86 registers(LB:40)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 86 registers(LB:40)
  Time to perform register binding: 0.02 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 184
    Number of possible conflicts for possible false paths introduced by resource sharing: 13
    Estimated resources area (no Muxes and address logic): 2693
    Estimated area of MUX21: 267
    Total estimated area: 2960
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.07 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 86 registers(LB:40)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 48
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 1206

  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 36 registers(LB:26)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 36 registers(LB:26)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 178
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 633
    Estimated area of MUX21: 199
    Total estimated area: 832
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 36 registers(LB:26)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 24
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 349

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 73 registers(LB:49)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 74 registers(LB:49)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 74 registers(LB:49)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 162
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1265
    Estimated area of MUX21: 433
    Total estimated area: 1698
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.06 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 74 registers(LB:49)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 57
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_non_oriented: 1182

  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:22)
  Time to perform register binding: 0.00 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:22)
  Time to perform register binding: 0.01 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:22)
  Time to perform register binding: 0.01 seconds


  Module binding information for function union_sets:
    Number of modules instantiated: 62
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 303
    Estimated area of MUX21: 235
    Total estimated area: 538
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:22)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function union_sets:
    Number of allocated multiplexers (2-to-1 equivalent): 28
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function union_sets: 404

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 22
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 23
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:124/164
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 94
  Time to compute storage value information: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:77)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 94 registers(LB:77)
  Time to perform register binding: 0.00 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 154
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9354
    Estimated area of MUX21: 299
    Total estimated area: 9653
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 94 registers(LB:77)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 18
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 555

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function main:
    Number of control steps: 13
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 14
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:21/30
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 11
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:10)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:10)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 23
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7297
    Estimated area of MUX21: 100
    Total estimated area: 7397
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:10)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 121
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_86/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 6445 cycles
  Number of executions     : 1
  Average execution        : 6445 cycles
