//Product = 
//Doc rev = 
//Version = Internal
//Date = 7/9/2020
$Name:  $  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$RESERVED$  $31$  $8$  $R0h$  $Analog Register 0$  $RW$  $0h$  $$
$$ffe_res2_sel_e_lane[3:0]$  $7$  $4$  $R0h$  $Analog Register 0$  $RW$  $0h$  $FFE 2nd Stage Even Path Resistor Selection (changes DC Gain)$
$$ffe_cap2_sel_e_lane[3:0]$  $3$  $0$  $R0h$  $Analog Register 0$  $RW$  $Fh$  $FFE 2nd Stage Even Path Cap Selection (changes Peak Gain)$
$$RESERVED$  $31$  $8$  $R4h$  $Analog Register 1$  $RW$  $0h$  $$
$$ffe_vicm1_lane[1:0]$  $7$  $6$  $R4h$  $Analog Register 1$  $RW$  $1h$  $FFE 1st Stage VCM Selection$
$$ffe_vicm2_lane[1:0]$  $5$  $4$  $R4h$  $Analog Register 1$  $RW$  $1h$  $FFE 2st Stage VCM Selection$
$$en_f0_d_lane$  $3$  $3$  $R4h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$en_f0_s_lane$  $2$  $2$  $R4h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$hpf_bw_lane[1:0]$  $1$  $0$  $R4h$  $Analog Register 1$  $RW$  $0h$  $RX Input HPF BW Selection$
$$RESERVED$  $31$  $8$  $R8h$  $Analog Register 2$  $RW$  $0h$  $$
$$rximpcal_en_lane$  $7$  $7$  $R8h$  $Analog Register 2$  $RW$  $0h$  $Rx Impedence Calibration Enable$
$$impcal_rx_lane[4:0]$  $6$  $2$  $R8h$  $Analog Register 2$  $RW$  $10h$  $Rx Impedence Calibration Code$
$$sq_offset_cal_en_lane$  $1$  $1$  $R8h$  $Analog Register 2$  $RW$  $0h$  $Power Up SQ Offset Calibration Enable$
$$RESERVED$  $0$  $0$  $R8h$  $Analog Register 2$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $RCh$  $Analog Register 3$  $RW$  $0h$  $$
$$sq_offset_lane[4:0]$  $7$  $3$  $RCh$  $Analog Register 3$  $RW$  $0h$  $SQ Offset Calibration Results$
$$sq_thriptat_lane[1:0]$  $2$  $1$  $RCh$  $Analog Register 3$  $RW$  $3h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation$
$$RESERVED$  $0$  $0$  $RCh$  $Analog Register 3$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R10h$  $Analog Register 4$  $RW$  $0h$  $$
$$sq_thresh_lane[5:0]$  $7$  $2$  $R10h$  $Analog Register 4$  $RW$  $4h$  $SQ Threshold Calibration Results$
$$sq_offsetcal_sel_lane[1:0]$  $1$  $0$  $R10h$  $Analog Register 4$  $RW$  $0h$  $SQ Offset Calibration Selection$
$$RESERVED$  $31$  $8$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$sq_linear_disable_lane$  $7$  $7$  $R14h$  $Analog Register 5$  $RW$  $0h$  $SQ Linearity Disable$
$$RESERVED$  $6$  $6$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R14h$  $Analog Register 5$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R18h$  $Analog Register 6$  $RW$  $0h$  $$
$$test_lane[7:0]$  $7$  $0$  $R18h$  $Analog Register 6$  $RW$  $0h$  $TRX Analog Test Point Selection&#xd;&#xa;test_lane[7] is the enable bit for TRX block, test[7] of CMN and test_lane[7] of TRX can't be 1 at same time.&#xd;&#xa;test_lane[6:0] is the TRX TP address, the corresponding TP is vaild only if its own TRX test_lane[7]=1 and other TRX or CMN test[7]=0$
$$RESERVED$  $31$  $8$  $R1Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$dll_freq_sel_lane[1:0]$  $7$  $6$  $R1Ch$  $Analog Register 7$  $RW$  $3h$  $Speed Control Of DLL.$
$$dll_gmsel_lane[2:0]$  $5$  $3$  $R1Ch$  $Analog Register 7$  $RW$  $4h$  $Gm Strength Control Of DLL.$
$$RESERVED$  $2$  $2$  $R1Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R1Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R1Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R20h$  $Analog Register 8$  $RW$  $0h$  $$
$$dll_cmp_offset_lane[3:0]$  $7$  $4$  $R20h$  $Analog Register 8$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.$
$$dll_pd_sel_lane[1:0]$  $3$  $2$  $R20h$  $Analog Register 8$  $RW$  $0h$  $Control The Input Of DLL Comparator$
$$eom_dll_freq_sel_lane[1:0]$  $1$  $0$  $R20h$  $Analog Register 8$  $RW$  $3h$  $Speed Control Of EOM DLL.$
$$RESERVED$  $31$  $8$  $R24h$  $Analog Register 9$  $RW$  $0h$  $$
$$eom_dll_gmsel_lane[2:0]$  $7$  $5$  $R24h$  $Analog Register 9$  $RW$  $4h$  $Gm Strength Control Of EOM DLL.$
$$eom_ssc_clk_en_lane$  $4$  $4$  $R24h$  $Analog Register 9$  $RW$  $0h$  $Control EOM_CKOUT_SSC Clock.$
$$eom_reset_intp_ext_lane$  $3$  $3$  $R24h$  $Analog Register 9$  $RW$  $0h$  $Force The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$RESERVED$  $2$  $2$  $R24h$  $Analog Register 9$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R24h$  $Analog Register 9$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R24h$  $Analog Register 9$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R28h$  $Analog Register 10$  $RW$  $0h$  $$
$$eom_dpher_lane[6:0]$  $7$  $1$  $R28h$  $Analog Register 10$  $RW$  $0h$  $Control The Shifted Phase.$
$$eom_dpherck_lane$  $0$  $0$  $R28h$  $Analog Register 10$  $RW$  $0h$  $Clock Used To Read In EOM_DPHER[6:0]$
$$RESERVED$  $31$  $8$  $R2Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$dll_cmp_cal_en_lane$  $7$  $7$  $R2Ch$  $Analog Register 11$  $RW$  $0h$  $Control The Calibration Of DLL Comparator.$
$$eom_dpherck_dly_sel_lane[1:0]$  $6$  $5$  $R2Ch$  $Analog Register 11$  $RW$  $1h$  $Control Hold Time Of EOM Inpterpolator$
$$intpi_lane[3:0]$  $4$  $1$  $R2Ch$  $Analog Register 11$  $RW$  $Eh$  $Control Bias Current Of PI.$
$$align90_cmp_cal_en_lane$  $0$  $0$  $R2Ch$  $Analog Register 11$  $RW$  $0h$  $Control The Comparator Calibration Of Phase Shifter$
$$RESERVED$  $31$  $8$  $R30h$  $Analog Register 12$  $RW$  $0h$  $$
$$align90_cmp_offset_lane[3:0]$  $7$  $4$  $R30h$  $Analog Register 12$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.$
$$align90_gm_lane[2:0]$  $3$  $1$  $R30h$  $Analog Register 12$  $RW$  $3h$  $Control Gm Strength Of Phase Shifter.$
$$RESERVED$  $0$  $0$  $R30h$  $Analog Register 12$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R34h$  $Analog Register 13$  $RW$  $0h$  $$
$$align90_dac_lane[5:0]$  $7$  $2$  $R34h$  $Analog Register 13$  $RW$  $31h$  $Control Gate Bias Voltage Of Pahse Shifter$
$$align90_dummy_clk_lane$  $1$  $1$  $R34h$  $Analog Register 13$  $RW$  $1h$  $Control The Dummy Clock$
$$align90_syn_clk_lane$  $0$  $0$  $R34h$  $Analog Register 13$  $RW$  $0h$  $Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]$
$$RESERVED$  $31$  $8$  $R38h$  $Analog Register 14$  $RW$  $0h$  $$
$$align90_ref_lane[5:0]$  $7$  $2$  $R38h$  $Analog Register 14$  $RW$  $1Eh$  $Control The Reference Voltage For PD's Comparator$
$$align90_ref_filt_bw_lane$  $1$  $1$  $R38h$  $Analog Register 14$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage$
$$eom_align_en_lane$  $0$  $0$  $R38h$  $Analog Register 14$  $RW$  $0h$  $Control DATA And EOM Alignment$
$$RESERVED$  $31$  $8$  $R3Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$eom_align_cmp_cal_en_lane$  $7$  $7$  $R3Ch$  $Analog Register 15$  $RW$  $0h$  $Control Comparator Calibration Of EOM Alignment$
$$eom_align_pd_sel_lane$  $6$  $6$  $R3Ch$  $Analog Register 15$  $RW$  $0h$  $Use Comparator To Control The Phase Of EOM$
$$eom_align_cmp_ofstdac_lane[3:0]$  $5$  $2$  $R3Ch$  $Analog Register 15$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.$
$$rxdcc_en_eomclk_lane$  $1$  $1$  $R3Ch$  $Analog Register 15$  $RW$  $1h$  $Control DCC For EOM Clock$
$$RESERVED$  $0$  $0$  $R3Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R40h$  $Analog Register 16$  $RW$  $0h$  $$
$$rxdcc_eomclk_lane[5:0]$  $7$  $2$  $R40h$  $Analog Register 16$  $RW$  $20h$  $Control Voltage DAC For EOM Clock DCC.$
$$rxdcc_hg_eomclk_lane$  $1$  $1$  $R40h$  $Analog Register 16$  $RW$  $0h$  $Control High Gain Setting For EOM Clock DCC$
$$rxdcc_cal_en_lane$  $0$  $0$  $R40h$  $Analog Register 16$  $RW$  $0h$  $Control DCC Calibration.$
$$RESERVED$  $31$  $8$  $R44h$  $Analog Register 17$  $RW$  $0h$  $$
$$trxdccin_sel_lane[2:0]$  $7$  $5$  $R44h$  $Analog Register 17$  $RW$  $0h$  $Control The Input Of DCC Comparator$
$$rxdcc_dac_sync_clk_lane$  $4$  $4$  $R44h$  $Analog Register 17$  $RW$  $0h$  $Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].$
$$idcon_cur_lane[1:0]$  $3$  $2$  $R44h$  $Analog Register 17$  $RW$  $2h$  $VDDA_DATA Bleeding Current Setting While Enabled:$
$$RESERVED$  $1$  $1$  $R44h$  $Analog Register 17$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R44h$  $Analog Register 17$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R48h$  $Analog Register 18$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_lane[2:0]$  $7$  $5$  $R48h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_CLK And VDDA_PRE Track TX Speed For Different Output Current.$
$$tx_reg_speed_trk_data_lane[2:0]$  $4$  $2$  $R48h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_DATA Track TX Speed For Different Output Current.$
$$idcon_vddadata_lane$  $1$  $1$  $R48h$  $Analog Register 18$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current To Reduce Power Ripple. Default: Disabled.$
$$RESERVED$  $0$  $0$  $R48h$  $Analog Register 18$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $$
$$slewrate_en_lane[1:0]$  $7$  $6$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $Enable The TX Driver Slew Rate Control Function.$
$$slewctrl0_lane[1:0]$  $5$  $4$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$slewctrl1_lane[1:0]$  $3$  $2$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$path_disable_edge_lane$  $1$  $1$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate$
$$smplr_cal_en_lane$  $0$  $0$  $R4Ch$  $Analog Register 19$  $RW$  $0h$  $Enables Sampler Calibration$
$$RESERVED$  $31$  $8$  $R50h$  $Analog Register 20$  $RW$  $0h$  $$
$$smplr_cal_sel_lane[2:0]$  $7$  $5$  $R50h$  $Analog Register 20$  $RW$  $0h$  $Selects Which Sampler To Calibrate. Depends On F1 Polarity.$
$$dfe_res_f0_lane[1:0]$  $4$  $3$  $R50h$  $Analog Register 20$  $RW$  $0h$  $Changes The F0 Resolution Per Step$
$$dfe_res_f1_lane[1:0]$  $2$  $1$  $R50h$  $Analog Register 20$  $RW$  $0h$  $Changes The F1 Resolution Per Step$
$$dfe_res_f234_lane$  $0$  $0$  $R50h$  $Analog Register 20$  $RW$  $0h$  $Changes F2 Resolution$
$$RESERVED$  $31$  $8$  $R54h$  $Analog Register 21$  $RW$  $0h$  $$
$$dfe_res_f567_lane$  $7$  $7$  $R54h$  $Analog Register 21$  $RW$  $0h$  $Changes F5,F6,F7 Resolution$
$$dfe_res_f8to15_lane$  $6$  $6$  $R54h$  $Analog Register 21$  $RW$  $0h$  $Changes F8 To F15 Resolution$
$$dfe_res_floating_lane$  $5$  $5$  $R54h$  $Analog Register 21$  $RW$  $0h$  $Changes Floating Tap Resolution$
$$pu_vcm_lane$  $4$  $4$  $R54h$  $Analog Register 21$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$en_dfe_f0_lane$  $3$  $3$  $R54h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE F0 Adaptation$
$$en_dfe_f1to3_lane$  $2$  $2$  $R54h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 1 To Tap 3 Adaptation$
$$en_dfe_f4to7_lane$  $1$  $1$  $R54h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 4 To Tap 7 Adaptation$
$$en_dfe_f8to15_lane$  $0$  $0$  $R54h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 8 To Tap 15 Adaptation$
$$RESERVED$  $31$  $8$  $R58h$  $Analog Register 22$  $RW$  $0h$  $$
$$en_dfe_floating_lane$  $7$  $7$  $R58h$  $Analog Register 22$  $RW$  $1h$  $Enables DFE Floating Tap 1 To Tap 6$
$$eom_en_s_lane$  $6$  $6$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Slicer Samplers. Slicer Samplers Is In EOM Mode$
$$eom_en_d_lane$  $5$  $5$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Data Samplers. Data Samplers Is In EOM Mode$
$$eom_en_e_lane$  $4$  $4$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Edge Samplers.$
$$path_disable_d_lane$  $3$  $3$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Disables Data Samplers Clock Mux To Save Power.$
$$path_disable_s_lane$  $2$  $2$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Disables Slicer Samplers Clock Mux To Save Power.$
$$dfe_res_double_lane$  $1$  $1$  $R58h$  $Analog Register 22$  $RW$  $0h$  $Use To Double DFE Resolution At Low Data Rate Only To Achieve The DFE Range Required By DSP. Recommended Set To 1 When FFE_DATA_RATE[3:0] <= 6$
$$RESERVED$  $0$  $0$  $R58h$  $Analog Register 22$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R5Ch$  $Analog Register 23$  $RW$  $0h$  $$
$$dfe_xlat_sel_lane[1:0]$  $7$  $6$  $R5Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The Strength Of The Cross Couple Latch On The DFE Clock Path$
$$dfe_clk_dly_lane[1:0]$  $5$  $4$  $R5Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The DFE Clock Delay By Changing The Clock Inverter Strength So That Sampler Input Has More Hold Time$
$$pu_f1p_d_e_lane$  $3$  $3$  $R5Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Data Sampler$
$$pu_f1n_d_e_lane$  $2$  $2$  $R5Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1N Data Sampler$
$$pu_f1p_s_e_lane$  $1$  $1$  $R5Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Slicer Sampler$
$$pu_f1n_s_e_lane$  $0$  $0$  $R5Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1N Slicer Sampler$
$$RESERVED$  $31$  $8$  $R60h$  $Analog Register 24$  $RW$  $0h$  $$
$$pu_f1p_d_o_lane$  $7$  $7$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Data Sampler$
$$pu_f1n_d_o_lane$  $6$  $6$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Data Sampler$
$$pu_f1p_s_o_lane$  $5$  $5$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Slicer Sampler$
$$pu_f1n_s_o_lane$  $4$  $4$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Slicer Sampler$
$$vdda_rxdll_half_en_lane$  $3$  $3$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxdll Output Enable$
$$vdda_rxclk_half_en_lane$  $2$  $2$  $R60h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxclk Output Enable$
$$tx_tdcal_en_lane$  $1$  $1$  $R60h$  $Analog Register 24$  $RW$  $0h$  $Enable TX Timing Calibration Function.$
$$tx_idlecm_cal_en_lane$  $0$  $0$  $R60h$  $Analog Register 24$  $RW$  $0h$  $Unused$
$$RESERVED$  $31$  $8$  $R64h$  $Analog Register 25$  $RW$  $0h$  $$
$$tx_idlecm_dig_lane[4:0]$  $7$  $3$  $R64h$  $Analog Register 25$  $RW$  $0h$  $Unused$
$$vdda_rxintp_half_en_lane$  $2$  $2$  $R64h$  $Analog Register 25$  $RW$  $0h$  $Vdda Regulator Voltage Half Enable$
$$tx_txclk_align_en_lane$  $1$  $1$  $R64h$  $Analog Register 25$  $RW$  $0h$  $Enable TX_TXCLK_ALIGN$
$$tx_txclk_32t_en_lane$  $0$  $0$  $R64h$  $Analog Register 25$  $RW$  $0h$  $Enable TX_TXCLK_32T$
$$RESERVED$  $31$  $8$  $R68h$  $Analog Register 26$  $RW$  $0h$  $$
$$tx_txclk_34t_en_lane$  $7$  $7$  $R68h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_34T$
$$tx_txclk_8t_en_lane$  $6$  $6$  $R68h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_8T$
$$tx_txclk_2x_en_lane$  $5$  $5$  $R68h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_2X$
$$avdd1815_sel_lane$  $4$  $4$  $R68h$  $Analog Register 26$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$RESERVED$  $3$  $3$  $R68h$  $Analog Register 26$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R68h$  $Analog Register 26$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R68h$  $Analog Register 26$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R68h$  $Analog Register 26$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R6Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$clk_bkwd2_direction_ring_lane$  $7$  $7$  $R6Ch$  $Analog Register 27$  $RW$  $1h$  $ANA_RSVD3_LANE[7:0]$
$$clk_bkwd_direction_lcpll_lane$  $6$  $6$  $R6Ch$  $Analog Register 27$  $RW$  $0h$  $NA 0$
$$clk_bkwd_direction_ringpll_lane$  $5$  $5$  $R6Ch$  $Analog Register 27$  $RW$  $0h$  $NA 0$
$$force_clk_direction_ringpll_lane$  $4$  $4$  $R6Ch$  $Analog Register 27$  $RW$  $0h$  $NA 0$
$$ffe_cs2_temp_lane[3:0]$  $3$  $0$  $R6Ch$  $Analog Register 27$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R70h$  $Analog Register 28$  $RW$  $0h$  $$
$$clk_fwd2_direction_ring_lane$  $7$  $7$  $R70h$  $Analog Register 28$  $RW$  $1h$  $ANA_RSVD2_LANE[7:0]$
$$ipp_sllp_cur_sel_lane[2:0]$  $6$  $4$  $R70h$  $Analog Register 28$  $RW$  $2h$  $NA 3'h2$
$$align90_8g_en_lane$  $3$  $3$  $R70h$  $Analog Register 28$  $RW$  $0h$  $NA$
$$ipp_ffe_cur_sel_lane[2:0]$  $2$  $0$  $R70h$  $Analog Register 28$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R74h$  $Analog Register 29$  $RW$  $0h$  $$
$$eom_dll_freq_sel_lane[2]$  $7$  $7$  $R74h$  $Analog Register 29$  $RW$  $1h$  $ANA_RSVD1_LANE[7:0]$
$$dll_freq_sel_lane[2]$  $6$  $6$  $R74h$  $Analog Register 29$  $RW$  $1h$  $NA$
$$iptat_ffe_cur_sel_lane[2:0]$  $5$  $3$  $R74h$  $Analog Register 29$  $RW$  $4h$  $NA 3'h4$
$$iptat_sllp_cur_sel_lane[1:0]$  $2$  $1$  $R74h$  $Analog Register 29$  $RW$  $2h$  $NA 2'h2$
$$force_clk_direction_lcpll_lane$  $0$  $0$  $R74h$  $Analog Register 29$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R78h$  $Analog Register 30$  $RW$  $0h$  $$
$$txclk_nt_div_lane[4:0]$  $7$  $3$  $R78h$  $Analog Register 30$  $RW$  $1Eh$  $Ana_rsvd0_lane[7:0]$
$$txclk_nt_fix_div_en_lane$  $2$  $2$  $R78h$  $Analog Register 30$  $RW$  $0h$  $NA$
$$txclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R78h$  $Analog Register 30$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R7Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ana_rsvd8_lane[7:0]$  $7$  $0$  $R7Ch$  $Analog Register 31$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R80h$  $Analog Register 32$  $RW$  $0h$  $$
$$ana_rsvd9_lane[7:0]$  $7$  $0$  $R80h$  $Analog Register 32$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ffe_res1_sel_lane[3:0]$  $7$  $4$  $R200h$  $Analog Register 128$  $RW$  $6h$  $FFE 1st Stage Resistor Selection (changes DC Gain)$
$$ffe_cap1_sel_lane[3:0]$  $3$  $0$  $R200h$  $Analog Register 128$  $RW$  $Ch$  $FFE 1st Stage Cap Selection (changes Peak Gain)$
$$RESERVED$  $31$  $8$  $R204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ffe_res2_sel_o_lane[3:0]$  $7$  $4$  $R204h$  $Analog Register 129$  $RW$  $0h$  $FFE 2nd Stage Odd Path Resistor Selection (changes DC Gain)$
$$ffe_cap2_sel_o_lane[3:0]$  $3$  $0$  $R204h$  $Analog Register 129$  $RW$  $Fh$  $FFE 2nd Stage Odd Path Cap Selection (changes Peak Gain)$
$$RESERVED$  $31$  $8$  $R208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ffe_data_rate_lane[3:0]$  $7$  $4$  $R208h$  $Analog Register 130$  $RW$  $Fh$  $FFE Data Rate Selection$
$$pu_lb_lane$  $3$  $3$  $R208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable$
$$pu_lb_dly_lane$  $2$  $2$  $R208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable Delay$
$$lpbk_isel_lane[1:0]$  $1$  $0$  $R208h$  $Analog Register 130$  $RW$  $1h$  $Internal Loopback Current Selection At FFE Output$
$$RESERVED$  $31$  $8$  $R20Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$ffe_pulse_en_lane$  $7$  $7$  $R20Ch$  $Analog Register 131$  $RW$  $1h$  $Turn On Or Off Rx_accap Pulse Generator (reduces DCW Effect Of The HPF After Rx_ffe)$
$$ffe_pulse_div_lane[2:0]$  $6$  $4$  $R20Ch$  $Analog Register 131$  $RW$  $4h$  $Pulse Period Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$ffe_pw_sel_lane[1:0]$  $3$  $2$  $R20Ch$  $Analog Register 131$  $RW$  $1h$  $Pulse Width Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$sq_cal_pu_lane$  $1$  $1$  $R20Ch$  $Analog Register 131$  $RW$  $0h$  $Power Up SQ Calibration$
$$RESERVED$  $0$  $0$  $R20Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R210h$  $Analog Register 132$  $RW$  $0h$  $$
$$sq_ampbw_lane[1:0]$  $7$  $6$  $R210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Output Load Resistance$
$$sq_ampi_lane[1:0]$  $5$  $4$  $R210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Amplifier Tail Current$
$$sq_pkdetcap_lane[1:0]$  $3$  $2$  $R210h$  $Analog Register 132$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting$
$$sq_pkdeti_lane[1:0]$  $1$  $0$  $R210h$  $Analog Register 132$  $RW$  $0h$  $Squelch Peak Detector Capacitor Setting$
$$RESERVED$  $31$  $8$  $R214h$  $Analog Register 133$  $RW$  $0h$  $$
$$sq_refthr_lane[4:0]$  $7$  $3$  $R214h$  $Analog Register 133$  $RW$  $6h$  $Squelch Detector Threshold Setting Vpp Single Ended$
$$sq_thresh_cal_en_lane$  $2$  $2$  $R214h$  $Analog Register 133$  $RW$  $0h$  $SQ Threshold Calibration Enable$
$$intpr_lane[1:0]$  $1$  $0$  $R214h$  $Analog Register 133$  $RW$  $0h$  $Resistor Control Of PI.$
$$RESERVED$  $31$  $8$  $R218h$  $Analog Register 134$  $RW$  $0h$  $$
$$ssc_clk_en_lane$  $7$  $7$  $R218h$  $Analog Register 134$  $RW$  $0h$  $Control CKOUT_SSC Clock.$
$$reset_intp_ext_lane$  $6$  $6$  $R218h$  $Analog Register 134$  $RW$  $0h$  $Force The Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$dpherck_dly_sel_lane[1:0]$  $5$  $4$  $R218h$  $Analog Register 134$  $RW$  $1h$  $Control Hold Time Of DATA Inpterpolator$
$$clk_det_en_lane$  $3$  $3$  $R218h$  $Analog Register 134$  $RW$  $1h$  $Enable RX Data And EOM Clock Monitoring Circuit.$
$$eom_clk_en_lane$  $2$  $2$  $R218h$  $Analog Register 134$  $RW$  $0h$  $Enable EOM Clock$
$$pu_align90_lane$  $1$  $1$  $R218h$  $Analog Register 134$  $RW$  $1h$  $Power Control Phase Shifter$
$$rxdcc_en_dllclk_lane$  $0$  $0$  $R218h$  $Analog Register 134$  $RW$  $1h$  $Control DCC For DLL Clock$
$$RESERVED$  $31$  $8$  $R21Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$rxdcc_dllclk_lane[5:0]$  $7$  $2$  $R21Ch$  $Analog Register 135$  $RW$  $20h$  $Control Voltage DAC For DLL Clock DCC.$
$$rxdcc_hg_dllclk_lane$  $1$  $1$  $R21Ch$  $Analog Register 135$  $RW$  $0h$  $Control High Gain Setting For DLL Clock DCC$
$$rxdcc_en_dataclk_lane$  $0$  $0$  $R21Ch$  $Analog Register 135$  $RW$  $1h$  $Control DCC For DATA Clock$
$$RESERVED$  $31$  $8$  $R220h$  $Analog Register 136$  $RW$  $0h$  $$
$$rxdcc_dataclk_lane[5:0]$  $7$  $2$  $R220h$  $Analog Register 136$  $RW$  $20h$  $Control Voltage DAC For DATA Clock DCC.MSB Is A Sign Bit.$
$$rxdcc_hg_dataclk_lane$  $1$  $1$  $R220h$  $Analog Register 136$  $RW$  $0h$  $Control High Gain Setting For DATA Clock DCC$
$$trxdcc_cal_clk100khz_lane$  $0$  $0$  $R220h$  $Analog Register 136$  $RW$  $0h$  $Clock Used In DCC$
$$RESERVED$  $31$  $8$  $R224h$  $Analog Register 137$  $RW$  $0h$  $$
$$smplr_cal_en_dly_lane$  $7$  $7$  $R224h$  $Analog Register 137$  $RW$  $0h$  $Delayed Version Of Sampler Calibration Enable To Avoid Stress$
$$ofst_res_lane[1:0]$  $6$  $5$  $R224h$  $Analog Register 137$  $RW$  $0h$  $Changes The Sampler Offset Resolution Per Step$
$$pu_os_lane$  $4$  $4$  $R224h$  $Analog Register 137$  $RW$  $1h$  $Power Up Sampler Offset Circuits$
$$sel_edge_dly_lane[1:0]$  $3$  $2$  $R224h$  $Analog Register 137$  $RW$  $1h$  $Chagnes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$vicm_dfe_ctrl_lane[1:0]$  $1$  $0$  $R224h$  $Analog Register 137$  $RW$  $3h$  $Set The Cascode Bias Of DFE Current Steering Relative To VICM Of 2nd Stage FFE$
$$RESERVED$  $31$  $8$  $R228h$  $Analog Register 138$  $RW$  $0h$  $$
$$dtl_clk_speedup_lane[2:0]$  $7$  $5$  $R228h$  $Analog Register 138$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals. 100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.$
$$rx_speed_div_lane[2:0]$  $4$  $2$  $R228h$  $Analog Register 138$  $RW$  $0h$  $MSB RX_SPEED_DIV_LANE[2] Controls RX Clock Dividing Ratio; When Asserted, RX Clock Is Divided By 2 From PLL Clock. Lower 2 Bits RX_SPEED_DIV_LANE[1:0] Control Oversampling Ratio; 00b, 01b, 10b, And 11b Represent No Oversampling, 2X Oversampling, 4X Oversampling, And 8X Oversampling, Respectively. These Two Bits Control The Decimation Block. For 28G Default Data Rate, RX Clock Is Not Divided, And Decimation Is Passed Through, So The Default Is 000b.$
$$cdr_pattern_index_lane[1:0]$  $1$  $0$  $R228h$  $Analog Register 138$  $RW$  $1h$  $Indicates Desired 0->1 Or 1->0 Transition In The Pattern. 00 Means The Transition Is From A->b In "abcd" Pattern; 01 Means The Transition Is From B->c In "abcd", And 10 Means The Transition Is From C->d In "abcd".$
$$RESERVED$  $31$  $8$  $R22Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$cdr_pattern_lane[3:0]$  $7$  $4$  $R22Ch$  $Analog Register 139$  $RW$  $3h$  $Default Pattern$
$$reg_selmupi_lane[3:0]$  $3$  $0$  $R22Ch$  $Analog Register 139$  $RW$  $3h$  $Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.$
$$RESERVED$  $31$  $8$  $R230h$  $Analog Register 140$  $RW$  $0h$  $$
$$reg_selmupf_lane[3:0]$  $7$  $4$  $R230h$  $Analog Register 140$  $RW$  $4h$  $Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.$
$$demux2_sync_en_lane$  $3$  $3$  $R230h$  $Analog Register 140$  $RW$  $0h$  $When Asserted, Enables Synchronization Of Dividers In DEMUX2 Even If EOM Is Enabled. When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).$
$$forceud_en_lane$  $2$  $2$  $R230h$  $Analog Register 140$  $RW$  $0h$  $Force UP/DN Signal For DTL; Used For Testing Only$
$$forceud_lane$  $1$  $1$  $R230h$  $Analog Register 140$  $RW$  $0h$  $The UP/DN Signal Value To Be Forced.$
$$RESERVED$  $0$  $0$  $R230h$  $Analog Register 140$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R234h$  $Analog Register 141$  $RW$  $0h$  $$
$$dtl_dly_ctrl_lane[1:0]$  $7$  $6$  $R234h$  $Analog Register 141$  $RW$  $1h$  $DTL Timing Control$
$$reg_dtl_loop_freeze_lane$  $5$  $5$  $R234h$  $Analog Register 141$  $RW$  $0h$  $If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop. Floating!!!! NC_REG_DTL_LOOP_FREEZE_LANE$
$$reg_squelch_ploop_on_lane$  $4$  $4$  $R234h$  $Analog Register 141$  $RW$  $1h$  $When High, The Squelch Signal Will Only Freeze The Frequency Loop. The Phase Loop Will Keep Running And Tracking The Input Data. This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.$
$$reg_sq_det_lane$  $3$  $3$  $R234h$  $Analog Register 141$  $RW$  $1h$  $For Test Purpose, If It Is 1, It Is Used To OR With Sq_out$
$$reg_floop_en_lane$  $2$  $2$  $R234h$  $Analog Register 141$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$RESERVED$  $1$  $1$  $R234h$  $Analog Register 141$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R234h$  $Analog Register 141$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R238h$  $Analog Register 142$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R238h$  $Analog Register 142$  $RW$  $7h$  $Control Strength Of The RX Regulater$
$$rx_reg0p9_speed_track_clk_half_lane$  $4$  $4$  $R238h$  $Analog Register 142$  $RW$  $0h$  $Control Strength Of The RX Regulater$
$$rx_reg0p9_speed_track_data_lane[2:0]$  $3$  $1$  $R238h$  $Analog Register 142$  $RW$  $7h$  $Control Data Speed Voltage$
$$calen_vdda_rxsampler_lane$  $0$  $0$  $R238h$  $Analog Register 142$  $RW$  $0h$  $Calibration Enable Of Vdda_rxsampler$
$$RESERVED$  $31$  $8$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$calen_vdda_rxdataclk_lane$  $7$  $7$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxdataclk$
$$calen_vdda_rxeomclk_lane$  $6$  $6$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxeomclk$
$$calen_vdda_txclk_lane$  $5$  $5$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txclk$
$$calen_vdda_txdata_lane$  $4$  $4$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txdata$
$$calen_vdda_txpre_lane$  $3$  $3$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txpre$
$$RESERVED$  $2$  $2$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R23Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R240h$  $Analog Register 144$  $RW$  $0h$  $$
$$tximp_tunep_lane[3:0]$  $7$  $4$  $R240h$  $Analog Register 144$  $RW$  $7h$  $TX Impedance Setting For PMOS Side, Default ~45ohm Without Tcoil$
$$tximp_tunen_lane[3:0]$  $3$  $0$  $R240h$  $Analog Register 144$  $RW$  $8h$  $TX Impedance Setting For NMOS Side, Default ~45ohm Without Tcoil$
$$RESERVED$  $31$  $8$  $R244h$  $Analog Register 145$  $RW$  $0h$  $$
$$tx_tdtap_sel_lane$  $7$  $7$  $R244h$  $Analog Register 145$  $RW$  $0h$  $Tap Selection For TX Timing Calibration Function. 0: Used For Tx Timing Calibration With Forced Data Pattern. 1: Used For Continuous Tx Timing Calibration (real Time).$
$$local_ana_tx2rx_lpbk_en_lane$  $6$  $6$  $R244h$  $Analog Register 145$  $RW$  $0h$  $Tx To RX Loopback Enable$
$$tsen_sel_lane$  $5$  $5$  $R244h$  $Analog Register 145$  $RW$  $0h$  $Temperature Sensor Selection$
$$slc_en_force_lane$  $4$  $4$  $R244h$  $Analog Register 145$  $RW$  $0h$  $0: SLC_EN[6] Is Or Funciton; 1: SLC_EN[6] Is From Register SLC_EN_LANE[6]$
$$RESERVED$  $3$  $3$  $R244h$  $Analog Register 145$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R244h$  $Analog Register 145$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R244h$  $Analog Register 145$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R244h$  $Analog Register 145$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R248h$  $Analog Register 146$  $RW$  $0h$  $$
$$slc_en_lane[6:0]$  $7$  $1$  $R248h$  $Analog Register 146$  $RW$  $3Fh$  $Enable Each Slice Inside Tx Drvier. Slice 7 Is For Emphasis And Timing Tracking.$
$$txdcc_en_lane$  $0$  $0$  $R248h$  $Analog Register 146$  $RW$  $1h$  $Enable TX DCC.$
$$RESERVED$  $31$  $8$  $R24Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$txdcccal_en_lane$  $7$  $7$  $R24Ch$  $Analog Register 147$  $RW$  $0h$  $Enable TX DCC Calibration.$
$$txdcc_cnt_lane[5:0]$  $6$  $1$  $R24Ch$  $Analog Register 147$  $RW$  $20h$  $TX DCC Dac Setting.$
$$tx_impcal_bot_lane$  $0$  $0$  $R24Ch$  $Analog Register 147$  $RW$  $0h$  $Control Signal In TX Impedance Calibration. 1: Calibrate The Impedance Of NMOS (bottom) Branches. 0: Calibrate The Impedance Of PMOS (Top) Branches$
$$RESERVED$  $31$  $8$  $R250h$  $Analog Register 148$  $RW$  $0h$  $$
$$txdcc_hg_lane$  $7$  $7$  $R250h$  $Analog Register 148$  $RW$  $0h$  $Enable High Gain TX DCC When TX DCC Is Enabled.$
$$rcal_2nd_en_lane$  $6$  $6$  $R250h$  $Analog Register 148$  $RW$  $0h$  $Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.$
$$hiz_hold_cur_lane[1:0]$  $5$  $4$  $R250h$  $Analog Register 148$  $RW$  $0h$  $TX Common Mode Voltage Holding Current During TX Hiz Idle.$
$$txdetrx_vth_lane[1:0]$  $3$  $2$  $R250h$  $Analog Register 148$  $RW$  $0h$  $TXDETRX Threshold Voltage Select$
$$txdetrx_imp_lane[1:0]$  $1$  $0$  $R250h$  $Analog Register 148$  $RW$  $0h$  $Set TX Impedance When TXDETRX_START Is Enabled.$
$$RESERVED$  $31$  $8$  $R254h$  $Analog Register 149$  $RW$  $0h$  $$
$$tx_impcal_en_lane$  $7$  $7$  $R254h$  $Analog Register 149$  $RW$  $0h$  $Enable TX Impedance Calibration.$
$$tx_impcal_side_lane$  $6$  $6$  $R254h$  $Analog Register 149$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) .Because For Each Time, Only Half Of The PMOS Branches (or NMOS Branches) Will Be Used During Calibartion.$
$$tximp_tunep0_lane[2:0]$  $5$  $3$  $R254h$  $Analog Register 149$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$tximp_tunen0_lane[2:0]$  $2$  $0$  $R254h$  $Analog Register 149$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$RESERVED$  $31$  $8$  $R258h$  $Analog Register 150$  $RW$  $0h$  $$
$$clk_direction_refclk_lane$  $7$  $7$  $R258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For Reference Clock$
$$clk_direction_lcpll_lane$  $6$  $6$  $R258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For LCPLL Clock$
$$clk_direction_ringpll_lane$  $5$  $5$  $R258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For RINGPLL Clock$
$$rx_ck_sel_lane$  $4$  $4$  $R258h$  $Analog Register 150$  $RW$  $0h$  $RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$tx_ck_sel_lane$  $3$  $3$  $R258h$  $Analog Register 150$  $RW$  $0h$  $TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$tx_speed_div_lane[2:0]$  $2$  $0$  $R258h$  $Analog Register 150$  $RW$  $0h$  $TX Speed Divider Control$
$$RESERVED$  $31$  $8$  $R25Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$txdcccal_pdiv_cnt_lane[5:0]$  $7$  $2$  $R25Ch$  $Analog Register 151$  $RW$  $20h$  $TX Post Divider Duty Cycle Correction$
$$txdcccal_pdiv_en_lane$  $1$  $1$  $R25Ch$  $Analog Register 151$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$RESERVED$  $0$  $0$  $R25Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R260h$  $Analog Register 152$  $RW$  $0h$  $$
$$demux2_clk_dly_en_lane$  $7$  $7$  $R260h$  $Analog Register 152$  $RW$  $1h$  $Ana_rsvd7_lane[7:0]$
$$unused_1_lane$  $6$  $6$  $R260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$rxclk_25m_fix_div_en_lane$  $5$  $5$  $R260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$clk_bkwd2_direction_lcpll_lane$  $4$  $4$  $R260h$  $Analog Register 152$  $RW$  $1h$  $NA$
$$rxclk_nt_fix_div_en_lane$  $3$  $3$  $R260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$rxclk_25m_ctrl_lane[1:0]$  $2$  $1$  $R260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$rxclk_25m_div1p5_en_lane$  $0$  $0$  $R260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R264h$  $Analog Register 153$  $RW$  $0h$  $$
$$clk_fwd2_direction_lcpll_lane$  $7$  $7$  $R264h$  $Analog Register 153$  $RW$  $1h$  $ANA_RSVD6_LANE[7:0]$
$$rxclk_25m_div_reset_lane$  $6$  $6$  $R264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rx_pulse_shortb_lane$  $5$  $5$  $R264h$  $Analog Register 153$  $RW$  $1h$  $NA$
$$clk_rxaccap_sel_lane[1:0]$  $4$  $3$  $R264h$  $Analog Register 153$  $RW$  $2h$  $NA$
$$rx_pulse_ckfw_lane$  $2$  $2$  $R264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rxclk_nt_div_reset_lane$  $1$  $1$  $R264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rxclk_2x_en_lane$  $0$  $0$  $R264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R268h$  $Analog Register 154$  $RW$  $0h$  $$
$$rxclk_25m_div_lane[7:0]$  $7$  $0$  $R268h$  $Analog Register 154$  $RW$  $F0h$  $Ana_rsvd5_lane[7:0]$
$$RESERVED$  $31$  $8$  $R26Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$rxclk_nt_div_lane[4:0]$  $7$  $3$  $R26Ch$  $Analog Register 155$  $RW$  $1Eh$  $Ana_rsvd4_lane[7:0]$
$$txclk_nt_div_reset_lane$  $2$  $2$  $R26Ch$  $Analog Register 155$  $RW$  $0h$  $NA$
$$rxclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R26Ch$  $Analog Register 155$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R270h$  $Analog Register 156$  $RW$  $0h$  $$
$$ana_rsvda_lane[7:0]$  $7$  $0$  $R270h$  $Analog Register 156$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R274h$  $Analog Register 157$  $RW$  $0h$  $$
$$ana_rsvdb_lane[7:0]$  $7$  $0$  $R274h$  $Analog Register 157$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_d_e_lane[5:0]$  $5$  $0$  $R400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F0 For Even Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit.$
$$RESERVED$  $31$  $8$  $R404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_s_e_lane[5:0]$  $5$  $0$  $R404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F0 For Even Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit.$
$$RESERVED$  $31$  $8$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_sign_e_lane$  $4$  $4$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$dfe_f1_pos_e_lane[3:0]$  $3$  $0$  $R408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers$
$$RESERVED$  $31$  $8$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_neg_e_lane[3:0]$  $3$  $0$  $R40Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$RESERVED$  $31$  $8$  $R410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_d_e_lane[5:0]$  $5$  $0$  $R410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F2 For Even F1P Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_d_e_lane[5:0]$  $5$  $0$  $R414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F2 For Even F1N Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_s_e_lane[5:0]$  $5$  $0$  $R418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F2 For Even F1P Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R41Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R41Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R41Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_s_e_lane[5:0]$  $5$  $0$  $R41Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F2 For Even F1N Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_d_e_lane[4:0]$  $4$  $0$  $R420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F3 For Even F1P Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_d_e_lane[4:0]$  $4$  $0$  $R424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F3 For Even F1N Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_s_e_lane[4:0]$  $4$  $0$  $R428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F3 For Even F1P Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R42Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R42Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R42Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R42Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_s_e_lane[4:0]$  $4$  $0$  $R42Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F3 For Even F1N Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f4_e_lane[5:0]$  $5$  $0$  $R430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F4 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f5_e_lane[5:0]$  $5$  $0$  $R434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F5 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f6_e_lane[5:0]$  $5$  $0$  $R438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F6 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R43Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R43Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R43Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R43Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f7_e_lane[4:0]$  $4$  $0$  $R43Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F7 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f8_e_lane[4:0]$  $4$  $0$  $R440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F8 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f9_e_lane[4:0]$  $4$  $0$  $R444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F9 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f10_e_lane[4:0]$  $4$  $0$  $R448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F10 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R44Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R44Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R44Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R44Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f11_e_lane[4:0]$  $4$  $0$  $R44Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F11 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f12_e_lane[4:0]$  $4$  $0$  $R450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F12 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f13_e_lane[4:0]$  $4$  $0$  $R454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F13 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f14_e_lane[4:0]$  $4$  $0$  $R458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F14 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R45Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R45Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R45Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R45Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f15_e_lane[4:0]$  $4$  $0$  $R45Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F15 For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff1_e_lane[5:0]$  $5$  $0$  $R460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls First Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff2_e_lane[5:0]$  $5$  $0$  $R464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Second Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff3_e_lane[5:0]$  $5$  $0$  $R468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Third Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R46Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R46Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R46Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff4_e_lane[5:0]$  $5$  $0$  $R46Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Fourth Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff5_e_lane[5:0]$  $5$  $0$  $R470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Fifth Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff6_e_lane[5:0]$  $5$  $0$  $R474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Sixth Floating Tap For Even Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_d_e_lane$  $5$  $5$  $R478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ofst_f1p_pos_d_e_lane[4:0]$  $4$  $0$  $R478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R47Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R47Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R47Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R47Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_d_e_lane[4:0]$  $4$  $0$  $R47Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_d_e_lane$  $5$  $5$  $R480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ofst_f1n_pos_d_e_lane[4:0]$  $4$  $0$  $R480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Data Sampler$
$$RESERVED$  $31$  $8$  $R484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_d_e_lane[4:0]$  $4$  $0$  $R484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_s_e_lane$  $5$  $5$  $R488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ofst_f1p_pos_s_e_lane[4:0]$  $4$  $0$  $R488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Slicer Sampler$
$$RESERVED$  $31$  $8$  $R48Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R48Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R48Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R48Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_s_e_lane[4:0]$  $4$  $0$  $R48Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_s_e_lane$  $5$  $5$  $R490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ofst_f1n_pos_s_e_lane[4:0]$  $4$  $0$  $R490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Slicer Sample$
$$RESERVED$  $31$  $8$  $R494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_s_e_lane[4:0]$  $4$  $0$  $R494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_sign_e_lane$  $5$  $5$  $R498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ofst_edge_pos_e_lane[4:0]$  $4$  $0$  $R498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even Edge Sampler$
$$RESERVED$  $31$  $8$  $R49Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R49Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R49Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R49Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_neg_e_lane[4:0]$  $4$  $0$  $R49Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_d_o_lane[5:0]$  $5$  $0$  $R800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F0 For Odd Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit.$
$$RESERVED$  $31$  $8$  $R804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_s_o_lane[5:0]$  $5$  $0$  $R804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F0 For Odd Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit.$
$$RESERVED$  $31$  $8$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_sign_o_lane$  $4$  $4$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$dfe_f1_pos_o_lane[3:0]$  $3$  $0$  $R808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0]$
$$RESERVED$  $31$  $8$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_neg_o_lane[3:0]$  $3$  $0$  $R80Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$RESERVED$  $31$  $8$  $R810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_d_o_lane[5:0]$  $5$  $0$  $R810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_d_o_lane[5:0]$  $5$  $0$  $R814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_s_o_lane[5:0]$  $5$  $0$  $R818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R81Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R81Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R81Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_s_o_lane[5:0]$  $5$  $0$  $R81Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_d_o_lane[4:0]$  $4$  $0$  $R820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_d_o_lane[4:0]$  $4$  $0$  $R824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Data Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_s_o_lane[4:0]$  $4$  $0$  $R828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R82Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R82Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R82Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R82Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_s_o_lane[4:0]$  $4$  $0$  $R82Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Slicer Sampler. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f4_o_lane[5:0]$  $5$  $0$  $R830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F4 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f5_o_lane[5:0]$  $5$  $0$  $R834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F5 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f6_o_lane[5:0]$  $5$  $0$  $R838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F6 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R83Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R83Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R83Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R83Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f7_o_lane[4:0]$  $4$  $0$  $R83Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F7 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f8_o_lane[4:0]$  $4$  $0$  $R840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F8 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f9_o_lane[4:0]$  $4$  $0$  $R844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F9 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f10_o_lane[4:0]$  $4$  $0$  $R848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F10 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R84Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R84Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R84Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R84Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f11_o_lane[4:0]$  $4$  $0$  $R84Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F11 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f12_o_lane[4:0]$  $4$  $0$  $R850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F12 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f13_o_lane[4:0]$  $4$  $0$  $R854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F13 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f14_o_lane[4:0]$  $4$  $0$  $R858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F14 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R85Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R85Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R85Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R85Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f15_o_lane[4:0]$  $4$  $0$  $R85Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F15 For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff1_o_lane[5:0]$  $5$  $0$  $R860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls First Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff2_o_lane[5:0]$  $5$  $0$  $R864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Second Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff3_o_lane[5:0]$  $5$  $0$  $R868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Third Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R86Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R86Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R86Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff4_o_lane[5:0]$  $5$  $0$  $R86Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fourth Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff5_o_lane[5:0]$  $5$  $0$  $R870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fifth Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff6_o_lane[5:0]$  $5$  $0$  $R874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Sixth Floating Tap For Odd Path. MSB Is Sign$
$$RESERVED$  $31$  $8$  $R878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_d_o_lane$  $5$  $5$  $R878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ofst_f1p_pos_d_o_lane[4:0]$  $4$  $0$  $R878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Data Sampler$
$$RESERVED$  $31$  $8$  $R87Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R87Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R87Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R87Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_d_o_lane[4:0]$  $4$  $0$  $R87Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_d_o_lane$  $5$  $5$  $R880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ofst_f1n_pos_d_o_lane[4:0]$  $4$  $0$  $R880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Data Sampler$
$$RESERVED$  $31$  $8$  $R884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_d_o_lane[4:0]$  $4$  $0$  $R884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_s_o_lane$  $5$  $5$  $R888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ofst_f1p_pos_s_o_lane[4:0]$  $4$  $0$  $R888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Slicer Sampler$
$$RESERVED$  $31$  $8$  $R88Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R88Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R88Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R88Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_s_o_lane[4:0]$  $4$  $0$  $R88Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_s_o_lane$  $5$  $5$  $R890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ofst_f1n_pos_s_o_lane[4:0]$  $4$  $0$  $R890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Slicer Sampler$
$$RESERVED$  $31$  $8$  $R894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_s_o_lane[4:0]$  $4$  $0$  $R894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_sign_o_lane$  $5$  $5$  $R898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ofst_edge_pos_o_lane[4:0]$  $4$  $0$  $R898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd Edge Sampler$
$$RESERVED$  $31$  $8$  $R89Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R89Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R89Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R89Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_neg_o_lane[4:0]$  $4$  $0$  $R89Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$RESERVED$  $31$  $8$  $R1000h$  $Analog Register 128$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_ring_lane$  $7$  $7$  $R1000h$  $Analog Register 128$  $RW$  $0h$  $PFD Pulse Width Delay$
$$pll_refdiv_ring_lane[3:0]$  $6$  $3$  $R1000h$  $Analog Register 128$  $RW$  $1h$  $Ring PLL Reference Divider Ratio$
$$pll_fbdiv_ring_lane[9:8]$  $2$  $1$  $R1000h$  $Analog Register 128$  $RW$  $0h$  $Ring PLL Feedback Divider Ratio$
$$vddvco_vth_12nm_sel_lane$  $0$  $0$  $R1000h$  $Analog Register 128$  $RW$  $0h$  $VDDVCO Voltage Threshold Selection$
$$RESERVED$  $31$  $8$  $R1004h$  $Analog Register 129$  $RW$  $0h$  $$
$$pll_fbdiv_ring_lane[7:0]$  $7$  $0$  $R1004h$  $Analog Register 129$  $RW$  $28h$  $Ring PLL Feedback Divider Ratio$
$$RESERVED$  $31$  $8$  $R1008h$  $Analog Register 130$  $RW$  $0h$  $$
$$icp_ring_lane[3:0]$  $7$  $4$  $R1008h$  $Analog Register 130$  $RW$  $Fh$  $Charge Pump Current Ring PLL$
$$pll_lpf_r1_sel_ring_lane[2:0]$  $3$  $1$  $R1008h$  $Analog Register 130$  $RW$  $1h$  $Ring PLL Loop Filter Resistor$
$$pll_sllp_dac1p2x_en_ring_lane$  $0$  $0$  $R1008h$  $Analog Register 130$  $RW$  $1h$  $Ring PLL Slow Loop DAC Step Size Enable$
$$RESERVED$  $31$  $8$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_lane[1:0]$  $7$  $6$  $R100Ch$  $Analog Register 131$  $RW$  $2h$  $Ring PLL Loop Filter C1 Cap$
$$pll_lpf_c2_sel_ring_lane[1:0]$  $5$  $4$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $Ring PLL Loop Filter C2 Cap$
$$unused1_rpll_lane$  $3$  $3$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $Unused$
$$tp_lanepll_en_lane$  $2$  $2$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $Ring PLL TP Enable$
$$tx_intpreset_ext_ring_lane$  $1$  $1$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $Ring PLL PI External Reset Enable$
$$sel_vthvco_ring_lane$  $0$  $0$  $R100Ch$  $Analog Register 131$  $RW$  $0h$  $Ring PLL VCO Threshold Selection$
$$RESERVED$  $31$  $8$  $R1010h$  $Analog Register 132$  $RW$  $0h$  $$
$$pll_speed_ring_lane[4:0]$  $7$  $3$  $R1010h$  $Analog Register 132$  $RW$  $Eh$  $Ring PLL Speed Selection$
$$pll_band_sel_ring_lane$  $2$  $2$  $R1010h$  $Analog Register 132$  $RW$  $0h$  $Ring PLL Frequency Band Selection$
$$pll_sllp_dac_bypass_en_ring_lane$  $1$  $1$  $R1010h$  $Analog Register 132$  $RW$  $0h$  $Ring PLL Slow Loop DAC Bypass Enable$
$$pll_sllp_dis_ring_lane$  $0$  $0$  $R1010h$  $Analog Register 132$  $RW$  $0h$  $Ring PLL Slow Loop Disable$
$$RESERVED$  $31$  $8$  $R1014h$  $Analog Register 133$  $RW$  $0h$  $$
$$pll_pwexp_dis_ring_lane$  $7$  $7$  $R1014h$  $Analog Register 133$  $RW$  $0h$  $Ring PLL Feedback Divider Pulse Width Extention Disable$
$$pll_sllp_dac_valid_ring_lane$  $6$  $6$  $R1014h$  $Analog Register 133$  $RW$  $0h$  $Ring PLL Slow Loop DAC Valid$
$$pll_sllp_dac_range_shift_ring_lane[1:0]$  $5$  $4$  $R1014h$  $Analog Register 133$  $RW$  $2h$  $Ring PLL Slow Loop DAC Range Selection$
$$pll_sllp_dac_coarse_ring_lane[3:0]$  $3$  $0$  $R1014h$  $Analog Register 133$  $RW$  $6h$  $Ring PLL Slow Loop DAC Coarse Code$
$$RESERVED$  $31$  $8$  $R1018h$  $Analog Register 134$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring_lane[10:8]$  $7$  $5$  $R1018h$  $Analog Register 134$  $RW$  $4h$  $Ring PLL Slow Loop DAC Fine Code$
$$test_lanepll_lane[4:0]$  $4$  $0$  $R1018h$  $Analog Register 134$  $RW$  $0h$  $LANE RPLL TP Test Bus Control$
$$RESERVED$  $31$  $8$  $R101Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring_lane[7:0]$  $7$  $0$  $R101Ch$  $Analog Register 135$  $RW$  $0h$  $Ring PLL Slow Loop DAC Fine Code$
$$RESERVED$  $31$  $8$  $R1020h$  $Analog Register 136$  $RW$  $0h$  $$
$$pll_cal_en_ring_lane$  $7$  $7$  $R1020h$  $Analog Register 136$  $RW$  $0h$  $Ring PLL Calibration Enable$
$$pll_shrtr_ring_lane$  $6$  $6$  $R1020h$  $Analog Register 136$  $RW$  $0h$  $Ring PLL Resistor Short Enable$
$$intpr_rpll_lane[1:0]$  $5$  $4$  $R1020h$  $Analog Register 136$  $RW$  $0h$  $Ring PLL Phase Resistor Selection$
$$dpherck_dly_sel_ring_lane[1:0]$  $3$  $2$  $R1020h$  $Analog Register 136$  $RW$  $1h$  $Ring PLL Dpher Code Delay Selection$
$$ssc_clk_en_ring_lane$  $1$  $1$  $R1020h$  $Analog Register 136$  $RW$  $1h$  $Ring PLL SSC Clock Enable$
$$clk_det_en_ring_lane$  $0$  $0$  $R1020h$  $Analog Register 136$  $RW$  $1h$  $Ring PLL Clock Detection Enable$
$$RESERVED$  $31$  $8$  $R1024h$  $Analog Register 137$  $RW$  $0h$  $$
$$ana_rsvda_rpll_lane[7:0]$  $7$  $0$  $R1024h$  $Analog Register 137$  $RW$  $F0h$  $Reserved Registers A RPLL$
$$RESERVED$  $31$  $8$  $R1028h$  $Analog Register 138$  $RW$  $0h$  $$
$$ana_rsvdb_rpll_lane[7:0]$  $7$  $0$  $R1028h$  $Analog Register 138$  $RW$  $F0h$  $Reserved Registers B RPLL$
$$RESERVED$  $31$  $8$  $R102Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$ana_rsvdc_rpll_lane[7:0]$  $7$  $0$  $R102Ch$  $Analog Register 139$  $RW$  $F0h$  $Reserved Registers C RPLL$
$$RESERVED$  $31$  $8$  $R1030h$  $Analog Register 140$  $RW$  $0h$  $$
$$ana_rsvdd_rpll_lane[7:0]$  $7$  $0$  $R1030h$  $Analog Register 140$  $RW$  $F0h$  $Reserved Registers D RPLL$
$$RESERVED$  $31$  $8$  $R1034h$  $Analog Register 141$  $RW$  $0h$  $$
$$ana_rsvde_rpll_lane[7:0]$  $7$  $0$  $R1034h$  $Analog Register 141$  $RW$  $F0h$  $Reserved Registers E RPLL$
$$RESERVED$  $31$  $8$  $R1038h$  $Analog Register 142$  $RW$  $0h$  $$
$$ana_rsvdf_rpll_lane[7:0]$  $7$  $0$  $R1038h$  $Analog Register 142$  $RW$  $F0h$  $Reserved Registers F RPLL$
$$RESERVED$  $31$  $8$  $R103Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ana_rsvdg_rpll_lane[7:0]$  $7$  $0$  $R103Ch$  $Analog Register 143$  $RW$  $F0h$  $Reserved Registers G RPLL$
$$ana_pu_tx_force_lane$  $31$  $31$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx internal&#xd;&#xa;0: controlled by internal logic. PU_TX is gated by PU_PLL.&#xd;&#xa;1: use register ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX. internal&#xd;&#xa;Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$beacon_en_dly_num_lane[2:0]$  $29$  $27$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $5h$  $Beacon Enable Delay Number internal&#xd;&#xa;Beacon enable delay signal is the delayed version of beacon enable. This register set the delay number. The unit is the beacon in signal cycle.$
$$ana_tx_idle_force_lane$  $26$  $26$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force. internal&#xd;&#xa;This bit forces tx_idle to use the register settings instead of the internal logic result.$
$$tx_drv_idle_cal_dis_lane$  $25$  $25$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Transmitter Driver Idle Calibration Disable. internal&#xd;&#xa;0: IDLE is 1 during power up sequence.&#xd;&#xa;1: IDLE is controlled by input PIN_TX_IDLE during power up sequence$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.&#xd;&#xa;0: Driver is not at common mode voltage, such as transmitting data&#xd;&#xa;1: Driver is at common mode voltage&#xd;&#xa;The common mode voltage varies by the transmitter amplitude setting.$
$$ANA_IDLE_SYNC_EN_LANE$  $23$  $23$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable&#xd;&#xa;0: Analog part does not latch IDLE from digital part&#xd;&#xa;1: Analog part latches IDLE if PU_TX=1, PU_PLL=1$
$$ana_idle_sync_en_force_lane$  $22$  $22$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable Force internal&#xd;&#xa;Force idle sync enable value.&#xd;&#xa;0: Do not force idle_sync_en&#xd;&#xa;1: Force idle _sync_en value to register IDLE_SYNC_EN$
$$RESERVED$  $21$  $21$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R2000h$  $Power Control Tx Lane Register 1$  $R$  $0h$  $PLL Ready Tx Read&#xd;&#xa;Register read out value of PHY output port PIN_PLL_READY_TX$
$$RESERVED$  $19$  $19$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx internal&#xd;&#xa;PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$txdetrx_out_src_sel_lane$  $17$  $17$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX-DETECT-RX Output Source Select internal&#xd;&#xa;0: TX-Detect-RX is latched&#xd;&#xa;1: sel TXDETRX_OUT direct from analog$
$$ana_txdetrx_en_lane$  $16$  $16$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Detect Rx Enable internal&#xd;&#xa;Power-on signal for rx detection. This bit must follow power control or speed change sequence and it is controlled by firmware.&#xd;&#xa;0: TXDETRX module is not powered ON&#xd;&#xa;1: Power on TXDETRX module$
$$ana_txdetrx_start_lane$  $15$  $15$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Detect Rx Start internal&#xd;&#xa;Rising edge triggers rx termination detection procedure. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pin_txdetrx_valid_lane$  $14$  $14$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Detect RX Result Is Valud. internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$txdetrx_sampling_point_lane[2:0]$  $13$  $11$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $TX-Detect-RX Sampling Point. internal&#xd;&#xa;Sets the TX-Detect-RX sampling delay.&#xd;&#xa;Samping delay is this register value plus one us.$
$$txdetrx_sampling_point_dbg_lane$  $10$  $10$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Select Debug Mode For Txdetrx Sampling Point internal&#xd;&#xa;0: follow the setting of txdetrx_sampling_point[1:0]&#xd;&#xa;1: sample at 100us$
$$p2_state_lane$  $9$  $9$  $R2000h$  $Power Control Tx Lane Register 1$  $R$  $0h$  $P2 Power State internal&#xd;&#xa;Indicate current state is P2 or not$
$$ana_beacon_en_dly_lane$  $8$  $8$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Mode Enable Delay internal$
$$ana_beacon_en_force_lane$  $7$  $7$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force ANA_BEACON_EN To Use Register Value internal&#xd;&#xa;0: controlled by logic&#xd;&#xa;1: use register ana_beacon_en value$
$$ana_beacon_en_lane$  $6$  $6$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Mode Enable internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$BEACON_EN_DELAY_LANE[1:0]$  $5$  $4$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Enable Delay&#xd;&#xa;Delay ANA_TX_BEACON_EN signal to cover TXP/TXN garbage.&#xd;&#xa;Because there could be a gap between IDLE and TX_BEACON_EN signal in analog side. There are some garbage after the falling edge of TX_BEACON_EN. This register delay TX_BEACON_EN is used to cover the cap with IDLE.&#xd;&#xa;2'b00: 0 MCU clock period delay.&#xd;&#xa;2'b01: 3 MCU clock period delay.&#xd;&#xa;2'b10: 6 MCU clock period delay.&#xd;&#xa;2'b11: 9 MCU clock period delay.$
$$beacon_in_fm_pin_lane$  $3$  $3$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Data From Pin internal&#xd;&#xa;0: beacon_in comes from internal generated 25MHz.&#xd;&#xa;1: Beacon_in comes from PIN_TX_ACJTAG_IN$
$$txdetrx_out_lane$  $2$  $2$  $R2000h$  $Power Control Tx Lane Register 1$  $R$  $0h$  $TX-Detect-RX Out internal&#xd;&#xa;If txdetrx_out_src_sel =0, this is latch output of analog Tx detect Rx out. If 0, this is unlatch signal.$
$$txdetrx_sample_done_lane$  $1$  $1$  $R2000h$  $Power Control Tx Lane Register 1$  $R$  $0h$  $TX-Detect-RX Sampling Is Done. internal&#xd;&#xa;TX-Detect-RX sampling is done. This is used for Firmware in TX-Detect-Rx sequence.$
$$RESERVED$  $0$  $0$  $R2000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ana_tx_idle_hiz_en_lane$  $31$  $31$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX Idle Hiz Enable internal&#xd;&#xa;Tx high-Z idle enable. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$ana_tx_less_cur_idle_lane$  $30$  $30$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $TX Less Current Idle internal&#xd;&#xa;Tx less current idle enable. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN PU_PLL Value Read internal$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN PU_TX Value Read internal$
$$pin_tx_idle_hiz_rd_lane$  $27$  $27$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN TX_IDLE_HIZ Value Read internal$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN TX_IDLE Value Read internal$
$$pin_tx_vcmhold_en_rd_lane$  $25$  $25$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN TX Common Mode Voltage Enable Value Read internal$
$$pin_txdetrx_en_rd_lane$  $24$  $24$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN TX-DETECT-RX Enable Value Read internal$
$$pin_tx_acjtag_en_rd_lane$  $23$  $23$  $R2004h$  $Power Control Tx Lane Register 2$  $R$  $0h$  $PIN BEACON Enable Value Read internal$
$$ana_tx_txclk_sync_en_lane$  $22$  $22$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Clock Sync Enable internal&#xd;&#xa;This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RESERVED$  $21$  $21$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_pu_drvreg_lane$  $20$  $20$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $1h$  $Analog Power Up Driver Regulator internal$
$$RESERVED$  $19$  $19$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$phy_gen_tx_lane[4:0]$  $4$  $0$  $R2004h$  $Power Control Tx Lane Register 2$  $RW$  $9h$  $PHY Tx Speed Generation internal&#xd;&#xa;Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;ENUM SATA mode:&#xd;&#xa;0h: 1.5 Gbps&#xd;&#xa;1h: 3 Gbps&#xd;&#xa;2h: 6 Gbps&#xd;&#xa;ENUM SAS mode:&#xd;&#xa;0h: 1.5 Gbps&#xd;&#xa;1h: 3 Gbps&#xd;&#xa;2h: 6 Gbps&#xd;&#xa;3h: 12 Gbps&#xd;&#xa;4h: 22.5 Gbps&#xd;&#xa;ENUM PCIE mode:&#xd;&#xa;0h: 2.5 Gbps&#xd;&#xa;1h: 5 Gbps&#xd;&#xa;2h: 8 Gbps&#xd;&#xa;3h: 16 Gbps&#xd;&#xa;USB3 mode:&#xd;&#xa;1h: 5 Gbps&#xd;&#xa;2h: 10 Gbps&#xd;&#xa;ENUM SerDes mode:&#xd;&#xa;0h: 1.25 Gbps&#xd;&#xa;1h: 3.125 Gbps&#xd;&#xa;2h: 5.15625 Gbps&#xd;&#xa;3h: 6.25 Gbps&#xd;&#xa;4h: 10.3125 Gbps&#xd;&#xa;5h: 12.1875 Gbps&#xd;&#xa;6h: 12.5 Gbps&#xd;&#xa;7h: 25.78125 Gbps&#xd;&#xa;8h: 27.5 Gbps&#xd;&#xa;9h: 28.125 Gbps&#xd;&#xa;Ch: 2.5 Gbps&#xd;&#xa;Dh: 20.625(Lc) Gbps&#xd;&#xa;Eh: 20.625(Ring) Gbps&#xd;&#xa;Fh: 10 Gbps&#xd;&#xa;10h: 26.5625 Gbps&#xd;&#xa;11h: 5 Gbps&#xd;&#xa;12h: 2.578125 Gbps$
$$RESERVED$  $31$  $28$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$phy_gen_tx_fm_reg_lane$  $27$  $27$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register internal$
$$power_state_p2_lane$  $26$  $26$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $P2 Power State internal&#xd;&#xa;Set value of power_state_p2 when register power_state_p2_fm_reg is 1 or in isolation/scan mode.$
$$power_state_p2_fm_reg_lane$  $25$  $25$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Power_state_p2 From Register internal$
$$papta_train_enable_lane$  $24$  $24$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $PAPTA Transmitter Train Enable internal&#xd;&#xa;1'b0: The local PHY ceases any transmitter adaptation processes currently in progress.&#xd;&#xa;1'b1: The local PHY is beginning its PAPTA transmitter adaptation processes.$
$$papta_train_enable_fm_reg_lane$  $23$  $23$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Papta_train_enable_lane From Register internal$
$$remote_ctrl_field_reset_lane[3:0]$  $22$  $19$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset internal&#xd;&#xa;Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.$
$$remote_ctrl_field_reset_fm_reg_lane$  $18$  $18$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register internal$
$$RESERVED$  $17$  $12$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_ctrl_field_fm_reg_lane$  $11$  $11$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register internal$
$$RESERVED$  $10$  $5$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_status_field_fm_reg_lane$  $4$  $4$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field From Register internal$
$$pu_pll_lane$  $3$  $3$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll internal&#xd;&#xa;Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.$
$$pu_pll_fm_reg_lane$  $2$  $2$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register internal$
$$pu_tx_lane$  $1$  $1$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx internal&#xd;&#xa;Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.$
$$pu_tx_fm_reg_lane$  $0$  $0$  $R2008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_tx From Register internal$
$$gpi_lane[7:0]$  $31$  $24$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI internal&#xd;&#xa;Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.$
$$gpi_fm_reg_lane$  $23$  $23$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register internal$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input internal&#xd;&#xa;Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register internal$
$$tx_deemph_lane[1:0]$  $5$  $4$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx De-emphasis internal&#xd;&#xa;Set value of tx_deemph when register tx_deemph_fm_reg is 1 or in isolation/scan mode.$
$$tx_deemph_fm_reg_lane$  $3$  $3$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Tx_deemph From Register internal$
$$SSC_EN_LANE$  $2$  $2$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable&#xd;&#xa;Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$RESERVED$  $0$  $0$  $R200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$tx_margin_lane[2:0]$  $31$  $29$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Margin internal&#xd;&#xa;Set value of tx_margin when register tx_margin_fm_reg is 1 or in isolation/scan mode.$
$$tx_margin_fm_reg_lane$  $28$  $28$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_margin From Register internal$
$$ana_trx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog TRx Reserved Output internal&#xd;&#xa;Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_trx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_trx_ana_rsvd_out From Registe internal$
$$power_state_valid_fm_reg_lane$  $10$  $10$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Power_state_valid From Register internal$
$$power_state_valid_lane$  $9$  $9$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Power State Valid internal&#xd;&#xa;Set value of power_state_valid when register power_state_valid_fm_reg is 1 or in isolation/scan mode.$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register internal$
$$tx_acjtag_en_lane$  $7$  $7$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable internal&#xd;&#xa;Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register internal$
$$tx_train_enable_lane$  $5$  $5$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable internal&#xd;&#xa;Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.$
$$repeat_mode_en_fm_reg_lane$  $4$  $4$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Repeat_mode_en From Register internal$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable internal&#xd;&#xa;Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register internal$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready internal&#xd;&#xa;Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R2010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register internal$
$$backchannel_window_lane$  $31$  $31$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Back Channel Window internal&#xd;&#xa;Set value of backchannel_window when register backchannel_window_fm_reg is 1 or in isolation/scan mode.$
$$backchannel_window_fm_reg_lane$  $30$  $30$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Backchannel_window  From Register internal$
$$tx_swing_lane$  $29$  $29$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Swing internal&#xd;&#xa;Set value of tx_swing when register tx_swing_fm_reg is 1 or in isolation/scan mode.$
$$tx_swing_fm_reg_lane$  $28$  $28$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_swing From Register internal$
$$snrz_mode_lane$  $27$  $27$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $SNRZ Mode internal&#xd;&#xa;Set value of snrz_mode when register snrz_mode_fm_reg is 1 or in isolation/scan mode.$
$$snrz_mode_fm_reg_lane$  $26$  $26$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Snrz_mode From Register internal$
$$RESERVED$  $25$  $25$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$repeat_mode_dis_lane$  $24$  $24$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Repeat Mode Disable internal$
$$REPEAT_MODE_EN_LANE$  $23$  $23$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Repeat Mode Enable&#xd;&#xa;0: Repeat mode is disable. The input signal repeat mode enable is ignored.&#xd;&#xa;1: Repeat mode is enable. The input signal repeat mode enable is valid$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Valid internal&#xd;&#xa;Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register internal$
$$remote_status_field_valid_lane$  $20$  $20$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid internal&#xd;&#xa;Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register internal$
$$TX_IDLE_LANE$  $18$  $18$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin&#xd;&#xa;Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register internal$
$$tx_idle_hiz_lane$  $16$  $16$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle High-Z internal&#xd;&#xa;Set value of tx_idle_hiz when register tx_idle_hiz_fm_reg is 1 or in isolation/scan mode.$
$$tx_idle_hiz_fm_reg_lane$  $15$  $15$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle_hiz From Register internal$
$$tx_vcmhold_en_lane$  $14$  $14$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Common Mode Voltage Hold Enable internal&#xd;&#xa;Set value of tx_vcmhold_en when register tx_vcmhold_en_fm_reg is 1 or in isolation/scan mode.$
$$tx_vcmhold_en_fm_reg_lane$  $13$  $13$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_vcmhold_en From Registe internal$
$$txdetrx_en_lane$  $12$  $12$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Detect Rx Enable internal&#xd;&#xa;Set value of txdetrx_en when register txdetrx_en_fm_reg is 1 or in isolation/scan mode.$
$$txdetrx_en_fm_reg_lane$  $11$  $11$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Txdetrx_en From Register internal$
$$ana_tx_txdetrx_out_lane$  $10$  $10$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Detect Rx Out internal&#xd;&#xa;Set value of ana_tx_txdetrx_out when register ana_tx_txdetrx_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_tx_txdetrx_out_fm_reg_lane$  $9$  $9$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Ana_tx_txdetrx_out From Register internal$
$$RESERVED$  $8$  $8$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$tx_acjtag_in_lane$  $6$  $6$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input internal&#xd;&#xa;Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register internal$
$$lane_disable_lane$  $4$  $4$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Lane Disable From Register internal&#xd;&#xa;Set value of int_lane_disable when registerlane_disable_fm_reg_lane is 1 or in isolation/scan mode.$
$$lane_disable_fm_reg_lane$  $3$  $3$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Of Lane Disable From Register internal$
$$RESERVED$  $2$  $2$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$int_pu_pll_chg_isr_lane$  $31$  $31$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_PLL change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_tx_chg_isr_lane$  $30$  $30$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_TX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_rx_chg_isr_lane$  $29$  $29$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_RX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_power_state_valid_rise_isr_lane$  $28$  $28$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Power State Valid Rise Interrupt internal&#xd;&#xa;Interrupt to indicate dphy_ana_power_state_valid change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_rx_init_rise_isr_lane$  $27$  $27$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt internal&#xd;&#xa;Interrupt to indicate PIN_RX_INIT change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_ivref_chg_isr_lane$  $26$  $26$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_refclk_dis_chg_isr_lane$  $25$  $25$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt internal&#xd;&#xa;Interrupt to indicate PIN_REFCLK_DIS change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_pll_or_chg_isr_lane$  $24$  $24$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt  internal&#xd;&#xa;Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes.$
$$int_txdetrx_en_chg_isr_lane$  $23$  $23$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Txdetrx_en_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TXDETRX_EN change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_beacon_tx_en_chg_isr_lane$  $22$  $22$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TX_ACJTAG_EN change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_tx_vcmhold_en_chg_isr_lane$  $21$  $21$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TX_VCMHOLD_EN change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_tx_idle_chg_isr_lane$  $20$  $20$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_pu_sq_chg_isr_lane$  $19$  $19$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PU_SQ change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_tx_idle_hiz_chg_isr_lane$  $18$  $18$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_TX_IDLE_HIZ change. In isolation mode, this interrupt is triggered by corresponding register.$
$$dphy_ana_lane_disable_isr_lane$  $17$  $17$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt internal&#xd;&#xa;Interrupt to indicate PIPE dphy_ana_lane_disable$
$$sft_rst_chg_rising_isr_lane$  $16$  $16$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Lane Soft Reset Change Rising Edge Interrupt to MCU internal$
$$sft_rst_chg_falling_isr_lane$  $15$  $15$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Lane Soft Reset Change Falling Edge Interrupt to MCU internal$
$$RESERVED$  $14$  $14$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_pu_pll_chg_mask_lane$  $31$  $31$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg Interrupt Mask  internal$
$$int_pu_tx_chg_mask_lane$  $30$  $30$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg Interrupt Mask  internal$
$$int_pu_rx_chg_mask_lane$  $29$  $29$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg Interrupt Mask  internal$
$$int_power_state_valid_rise_mask_lane$  $28$  $28$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Power State Valid Rise Interrupt Mask internal$
$$int_rx_init_rise_mask_lane$  $27$  $27$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_rise Interrupt Mask internal$
$$int_pu_ivref_chg_mask_lane$  $26$  $26$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask  internal$
$$int_refclk_dis_chg_mask_lane$  $25$  $25$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg Interrupt Mask internal$
$$int_pu_pll_or_chg_mask_lane$  $24$  $24$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Mask  internal$
$$int_txdetrx_en_chg_mask_lane$  $23$  $23$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Txdetrx_en_chg Interrupt Mask  internal$
$$int_beacon_tx_en_chg_mask_lane$  $22$  $22$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt Mask  internal$
$$int_tx_vcmhold_en_chg_mask_lane$  $21$  $21$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_vcmhold_en_chg Interrupt Mask  internal$
$$int_tx_idle_chg_mask_lane$  $20$  $20$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_chg Interrupt Mask  internal$
$$int_pu_sq_chg_mask_lane$  $19$  $19$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Pu_sq_chg Interrupt Mask  internal$
$$int_tx_idle_hiz_chg_mask_lane$  $18$  $18$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_hiz_chg Interrupt Mask  internal$
$$dphy_ana_lane_disable_mask_lane$  $17$  $17$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt Mask internal$
$$sft_rst_chg_rising_mask_lane$  $16$  $16$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Lane Soft Reset Change Rising Edge Interrupt Mask internal$
$$sft_rst_chg_falling_mask_lane$  $15$  $15$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Lane Soft Reset Change Falling Edge Interrupt Mask internal$
$$RESERVED$  $14$  $14$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $31$  $31$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $30$  $30$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$pin_tx_clk_on_lane$  $29$  $29$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable&#xd;&#xa;0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low&#xd;&#xa;1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low$
$$RESERVED$  $27$  $27$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.$
$$txdclk_ah_lane$  $23$  $23$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable. internal&#xd;&#xa;This bit has highest priority.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable. internal&#xd;&#xa;Force RX to TX loop back TX clock enable. This bit has highest priority.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock internal$
$$RESERVED$  $19$  $19$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$tx_ck_sel_dig_lane$  $8$  $8$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $TX Clock Select For Digital internal&#xd;&#xa;0: TX use clock from LC PLL&#xd;&#xa;1: TX use clock from ring PLL$
$$ana_tx_txclk_align_s3_lane$  $7$  $7$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value internal$
$$ana_tx_txclk_align_s3_fm_reg_lane$  $6$  $6$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value Force internal$
$$ana_tx_txclk_align_s2_lane$  $5$  $5$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value internal$
$$ana_tx_txclk_align_s2_fm_reg_lane$  $4$  $4$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value Force internal$
$$ana_tx_txclk_align_s1_lane$  $3$  $3$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value internal$
$$ana_tx_txclk_align_s1_fm_reg_lane$  $2$  $2$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value Force internal$
$$ana_tx_txclk_align_in_dig_lane$  $1$  $1$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Reference Clock From Register internal$
$$ana_tx_txclk_align_in_dig_fm_reg_lane$  $0$  $0$  $R2020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Reference Clock From Register Force internal$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).&#xd;&#xa;0: loopback not enabled.&#xd;&#xa;1: Send received data back through the transmitter.$
$$TXD_INV_LANE$  $30$  $30$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.&#xd;&#xa;It is transmit polarity swap enable.&#xd;&#xa;0: No polarity swap&#xd;&#xa;1: Polarity Swap (1 = 0 and 0 = 1)&#xd;&#xa;This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.&#xd;&#xa;This inversion comes after PHY Test so the PHY Test patterns would also be inverted.$
$$add_err_en_lane$  $29$  $29$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable&#xd;&#xa;Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.$
$$add_err_num_lane[2:0]$  $28$  $26$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number internal&#xd;&#xa;3'b000: 1 bit error&#xd;&#xa;3'b111: 8 bits errors$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop internal&#xd;&#xa;0: Write stops when FIFO is full, Read stops when FIFO is empty&#xd;&#xa;1: FIFO does not stop at all&#xd;&#xa;This register bit can be set to high when local PHY and remote PHY have same reference clock source&#xd;&#xa;This register bit can also be set to high when DTX frequency loop is stable$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point internal&#xd;&#xa;0: in the middle of FIFO&#xd;&#xa;1: 4 cycles delay of write point&#xd;&#xa;This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Is Full internal&#xd;&#xa;When FIFO is full, this register bit is asserted&#xd;&#xa;When rx2tx_fifo_status_clear is high, this register bit is de-asserted$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Is Empty internal&#xd;&#xa;When FIFO is empty, this register bit is asserted&#xd;&#xa;When rx2tx_fifo_status_clear is high, this register bit is de-asserted$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear internal&#xd;&#xa;When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force internal&#xd;&#xa;Rising edge of this register stops write operation for 4 cycles&#xd;&#xa;It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force internal&#xd;&#xa;Rising edge of this register stops read operation for 4 cycles.&#xd;&#xa;It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0$
$$RESERVED$  $18$  $18$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$TXDATA_LATENCY_REDUCE_EN_LANE$  $16$  $16$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Tx Data Path Latency Reduction Enable&#xd;&#xa;Reduce Tx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible&#xd;&#xa;0: Tx data path latency is not reduced&#xd;&#xa;1: Tx data path latency is reduced$
$$RESERVED$  $15$  $15$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$rx2tx_fifo_cnt_rd_req_lane$  $10$  $10$  $R2024h$  $TX Clock and Data Speed Convert$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request internal&#xd;&#xa;0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated&#xd;&#xa;0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $9$  $5$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Count In Write Side internal&#xd;&#xa;This register is updated when rx2tx_fifo_cnt_rd_req is high$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R2024h$  $TX Clock and Data Speed Convert$  $R$  $0h$  $Far End Loopback FIFO Count In Write Side internal&#xd;&#xa;This register is updated when rx2tx_fifo_cnt_rd_req is high$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt  internal&#xd;&#xa;Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.$
$$RESERVED$  $29$  $29$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask internal$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask internal$
$$RESERVED$  $29$  $29$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[4:0]$  $31$  $27$  $R2030h$  $Speed Control Tx Lane Register 1$  $R$  $0h$  $Tx GEN Value Read internal$
$$RESERVED$  $26$  $26$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R2030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $TX Speed DIV Lane 0 Used In PHY Alignment Block internal$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R2034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width&#xd;&#xa;1'b0: 40-bit&#xd;&#xa;1'b1: 32-bit$
$$RESERVED$  $30$  $1$  $R2034h$  $$  $RW$  $0h$  $$
$$lane_disable_rd_lane$  $0$  $0$  $R2034h$  $$  $R$  $0h$  $Lane Disable Read Out internal$
$$RESERVED$  $31$  $31$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ana_trx_txdcc_dn_lane$  $20$  $20$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Analog Trx Txdcc Calibration Down internal&#xd;&#xa;Set value of ana_trx_txdcc_dn when register ana_trx_txdcc_dn_fm_reg is 1 or in isolation/scan mode.$
$$ana_trx_txdcc_dn_fm_reg_lane$  $19$  $19$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Ana_trx_txdcc_dn From Register internal$
$$tx_coeff_fm_reg_lane$  $18$  $18$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Tx_coeff From Registe internal$
$$tx_coeff_lane[17:0]$  $17$  $0$  $R203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Tx Co-efficien  internal&#xd;&#xa;Set value of tx_coeff when register tx_coeff_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $31$  $2$  $R2040h$  $tx_calibration_lane$  $RW$  $0h$  $$
$$trx_txdcc_dn_req_lane$  $1$  $1$  $R2040h$  $tx_calibration_lane$  $RW$  $1h$  $Analog ANA_TRX_TXDCC_DN Request internal&#xd;&#xa;1'b0: register ana_trx_txdcc_dn_rd_lane keep its value&#xd;&#xa;1'b1: register ana_trx_txdcc_dn_rd_lane receives value from analog ANA_TRX_TXDCC_DN PIN.$
$$ana_trx_txdcc_dn_rd_lane$  $0$  $0$  $R2040h$  $tx_calibration_lane$  $R$  $0h$  $Analog ANA_TRX_TXDCC_DN Value Read internal$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R2044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R2044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Internal Digital TX Reserved Register0 internal$
$$RESERVED$  $31$  $31$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$remote_ctrl_field_lane[5:0]$  $13$  $8$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Remote Countrol Field internal&#xd;&#xa;Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $7$  $7$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$remote_status_field_lane[5:0]$  $5$  $0$  $R2048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Remote Status Field internal&#xd;&#xa;Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $31$  $31$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ana_trx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $FF00h$  $Analog TRX Reserved PIN Control internal&#xd;&#xa;Connect To Analog Trx_ana_rsvd_in Lane-based PIN$
$$int_pu_pll_chg_isr_clear_lane$  $31$  $31$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt Clear internal$
$$int_pu_tx_chg_isr_clear_lane$  $30$  $30$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt Clear internal$
$$int_pu_rx_chg_isr_clear_lane$  $29$  $29$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt Clear internal$
$$int_power_state_valid_rise_isr_clear_lane$  $28$  $28$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Power State Valid Rise Interrupt Clear internal$
$$int_rx_init_rise_isr_clear_lane$  $27$  $27$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt Clear internal$
$$int_pu_ivref_chg_isr_clear_lane$  $26$  $26$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear internal$
$$int_refclk_dis_chg_isr_clear_lane$  $25$  $25$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt Clear internal$
$$int_pu_pll_or_chg_isr_clear_lane$  $24$  $24$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Clear internal$
$$int_txdetrx_en_chg_isr_clear_lane$  $23$  $23$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Txdetrx_en_chg Interrupt Clear internal$
$$int_beacon_tx_en_chg_isr_clear_lane$  $22$  $22$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt Clear internal$
$$int_tx_vcmhold_en_chg_isr_clear_lane$  $21$  $21$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt Clear internal$
$$int_tx_idle_chg_isr_clear_lane$  $20$  $20$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt Clear internal$
$$int_pu_sq_chg_isr_clear_lane$  $19$  $19$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt Clear internal$
$$int_tx_idle_hiz_chg_isr_clear_lane$  $18$  $18$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt Clear internal$
$$dphy_ana_lane_disable_isr_clear_lane$  $17$  $17$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt Clear internal$
$$sft_rst_chg_rising_isr_clear_lane$  $16$  $16$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Lane Soft Reset Rising Edge Change Interrupt Clear internal$
$$sft_rst_chg_falling_isr_clear_lane$  $15$  $15$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Lane Soft Reset Falling Edge Change Interrupt Clear internal$
$$RESERVED$  $14$  $14$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear internal$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear internal$
$$RESERVED$  $29$  $29$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_en_lane$  $16$  $16$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $Analog TX Realtime EM Enable Input internal$
$$RESERVED$  $15$  $15$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_clk_dly_lane$  $8$  $8$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $Analog TX Realtime EM Clock Delay Input internal$
$$RESERVED$  $7$  $7$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_clk_lane$  $0$  $0$  $R2058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $Analog TX Realtime EM Clock Input internal$
$$dtx_floop_foffset_tx_ring_lane[10:0]$  $31$  $21$  $R2060h$  $Lane RING PLL Register0$  $R$  $0h$  $DTX Frequency Loop Offset For Ring PLL Lane internal&#xd;&#xa;It is 2's complement value. This is from far end loopback FIFO status&#xd;&#xa;The unit is 15.2588ppm$
$$int_lane_ready_tx_ring_lane$  $20$  $20$  $R2060h$  $Lane RING PLL Register0$  $R$  $0h$  $Lane Align Ready internal$
$$max_poffset_jump_tx_ring_lane[5:0]$  $19$  $14$  $R2060h$  $Lane RING PLL Register0$  $R$  $0h$  $Maximum Alignment Phase Offset Jump After Lane Alignment Done.  internal$
$$ssc_acc_factor_tx_ring_lane$  $13$  $13$  $R2060h$  $Lane RING PLL Register0$  $RW$  $0h$  $SSC Accumulator Factor internal&#xd;&#xa;It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.&#xd;&#xa;0: SSC is updated every two clock cycle&#xd;&#xa;1: SSC is updated every four clock cycle$
$$dtx_clk_off_tx_ring_lane$  $12$  $12$  $R2060h$  $Lane RING PLL Register0$  $RW$  $1h$  $DTX Clock Off internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$tx_foff_inv_tx_ring_force_lane$  $11$  $11$  $R2060h$  $Lane RING PLL Register0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control internal&#xd;&#xa;TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"&#xd;&#xa;0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"$
$$DTX_FLOOP_EN_TX_RING_LANE$  $10$  $10$  $R2060h$  $Lane RING PLL Register0$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL&#xd;&#xa;0: use other frequency offset source, such as SSC and initial frequency offset&#xd;&#xa;1: use DTX frequency offset$
$$INIT_TXFOFFS_TX_RING_LANE[9:0]$  $9$  $0$  $R2060h$  $Lane RING PLL Register0$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL&#xd;&#xa;User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.$
$$auto_tx_foffset_tx_ring_lane$  $31$  $31$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $Auto Transmitter Frequency Offset. internal&#xd;&#xa;Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.&#xd;&#xa;0: No clock offset update to the transmitter&#xd;&#xa;1: Transmitter gets frequency offset from the receiver offset extraction logic$
$$ssc_dspread_tx_tx_ring_lane$  $30$  $30$  $R2064h$  $Lane RING PLL Register1$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select For Ring. internal&#xd;&#xa;This signal follows the value of SSC_DSPREAD_TX by default&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$tx_foff_inv_tx_ring_lane$  $29$  $29$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $TX Frequency Offset Invert internal&#xd;&#xa;Invert TX frequency offset value when "tx_foff_inv_force == 1"&#xd;&#xa;0: TX frequency offset value is non-inverted.&#xd;&#xa;1: TX frequency offset value is inverted.$
$$ssc_m_tx_ring_lane[12:0]$  $28$  $16$  $R2064h$  $Lane RING PLL Register1$  $RW$  $5CFh$  $SSC Parameter internal&#xd;&#xa;This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.$
$$SSC_AMP_TX_RING_LANE[6:0]$  $15$  $9$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $SSC Amplitude Setting&#xd;&#xa;SSC Amplitude, Unit is around 125ppm, check user manual for detail$
$$RESERVED$  $8$  $8$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $$
$$ssc_step_125ppm_tx_ring_lane[3:0]$  $7$  $4$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $SSC Step Value For 125PPM internal$
$$lane_align_poffset_tx_ring_force_lane$  $3$  $3$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $Lane Alignment Phase Offset Force For Ring internal$
$$dtx_floop_foffset_rd_req_tx_ring_lane$  $2$  $2$  $R2064h$  $Lane RING PLL Register1$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request For Ring PLL internal$
$$dtx_floop_step_size_tx_ring_lane[1:0]$  $1$  $0$  $R2064h$  $Lane RING PLL Register1$  $RW$  $0h$  $DTX Frequency Loop Step Size For Ring PLL internal&#xd;&#xa;0: 1/512&#xd;&#xa;1: 1/1024&#xd;&#xa;2: 1/2048&#xd;&#xa;3: 1/4096$
$$lane_align_poffset_tx_ring_lane[6:0]$  $31$  $25$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Alignment Phase Offset For Ring internal$
$$DTX_FOFFSET_SEL_TX_RING_LANE$  $24$  $24$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL&#xd;&#xa;0: Use Rx Frequency Offset&#xd;&#xa;1: Use Far End Loopback FIFO information generated frequency offset$
$$lane_align_ready_timeout_en_tx_ring_lane$  $23$  $23$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Align Ready Timeout Enable internal&#xd;&#xa;This bit is used when lane_align_ready_mode is set to 1&#xd;&#xa;1'b0: lane_align_ready is not controlled by a timeout timer&#xd;&#xa;1'b1: lane_align_ready is controlled by a timeout timer$
$$lane_align_ready_timer_tx_ring_lane[2:0]$  $22$  $20$  $R2068h$  $Lane RING PLL Register2$  $RW$  $2h$  $Lane Alignment Done Timer. internal&#xd;&#xa;3'b000: 5 us&#xd;&#xa;3'b001: 7 us&#xd;&#xa;3'b010: 14 us&#xd;&#xa;3'b011: 25 us&#xd;&#xa;3'b100: 34 us&#xd;&#xa;3'b101: 50 us&#xd;&#xa;3'b110: 85 us&#xd;&#xa;3'b111: 100 us&#xd;&#xa;This field indicates the end of lane alignment and is used during the initial lane alignment.&#xd;&#xa;When lane_align_ready_mode is 0, this field operates as a fixed timer. When lane_align_ready_mode is 1, this register is used for the timeout function.$
$$max_poffset_jump_reset_tx_ring_lane$  $19$  $19$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Reset Max_poffset_jump internal&#xd;&#xa;1'b0: normal mode&#xd;&#xa;1'b1: reset max_poffset_jump value.$
$$lane_align_ready_mode_tx_ring_lane$  $18$  $18$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Lane Align Ready Mode internal&#xd;&#xa;0: lane alignment ready is controlled by fixed timer lane_align_ready_timer&#xd;&#xa;1: lane alignment ready is controlled by phase offset tracking algorithm which is controlled by lane_align_ready_window. lane_align_ready_timer is also used in this mode for timeout function.$
$$sris_realign_ready_mode_tx_ring_lane$  $17$  $17$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Realign Ready Mode. internal&#xd;&#xa;0: Lane alignment ready is controlled by a fixed timer, sris_realign_timer.&#xd;&#xa;1: Lane alignment ready is controlled by the phase offset tracking algorithm which is controlled by the lane_align_ready_window. sris_realign_timer is also used in this mode for the timeout function.&#xd;&#xa;This is used when doing realignment between SSC cycles$
$$sris_realign_ready_timeout_en_tx_ring_lane$  $16$  $16$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Realign Ready Timeout Enable. internal&#xd;&#xa;This bit is used when sris_realign_ready_mode is set to 1.&#xd;&#xa;1'b0: Lane_align_ready is not controlled by a timeout timer&#xd;&#xa;1'b1: Lane_align_ready is controlled by a timeout timer$
$$sris_realign_timer_tx_ring_lane[2:0]$  $15$  $13$  $R2068h$  $Lane RING PLL Register2$  $RW$  $4h$  $Lane Alignment Time Between Two SSC Modes. internal&#xd;&#xa;3'b000: 2 us&#xd;&#xa;3'b001: 4 us&#xd;&#xa;3'b010: 6 us&#xd;&#xa;3'b011: 8 us&#xd;&#xa;3'b100: 10 us&#xd;&#xa;3'b101: 20 us&#xd;&#xa;3'b110: 40 us&#xd;&#xa;3'b111: 60 us&#xd;&#xa;This field is used when performing realignment between SSC cycles&#xd;&#xa;When sris_realign_ready_mode is 0, this field operates as a fixed timer. When sris_realign_ready_mode is 1, this field is used for the timeout function.$
$$dpher_cal_mode_tx_ring_lane$  $12$  $12$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Tx Phase Calculation Mode Ring PLL internal&#xd;&#xa;Decide how to calculate the Tx phase value&#xd;&#xa;0: Tx phase is calculated based on old analog circuit design for fractional bits.&#xd;&#xa;1: Tx phase is calculated based on 2's compliment values for fractional bits.$
$$DTX_CLAMPING_TRIGGER_CLEAR_TX_RING_LANE$  $11$  $11$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Clamping Trigger Clear&#xd;&#xa;Manually clear DTX Clamping trigger flag.$
$$DTX_CLAMPING_TRIGGER_TX_RING_LANE$  $10$  $10$  $R2068h$  $Lane RING PLL Register2$  $R$  $0h$  $DTX Clamping Trigger&#xd;&#xa;A value of 1 in this register indicates the DTX clamping is triggered.$
$$INIT_TXFOFFS_EN_TX_RING_LANE$  $9$  $9$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.&#xd;&#xa;0: Disable Tx initial frequency offset. Tx initial frequency offset is 0 no matter of the reference clock frequency.&#xd;&#xa;1: Enable Tx initial frequency offset.$
$$DTX_CLAMPING_SEL_TX_RING_LANE[1:0]$  $8$  $7$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Select&#xd;&#xa;DTX Clamping Select. This is valid only in repeat mode.&#xd;&#xa;2'b00: Clamp at +/- 122 ppm.&#xd;&#xa;2'b01: Clamp at +/- 244 ppm.&#xd;&#xa;2'b10: Clamp at +/- 488 ppm.&#xd;&#xa;2'b11: Clamp at +/- 976 ppm.$
$$DTX_CLAMPING_EN_TX_RING_LANE$  $6$  $6$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Enable&#xd;&#xa;Enable DTX clamping protection logic. This is valid only in repeat mode.$
$$align_settle_time_sel_tx_ring_lane[2:0]$  $5$  $3$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Alignment Settle Time Selection internal&#xd;&#xa;Settle time is needed if PI inside PLL loop and there is phase code change&#xd;&#xa;3'h0: 1us&#xd;&#xa;3'h1: 2us&#xd;&#xa;3'h2: 3us&#xd;&#xa;3'h3: 4us&#xd;&#xa;3'h4: 5us&#xd;&#xa;3'h5: 6us&#xd;&#xa;3'h6: 7us&#xd;&#xa;3'h7: 8us$
$$align_cmpsat_en_tx_ring_lane$  $2$  $2$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $PHY Alignment Compensation Enable internal$
$$align_accurate_en_tx_ring_lane$  $1$  $1$  $R2068h$  $Lane RING PLL Register2$  $RW$  $0h$  $PHY Alignment Accurate State Enable internal$
$$reset_dtx_tx_ring_lane$  $0$  $0$  $R2068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Reset DTX internal&#xd;&#xa;Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.$
$$align_comp_phase_tx_ring_lane[6:0]$  $31$  $25$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Compensation Phase Number internal$
$$align_coarse_step_tx_ring_lane[2:0]$  $24$  $22$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $3h$  $Alignment Coarse Step Size Selection internal&#xd;&#xa;3'h0: 1/8&#xd;&#xa;3'h1: 1/4&#xd;&#xa;3'h2: 1/2&#xd;&#xa;3'h3: 1&#xd;&#xa;3'h4: 2&#xd;&#xa;3'h5: 4&#xd;&#xa;3'h6: 8&#xd;&#xa;3'h7: reserved$
$$align_accurate_step_tx_ring_lane[1:0]$  $21$  $20$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $Alignment Accurate Step Size Selection internal&#xd;&#xa;2'h0: 1/1024&#xd;&#xa;2'h1: 1/512&#xd;&#xa;2'h2: 1/256&#xd;&#xa;2'h3: 1/128$
$$align_fine_step_tx_ring_lane[1:0]$  $19$  $18$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $3h$  $Alignment Fine Step Size Selection internal&#xd;&#xa;2'h0: 1&#xd;&#xa;2'h1: 1/2&#xd;&#xa;2'h2: 1/4&#xd;&#xa;2'h3: 1/8$
$$phy_align_valid_width_tx_ring_lane[1:0]$  $17$  $16$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Valid Signal Width internal$
$$cnt1m_ini_txclk_tx_ring_lane[8:0]$  $15$  $7$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $7Dh$  $PHY Alignment Settle Time Counter Setting internal&#xd;&#xa;This register is used in the design to generate 1us counter from TXCLK&#xd;&#xa;This register value need to be set based on TXCLK frequency = TXCLK frequency -1.&#xd;&#xa;If TXCLK freq is 125M, set this value to 124 in decimal.$
$$RESERVED$  $6$  $6$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$phy_align_valid_width_tx_ring_force_lane$  $3$  $3$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Valid Signal Width Force internal$
$$cnt1m_ini_txclk_tx_ring_force_lane$  $2$  $2$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Settle Time Counter Setting Force internal$
$$align_coarse_timeout_en_tx_ring_lane$  $1$  $1$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $1h$  $Alignment Coarse Stage Timeout Enable internal$
$$ringpll_ssc_dis_lane$  $0$  $0$  $R206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $Lane Ring PLL SSC Disable internal&#xd;&#xa;Disable ring PLL SSC function. This register has highest priority.$
$$int_lane_align_ready_in_tx_ring_lane$  $31$  $31$  $R2070h$  $Lane RING PLL Register4$  $R$  $0h$  $Read Value Of Internal Lane_align_ready_in internal$
$$int_lane_align_ready_out_tx_ring_lane$  $30$  $30$  $R2070h$  $Lane RING PLL Register4$  $R$  $0h$  $Read Value Of Internal Lane_align_ready_out internal$
$$int_ssc_run_in_tx_ring_lane$  $29$  $29$  $R2070h$  $Lane RING PLL Register4$  $R$  $0h$  $Read Value Of Internal SSC_RUN_IN internal$
$$int_ssc_run_out_tx_ring_lane$  $28$  $28$  $R2070h$  $Lane RING PLL Register4$  $R$  $0h$  $Read Value Of Internal SSC_RUN_OUT internal$
$$lane_align_fast_done_sel_tx_ring_lane[1:0]$  $27$  $26$  $R2070h$  $Lane RING PLL Register4$  $RW$  $1h$  $Lane Alignment Fast Done Selection internal$
$$SRIS_SSC_CYCLE_DISABLE_TX_RING_LANE$  $25$  $25$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Disable SSC Cycles&#xd;&#xa;0:Lane alignment and SSC works alternatively&#xd;&#xa;1: After lane alignment, always do SSC&#xd;&#xa;When this bit is set to 1, after first lane alignment, SSC runs continuously.&#xd;&#xa;Before setting the  EOM function, the user must set this register to 1.$
$$SRIS_SSC_CYCLE_TX_RING_LANE[2:0]$  $24$  $22$  $R2070h$  $Lane RING PLL Register4$  $RW$  $4h$  $Total SSC Cycles For SSC Mode. internal&#xd;&#xa;3'b000: 1&#xd;&#xa;3'b001: 5&#xd;&#xa;3'b010: 10&#xd;&#xa;3'b011: 50&#xd;&#xa;3'b100: 100&#xd;&#xa;3'b101: 400&#xd;&#xa;3'b110: 700&#xd;&#xa;3'b111: 1000&#xd;&#xa;By default, every 100 SSC cycles redo lane alignment$
$$sris_refclk_align_start_time2_tx_ring_lane[2:0]$  $21$  $19$  $R2070h$  $Lane RING PLL Register4$  $RW$  $6h$  $Time To Start Refclk Alignment In Small Step Jump Mode. internal&#xd;&#xa;This field represents the time needed to start refclk alignment in small step jump mode.&#xd;&#xa;3'b000: 21 us&#xd;&#xa;3'b001: 26 us&#xd;&#xa;3'b010: 27 us&#xd;&#xa;3'b011: 28 us&#xd;&#xa;3'b100: 29 us&#xd;&#xa;3'b101: 30 us&#xd;&#xa;3'b110: 31 us&#xd;&#xa;3'b111: 36 us&#xd;&#xa;If the time needed is less than 17 us then this time is used for refclk alignment.&#xd;&#xa;If the time needed  is larger than 31 us, the refclk alignment never starts.$
$$sris_refclk_align_start_time1_tx_ring_lane[1:0]$  $18$  $17$  $R2070h$  $Lane RING PLL Register4$  $RW$  $2h$  $Time To Start Refclk Alignment In The  Big Step Jump Mode. internal&#xd;&#xa;2'b00: 0 us&#xd;&#xa;2'b01: 12 us&#xd;&#xa;2'b10: 24 us&#xd;&#xa;2'b11: 36 us&#xd;&#xa;If the time needed is less than 17 us then this time is used for refclk alignment.&#xd;&#xa;If the time needed  is larger than 31 us, the refclk alignment never starts.$
$$ssc_run_in_loop_tx_ring_lane$  $16$  $16$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Loopback Enable internal&#xd;&#xa;Connect ssc_run_out to ssc_run_in internally.&#xd;&#xa;It has higher priority than ssc_run_in_force.$
$$ssc_run_in_tx_ring_force_lane$  $15$  $15$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Force Enable internal&#xd;&#xa;1'b0: ssc_run_in use PIN_SSC_RUN_IN&#xd;&#xa;1'b1: ssc_run_in use register ssc_run_in value$
$$ssc_run_in_tx_ring_lane$  $14$  $14$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Forced Value internal&#xd;&#xa;This bit is only used when ssc_run_in_force is set to 1$
$$ssc_run_out_tx_ring_force_lane$  $13$  $13$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_out Force Enable internal&#xd;&#xa;1'b0: use internal logic&#xd;&#xa;1'b1: use register ssc_run_out$
$$ssc_run_out_tx_ring_lane$  $12$  $12$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_out Forced Value internal&#xd;&#xa;This bit is only used when ssc_run_out_force is set to 1$
$$lane_align_ready_in_tx_ring_force_lane$  $11$  $11$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Lane_align_ready_in Force Enable internal&#xd;&#xa;1'b0: use PIN_LANE_ALIGN_READY_IN&#xd;&#xa;1'b1: use register lane_align_ready_in$
$$lane_align_ready_in_tx_ring_lane$  $10$  $10$  $R2070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Lane_align_ready_in Forced Value internal$
$$one_us_dtx_tx_ring_lane[9:0]$  $9$  $0$  $R2070h$  $Lane RING PLL Register4$  $RW$  $138h$  $Number Of DTX_CLK Cycles In 1us internal&#xd;&#xa;This F7217is used when one_us_dtx_force is set to 1$
$$lane_align_freeze_tx_ring_lane$  $31$  $31$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Freeze Lane Alignment Function.   internal&#xd;&#xa;This field freezes the lane alignment function, but is only valid when lane_align_freeze_force  = 1.$
$$lane_align_ready_out_tx_ring_force_lane$  $30$  $30$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Lane_align_ready_out Force Enable internal&#xd;&#xa;1'b0: use internal logic&#xd;&#xa;1'b1: use register lane_align_ready_out$
$$lane_align_ready_out_tx_ring_lane$  $29$  $29$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Value For Pin_lane_align_ready_out. internal&#xd;&#xa;This bit is only used when lane_align_ready_out_force is set to 1$
$$one_us_dtx_tx_ring_force_lane$  $28$  $28$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Force One_us_dtx To Register Value. internal&#xd;&#xa;0: one_us_dtx use calculated value for PCIE mode&#xd;&#xa;1: one_us_dtx use register value&#xd;&#xa;When in SerDes mode, set this bit to 1 if lane alignment is turned on.$
$$PHY_CONFIG_TX_RING_LANE[1:0]$  $27$  $26$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $PLL Configuration Between Multiple PHY&#xd;&#xa;2'b00: Use its own PLL clock. Do not send PLL clock out.&#xd;&#xa;2'b01: Reserved&#xd;&#xa;2'b10: Use its own PLL clock. Send PLL clock out to another X2 IP.&#xd;&#xa;2'b11: Use PLL clock from another X2 IP.$
$$MASTER_PHY_EN_TX_RING_LANE$  $25$  $25$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Master PHY Enable&#xd;&#xa;0: This LANE is not master PHY&#xd;&#xa;1: This LANE is master PHY$
$$RESERVED$  $24$  $24$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $$
$$poff_foff_en_tx_ring_lane$  $23$  $23$  $R2074h$  $Lane RING PLL Register5$  $RW$  $1h$  $Enable Both Phase Offset And Frequency Offset Together internal&#xd;&#xa;0: Cannot support both lane alignment phase offset and frequency offset enable at the same time.&#xd;&#xa;1: Support both lane alignment phase offset and frequency offset enable at the same time.$
$$lane_align_freeze_tx_ring_force_lane$  $22$  $22$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Lane Alignment Accurate State Phase Step Select. internal$
$$ANA_FBCK_SEL_TX_RING_LANE$  $21$  $21$  $R2074h$  $Lane RING PLL Register5$  $RW$  $1h$  $TX RING LANE PLL Feedback Clock Selection&#xd;&#xa;Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.&#xd;&#xa;0: Feedback clock is not from phase interpolator. The phase interpolator is off.&#xd;&#xa;1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.$
$$LANE_ALIGN_OFF_TX_RING_LANE$  $20$  $20$  $R2074h$  $Lane RING PLL Register5$  $RW$  $1h$  $Lane TX RING PLL Alignment Disable&#xd;&#xa;This signal is used to control TX alignment between master PHY and slave PHY&#xd;&#xa;0: LANE alignment is enabled&#xd;&#xa;1: LANE alignment is disabled$
$$SRIS_DIS_TX_RING_FORCE_LANE$  $19$  $19$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $SRIS_DIS FORCE Enable.&#xd;&#xa;1'b0: When SSC_EN is 1 and LANE_ALIGN_OFF is 0, SRIS_DIS is 0.&#xd;&#xa;1'b1: Use register SRIS_DIS_TX_RING_LANE$
$$SRIS_DIS_TX_RING_LANE$  $18$  $18$  $R2074h$  $Lane RING PLL Register5$  $RW$  $1h$  $SRIS_DIS Forced Value.&#xd;&#xa;This bit is only used when SRIS_DIS_TX_RING_FORCE_LANE is set to 1.&#xd;&#xa;If SRIS_DIS_TX_RING_LANE = 0 the SRIS control logic inside the PHY is enabled.&#xd;&#xa;If SRIS_DIS_TX_RING_LANE = 1  the SRIS control logic inside the PHY is disabled.$
$$ana_tx_pll_lock_ring_rd_lane$  $17$  $17$  $R2074h$  $Lane RING PLL Register5$  $R$  $0h$  $TX RING PLL Lock Indicator For Ring PLL internal&#xd;&#xa;0: PLL is not locked. Real time signal.&#xd;&#xa;1: PLL is locked.&#xd;&#xa;It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.$
$$ana_tx_rpll_ana_rsvd_out_lane[15:0]$  $16$  $1$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Analog TX RING Reserved Output internal&#xd;&#xa;Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_tx_rpll_ana_rsvd_out_fm_reg_lane$  $0$  $0$  $R2074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Force Value Of Ana_tx_rpll_ana_rsvd_out_lane From Register internal$
$$RESERVED$  $31$  $30$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $23$  $22$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_hi1_lane[5:0]$  $21$  $16$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result.  internal&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $15$  $14$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $7$  $6$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_lo1_lane[5:0]$  $5$  $0$  $R2078h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result internal&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$refclk_dis_ack_force_lane$  $31$  $31$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection internal&#xd;&#xa;0: PIN_REFCLK_DIS_ACK is controlled by internal logic&#xd;&#xa;1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack$
$$refclk_dis_ack_lane$  $30$  $30$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value internal&#xd;&#xa;Valid only when register refclk_dis_ack_forceis 1.$
$$vddvco_overth_ring_req_lane$  $29$  $29$  $R207Ch$  $TX RING PLL Control$  $RW$  $1h$  $LANE RING PLL VDDVCO Over Threshold Analog Flag Request internal&#xd;&#xa;Toggle this signal before read ana_vddvco_overth_ring&#xd;&#xa;0: Analog signal can't pass to digital side&#xd;&#xa;1: Analog signal is latched and pass to digital side$
$$vcon_overth_ring_req_lane$  $28$  $28$  $R207Ch$  $TX RING PLL Control$  $RW$  $1h$  $LANE RING PLL VCON Over Threshold Analog Flag Request internal&#xd;&#xa;Toggle this signal before read ana_vcon_overth_ring&#xd;&#xa;0: Analog signal can't pass to digital side&#xd;&#xa;1: Analog signal is latched and pass to digital side$
$$ana_vddvco_overth_ring_lane$  $27$  $27$  $R207Ch$  $TX RING PLL Control$  $R$  $0h$  $LANE RING PLL VDDVCO Over Threshold Flag For Ring PLL During Calibration internal&#xd;&#xa;0: VDDVCO not over threshold&#xd;&#xa;1: VDDVCO over threshold$
$$ana_vcon_overth_ring_lane$  $26$  $26$  $R207Ch$  $TX RING PLL Control$  $R$  $0h$  $LANE RING PLL VCON Over Threshold Flag For Ring PLL During Calibration internal&#xd;&#xa;0: VCON not over threshold&#xd;&#xa;1: VCON over threshold$
$$ana_tx_pll_vcon_overth_ring_lane$  $25$  $25$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA internal$
$$ana_tx_pll_vcon_overth_ring_fm_reg_lane$  $24$  $24$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA internal$
$$ana_tx_pll_vddvco_overth_ring_lane$  $23$  $23$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA internal$
$$ana_tx_pll_vddvco_overth_ring_fm_reg_lane$  $22$  $22$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA internal$
$$ana_tx_pll_lock_ring_lane$  $21$  $21$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $Set Value Of Ana_pll_lock_ring Lane RING  internal&#xd;&#xa;This register is valid when register ana_pll_lock_ring_fm_reg is 1 or PHY is in isolation/scan Mode.$
$$ana_tx_pll_lock_ring_fm_reg_lane$  $20$  $20$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $Value Of Ana_pll_lock_ring Control From Register Selection internal$
$$ana_tx_clk_ready_pre0_rpll_lane$  $19$  $19$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Signal Value For LANE RING PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_tx_clk_ready_pre1_rpll_lane$  $18$  $18$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Signal Value For LANE RING PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_tx_clk_ready_rpll_lane$  $17$  $17$  $R207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY Signal Value For LANE RING PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_tx_reset_ana_rpll_lane$  $16$  $16$  $R207Ch$  $TX RING PLL Control$  $RW$  $1h$  $Reset Analog Circuitry internal&#xd;&#xa;This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_tx_rpll_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R207Ch$  $TX RING PLL Control$  $RW$  $FF00h$  $Analog TX_RING_ANA_RSVD_IN Input internal$
$$ana_tx_fbc_pllcal_ring_fm_reg_lane$  $31$  $31$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA internal$
$$ana_tx_fbc_pllcal_ring_lane$  $30$  $30$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA internal$
$$ana_txclk_sync_en_rpll_lane$  $29$  $29$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA internal$
$$txclk_sync_en_rpll_in_rd_lane$  $28$  $28$  $R2080h$  $TX RING PLL Control Register 1$  $R$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value internal$
$$rpll_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R2080h$  $TX RING PLL Control Register 1$  $R$  $0h$  $Feedback Clock Count Result Ready internal&#xd;&#xa;This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read$
$$CNT_INI_LANE[7:0]$  $26$  $19$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $95h$  $Clock 1M Divider For Power Control internal&#xd;&#xa;The clock for internal power control logic is 1/(beacon_divider + 1)/(cnt_ini+1) of MCU clock frequency.&#xd;&#xa;Set correct register value to make this clock has frequency of 1M. This is mainly for Tx detect Rx discharge time measurement.$
$$RESERVED$  $18$  $18$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $$
$$ana_pu_rpll_ring_lane$  $17$  $17$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $Power Up Analog RPLL Ring internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog RPLL Ring&#xd;&#xa;0: Power down analog RPLL Ring$
$$ana_pu_rpll_dly_ring_lane$  $16$  $16$  $R2080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $Power Up Pll Delay For Ring RPLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$rpll_fbc_pllcal_cnt_lane[15:0]$  $15$  $0$  $R2080h$  $TX RING PLL Control Register 1$  $R$  $0h$  $Analog Feedback Clock Count Result,RING PLL internal&#xd;&#xa;This value is used to compare feedback clock frequency against speed_thresh&#xd;&#xa;When processmon_fclk_en = 1, this register is the count result for ANA_PROCESSMON_FCLK during process calibration&#xd;&#xa;When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 0, this register is the count result for ANA_FBC_PLLCAL during LC PLL calibration$
$$ana_txclk_sync_en_rpll_force_lane$  $31$  $31$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL Force internal$
$$RESERVED$  $30$  $30$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$rpll_fbc_cnt_start_lane$  $29$  $29$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Feedback Clock Count Start internal&#xd;&#xa;Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt$
$$rpll_fbc_cnt_timer_lane[15:0]$  $28$  $13$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $4Fh$  $Analog Feedback Clock Count Timer internal$
$$RESERVED$  $12$  $12$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$reset_core_fm_pipe_lane$  $10$  $10$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Reset Core From PIPE internal&#xd;&#xa;Select soft reset source&#xd;&#xa;0: soft reset is controlled by PIN_CORE_RESET&#xd;&#xa;1: soft reset is controlled by PIPE. Which is a delayed version of PIN_CORE_RESET$
$$rst_fbc_rpllcal_clk_lane$  $9$  $9$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Reset FBC PLL Calibration Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$SFT_RST_NO_REG_FM_REG_LANE$  $8$  $8$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset From Register&#xd;&#xa;0: PIN_RESET_CORE and register SFT_RST_NO_REG reset internal logic&#xd;&#xa;1: Register SFT_RST_NO_REG resets internal logic$
$$SFT_RST_NO_REG_LANE$  $7$  $7$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset For Internal Logic.&#xd;&#xa;Soft reset internal logic except control registers. It shall be set to 0 to release reset&#xd;&#xa;0: Not reset&#xd;&#xa;1: Reset$
$$RESERVED$  $6$  $6$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$txclk_sync_en_rpll_out_lane$  $4$  $4$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_RPLL_OUT internal$
$$RESERVED$  $3$  $1$  $R2084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$rx_init_rd_lane$  $0$  $0$  $R2084h$  $TX RING PLL Control Register 2$  $R$  $0h$  $RX INIT Read Value internal$
$$pin_reserved_input_tx_rd_lane[15:0]$  $31$  $16$  $R2088h$  $Tx Reserved Register 2$  $R$  $0h$  $PIN_RESERVED_INPUT_TX read out value internal$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R2088h$  $Tx Reserved Register 2$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value internal$
$$ana_pu_rx_force_lane$  $31$  $31$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx internal&#xd;&#xa;0: controlled by internal logic. PU_RX is gated by PU_PLL.&#xd;&#xa;1: use register ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX. internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$ana_pu_sq_lane$  $29$  $29$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pu_sq_force_lane$  $28$  $28$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value internal&#xd;&#xa;0: controlled by logic&#xd;&#xa;1: use register ana_pu_sq value$
$$RESERVED$  $27$  $27$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R2100h$  $Power Control RX Lane Register1$  $R$  $0h$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_sync_lane$  $23$  $23$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Sync Reset DTL internal&#xd;&#xa;Reset DTL function. This bit must follow CDS setting and it is controlled by firmware. It generates sync reset signal.$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$reset_dtl_lane$  $21$  $21$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset DTL internal&#xd;&#xa;Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$dtl_clk_off_lane$  $20$  $20$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $DTL Clock Off internal&#xd;&#xa;Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.&#xd;&#xa;Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R2100h$  $Power Control RX Lane Register1$  $R$  $0h$  $PIN PU_RX Value Read internal$
$$pin_pu_sq_rd_lane$  $17$  $17$  $R2100h$  $Power Control RX Lane Register1$  $R$  $0h$  $PIN PU_SQ Value Read internal$
$$RESERVED$  $16$  $16$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay internal&#xd;&#xa;This bit must follow power control or speed change sequence and it is controlled by firmware.$
$$ana_pu_dfe_lane$  $14$  $14$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Power Up DFE internal$
$$RESERVED$  $13$  $13$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R2104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width&#xd;&#xa;1'b0: 40-bit&#xd;&#xa;1'b1: 32-bit$
$$RESERVED$  $30$  $5$  $R2104h$  $$  $RW$  $0h$  $$
$$phy_gen_rx_lane[4:0]$  $4$  $0$  $R2104h$  $$  $RW$  $0h$  $PHY Rx Speed Generation internal&#xd;&#xa;Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;ENUM SATA mode:&#xd;&#xa;0h: 1.5 Gbps&#xd;&#xa;1h: 3 Gbps&#xd;&#xa;2h: 6 Gbps&#xd;&#xa;ENUM SAS mode:&#xd;&#xa;0h: 1.5 Gbps&#xd;&#xa;1h: 3 Gbps&#xd;&#xa;2h: 6 Gbps&#xd;&#xa;3h: 12 Gbps&#xd;&#xa;4h: 22.5 Gbps&#xd;&#xa;ENUM PCIE mode:&#xd;&#xa;0h: 2.5 Gbps&#xd;&#xa;1h: 5 Gbps&#xd;&#xa;2h: 8 Gbps&#xd;&#xa;3h: 16 Gbps&#xd;&#xa;USB3 mode:&#xd;&#xa;1h: 5 Gbps&#xd;&#xa;2h: 10 Gbps&#xd;&#xa;ENUM SerDes mode:&#xd;&#xa;0h: 1.25 Gbps&#xd;&#xa;1h: 3.125 Gbps&#xd;&#xa;2h: 5.15625 Gbps&#xd;&#xa;3h: 6.25 Gbps&#xd;&#xa;4h: 10.3125 Gbps&#xd;&#xa;5h: 12.1875 Gbps&#xd;&#xa;6h: 12.5 Gbps&#xd;&#xa;7h: 25.78125 Gbps&#xd;&#xa;8h: 27.5 Gbps&#xd;&#xa;9h: 28.125(Lc) Gbps&#xd;&#xa;Eh: 20.625(Ring) Gbps&#xd;&#xa;Fh: 10 Gbps&#xd;&#xa;10h: 26.5625 Gbps&#xd;&#xa;11h: 5 Gbps&#xd;&#xa;12h: 2.578125 Gbps$
$$RESERVED$  $31$  $28$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$phy_gen_rx_fm_reg_lane$  $27$  $27$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register internal$
$$reserved_input_rx_lane[15:0]$  $26$  $11$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input internal&#xd;&#xa;Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_rx_fm_reg_lane$  $10$  $10$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register internal$
$$rx_acjtag_hyst_lane[2:0]$  $9$  $7$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst internal&#xd;&#xa;Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_hyst_fm_reg_lane$  $6$  $6$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register internal$
$$rx_preset_hint_lane[3:0]$  $5$  $2$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Present Hint internal&#xd;&#xa;Set value of rx_preset_hint when register rx_preset_hint_fm_reg is 1 or in isolation/scan mode.$
$$rx_preset_hint_fm_reg_lane$  $1$  $1$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_preset_hint From Register internal$
$$RESERVED$  $0$  $0$  $R2108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$rx_acjtag_ref_sel_lane$  $31$  $31$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $ACJTAG Internal Reference Selection: internal&#xd;&#xa;0:Set Reference as Ground&#xd;&#xa;1:Set reference as a filtered version of input$
$$rx_acjtag_dcc_en_lane$  $30$  $30$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $RX Acjtag Dcc Enable internal$
$$rx_dc_term_en_lane$  $29$  $29$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model internal$
$$ana_rx_voff_pos_fm_reg_lane$  $28$  $28$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Ana_rx_voff_pos From Register internal$
$$ana_rx_voff_pos_lane$  $27$  $27$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Voff Positive internal&#xd;&#xa;Set value of ana_rx_voff_pos when register ana_rx_voff_pos_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_ref_sel_fm_reg_lane$  $26$  $26$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_ref_sel_lane internal$
$$rx_acjtag_dcc_en_fm_reg_lane$  $25$  $25$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcc_en_lane internal$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane internal$
$$ana_rx_dn2floop_lane[3:0]$  $23$  $20$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_dn2floop when register ana_rx_dn2floop_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_dn2floop_fm_reg_lane$  $19$  $19$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_dn2floop from register ana_rx_dn2floop.$
$$ana_rx_up2floop_lane[3:0]$  $18$  $15$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop internal&#xd;&#xa;Set value of ana_rx_up2floop when register ana_rx_up2floop_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_up2floop_fm_reg_lane$  $14$  $14$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop From Register internal&#xd;&#xa;Force value of ana_rx_up2floop from register ana_rx_up2floop.$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register internal$
$$rx_acjtag_initn_lane$  $12$  $12$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn internal&#xd;&#xa;Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register internal$
$$rx_acjtag_initp_lane$  $10$  $10$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp internal&#xd;&#xa;Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register internal$
$$rx_acjtag_mode_lane$  $8$  $8$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode internal&#xd;&#xa;Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.$
$$RX_INIT_LANE$  $7$  $7$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial&#xd;&#xa;Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.$
$$rx_init_fm_reg_lane$  $6$  $6$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register internal$
$$RESERVED$  $5$  $5$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$sync_det_en_fm_reg_lane$  $4$  $4$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Sync_det_en From Register internal$
$$rx_train_enable_lane$  $3$  $3$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable internal&#xd;&#xa;Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register internal$
$$rx_hiz_lane$  $1$  $1$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z internal&#xd;&#xa;Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.$
$$rx_hiz_fm_reg_lane$  $0$  $0$  $R210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_hiz From Register internal$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection internal$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane internal$
$$packet_sync_en_lane$  $27$  $27$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Packet Sync Enable internal&#xd;&#xa;Set value of packet_sync_en when register Packet_sync_en_fm_reg is 1 or in isolation/scan mode.$
$$packet_sync_en_fm_reg_lane$  $26$  $26$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Packet_sync_en From Register internal$
$$RESERVED$  $25$  $25$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock internal&#xd;&#xa;Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register internal$
$$pu_sq_lane$  $22$  $22$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Power Up SQ internal&#xd;&#xa;Set value of pu_sq when register pu_sq_fm_reg is 1 or in isolation/scan mode.$
$$pu_sq_fm_reg_lane$  $21$  $21$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Pu_sq From Register internal$
$$RESERVED$  $20$  $20$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_align90_pd_out_lane$  $18$  $18$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Align90 Pd Out internal&#xd;&#xa;Set value of ana_rx_align90_pd_out when register ana_rx_align90_pd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_align90_pd_out_fm_reg_lane$  $17$  $17$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_align90_pd_out From Register internal$
$$ana_rx_dll_cal_cmp_out_lane$  $16$  $16$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx DLL Calibration Compare Out internal&#xd;&#xa;Set value of ana_rx_dll_cal_cmp_out when register ana_rx_dll_cal_cmp_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_dll_cal_cmp_out_fm_reg_lane$  $15$  $15$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_dll_cal_cmp_out From Register internal$
$$ana_rx_eom_align_cmp_out_lane$  $14$  $14$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Eom Alignment Calibration Compare Out internal&#xd;&#xa;Set value of ana_rx_eom_align_cmp_out when register ana_rx_eom_align_cmp_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_eom_align_cmp_out_fm_reg_lane$  $13$  $13$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_eom_align_cmp_out From Register internal$
$$RESERVED$  $12$  $12$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_sq_out_lane$  $10$  $10$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output internal&#xd;&#xa;Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register internal$
$$pu_rx_lane$  $8$  $8$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Power Up Rx internal&#xd;&#xa;Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.$
$$pu_rx_fm_reg_lane$  $7$  $7$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Pu_rx From Register internal$
$$eye_open_en_lane$  $6$  $6$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Eye Open Enable internal&#xd;&#xa;Set value of eye_open_en when register eye_open_en_fm_reg is 1 or in isolation/scan mode.$
$$eye_open_en_fm_reg_lane$  $5$  $5$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Eye_open_en From Register internal$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register internal$
$$rx_acjtag_ac_lane$  $3$  $3$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC internal&#xd;&#xa;Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register internal$
$$rx_acjtag_en_lane$  $1$  $1$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable internal&#xd;&#xa;Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $0$  $0$  $R2110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[4:0]$  $31$  $27$  $R2114h$  $Speed Control Rx Lane Register 1$  $R$  $0h$  $Rx GEN Value Read internal$
$$RESERVED$  $26$  $26$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_reserved_input_rx_rd_lane[15:0]$  $15$  $0$  $R2114h$  $Speed Control Rx Lane Register 1$  $R$  $0h$  $PIN_RESERVED_INPUT_RX read out value internal$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R2118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0 internal$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R2118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Internal Reserved Register 0 internal$
$$cdr_lock_det_en_lane$  $31$  $31$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Cdr_lock_det Clock internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$ana_rxclk_inv_lane$  $30$  $30$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper.$
$$pin_rx_clk_on_lane$  $29$  $29$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$RESERVED$  $28$  $28$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain internal&#xd;&#xa;0: Not reset&#xd;&#xa;1: Reset$
$$rxdclk_ah_lane$  $25$  $25$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High. internal&#xd;&#xa;0: Normal (rising edge strobes parallel data).&#xd;&#xa;1: Inverted (falling edge strobes parallel data).&#xd;&#xa;This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing$
$$cdr_lock_det_clk_en_lane$  $24$  $24$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force CDR LOCK Detect Clock Enable. internal&#xd;&#xa;Force CDR LOCK detect clock enable. This bit has highest priority.$
$$RESERVED$  $23$  $23$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$pt_rx_clk_en_lane$  $22$  $22$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable. internal&#xd;&#xa;Force phytest RX clock enable. This bit has highest priority.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable. internal&#xd;&#xa;Force RX to TX loop back clock enable. This bit has highest priority.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock internal$
$$rst_cdr_lock_det_clk_lane$  $19$  $19$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset CDR Lock Detect Clock  internal$
$$rst_sq_mcu_clk_lane$  $18$  $18$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock  internal$
$$dtl_floop_clk_off_lane$  $17$  $17$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Off internal&#xd;&#xa;Turn off DTL frequency loop clock$
$$dtl_floop_clk_en_lane$  $16$  $16$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Enable internal&#xd;&#xa;Force DTL frequency loop clock enable. This bit has highest priority.$
$$RESERVED$  $15$  $15$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$SYNC_DET_EN_LANE$  $31$  $31$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Sync Detect Enable.&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$sync_det_after_phy_rdy_lane$  $30$  $30$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Detection After RX INIT Done internal&#xd;&#xa;0: Sync detection is not be gated by PIN_RX_INIT_DONE&#xd;&#xa;1: Sync detection is held until after PIN_RX_INIT_DONE is asserted&#xd;&#xa;It is recommended to set this bit to 1 so that sync characters are not detected while the receiver is initializing.&#xd;&#xa;This field is available for test purpose only.$
$$SYNC_POL_LANE$  $29$  $29$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Polarity&#xd;&#xa;It is used in sync character detection mode.&#xd;&#xa;0: to detect SYNC_CHAR only&#xd;&#xa;1: to detect SYNC_CHAR or inverted SYNC_CHAR.$
$$SYNC_CHAR_LANE[9:0]$  $28$  $19$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $283h$  $Sync Character Pattern&#xd;&#xa;This field specifies the SYNC_CHAR pattern the sync detector uses to match for 10-bit sync character. The SYNC_MASK field indicates which of these bits are used in the match.$
$$SYNC_MASK_LANE[9:0]$  $18$  $9$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $3FFh$  $Sync Character Mask&#xd;&#xa;Each bit masks the corresponding bit in SYNC_CHAR[9:0]&#xd;&#xa;0: Corresponding bit in SYNC_CHAR[9:0] is not compared during SYNC detect&#xd;&#xa;1: Corresponding bit in SYNC_CHAR[9:0] is compared during SYNC detect$
$$sync_realign_mode_lane$  $8$  $8$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $SYNC Realignment Mode internal&#xd;&#xa;0: realign any time&#xd;&#xa;1: realign when two consecutive positions are same$
$$frame_det_midd_level_lane[1:0]$  $7$  $6$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection internal&#xd;&#xa;0: all bits are used for checking&#xd;&#xa;1: 1 bit is ignored&#xd;&#xa;2: 2 bits are ignored&#xd;&#xa;3: 3 bits are ignored$
$$frame_det_side_level_lane[1:0]$  $5$  $4$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection internal&#xd;&#xa;0: all bits are used for checking&#xd;&#xa;1: 1 bit is ignored&#xd;&#xa;2: 2 bits are ignored&#xd;&#xa;3: 3 bits are ignored$
$$FRAME_LOCK_SEL_LANE$  $3$  $3$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select&#xd;&#xa;0: use internal generated frame lock signal&#xd;&#xa;1: use PIN_TX_TRAIN_ENABLE as frame_lock$
$$RESERVED$  $2$  $2$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$good_marker_num_lane[2:0]$  $31$  $29$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Good Frame Marker Number internal&#xd;&#xa;When good marker number is reached, frame is locked$
$$bad_marker_num_lane[2:0]$  $28$  $26$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $4h$  $Bad Frame Marker Number internal&#xd;&#xa;When bad marker number is reached, frame is unlocked$
$$frame_end_sel_lane$  $25$  $25$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Frame End Selection For Frame Detection internal&#xd;&#xa;0: use one cycle frame end&#xd;&#xa;1: use three cycle frame end$
$$FRAME_REALIGN_MODE_LANE$  $24$  $24$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Realign Mode Select&#xd;&#xa;0: realign any time&#xd;&#xa;1: realign when frame_det_window is high$
$$FRAME_DET_MODE_LANE$  $23$  $23$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Frame Lock Detection Mode&#xd;&#xa;0: good_marker_num_lane and bad_marker_num_lane are used&#xd;&#xa;1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected$
$$align_stat_rd_req_lane$  $22$  $22$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Align Status Read Request internal&#xd;&#xa;The frame_sync detect status is saved to register for read at the rising edge of this signal.$
$$word_found_lane$  $21$  $21$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Word Align Found Indicator internal&#xd;&#xa;0: Word not found&#xd;&#xa;1: Word found&#xd;&#xa;This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.$
$$SYNC_FOUND_LANE$  $20$  $20$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Sync Found Indicator&#xd;&#xa;0: SYNC not found&#xd;&#xa;1: SYNC found&#xd;&#xa;This is a latched version of sync detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.$
$$FRAME_FOUND_LANE$  $19$  $19$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Frame Found Indicator&#xd;&#xa;Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req$
$$frame_lock_lane$  $18$  $18$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Frame Lock Indicator internal&#xd;&#xa;Indicates that frame lock$
$$packet_found_lane$  $17$  $17$  $R2124h$  $Frame Sync Detection Reg1$  $R$  $0h$  $Packet Sync Found Indicator internal&#xd;&#xa;0: Packet sync not found&#xd;&#xa;1: Packet sync found$
$$sync_det_dis_lane$  $16$  $16$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Sync Detect Disable internal&#xd;&#xa;Disable sync detect in SAS GEN5$
$$packet_sync_dis_lane$  $15$  $15$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Packet Sync Disable internal&#xd;&#xa;Disable packet sync except SAS GEN5$
$$packet_sync_char_sel_lane[1:0]$  $14$  $13$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Packet Sync Character Select internal&#xd;&#xa;0: Align both packet_sync_char1_lane and packet_sync_char2_lane&#xd;&#xa;1: Align packet_sync_char1_lane&#xd;&#xa;2: Align packet_sync_char2_lane&#xd;&#xa;3: Align both packet_sync_char1_lane and packet_sync_char2_lane$
$$RESERVED$  $12$  $12$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_LANE[8:0]$  $8$  $0$  $R2124h$  $Frame Sync Detection Reg1$  $RW$  $42h$  $Training Patten Number (including Frame Marker)&#xd;&#xa;The unit is 32bit in 32 bit mode or 40bit in 40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet mode, n=4384, train_pat_num=0x88.$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R2128h$  $Frame Sync Detection Reg2$  $R$  $0h$  $Frame Alignment Level Register Readout internal$
$$RESERVED$  $15$  $15$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$align_pos_lane[39:20]$  $31$  $12$  $R212Ch$  $Frame Sync Detection Reg3$  $R$  $0h$  $Data Alignment Position(MSB) internal&#xd;&#xa;Alignment position(MSB) for frame marker detection, sync detection or word alignment$
$$RESERVED$  $11$  $11$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$align_pos_lane[19:0]$  $31$  $12$  $R2130h$  $Frame Sync Detection Reg4$  $R$  $0h$  $Data Alignment Position(LSB) internal&#xd;&#xa;Alignment position(LSB) for frame marker detection, sync detection or word alignment$
$$RESERVED$  $11$  $11$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$packet_sync_char1_lane[29:0]$  $29$  $0$  $R2134h$  $Frame Sync Detection Reg5$  $RW$  $40FEA99h$  $Packet Sync Character1 internal&#xd;&#xa;packet sync lost$
$$RESERVED$  $31$  $31$  $R2138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$packet_sync_char2_lane[29:0]$  $29$  $0$  $R2138h$  $Frame Sync Detection Reg6$  $RW$  $2B9A2789h$  $Packet Sync Character2 internal&#xd;&#xa;packet synchronized$
$$cdr_lock_mode_lane$  $31$  $31$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $CDR Lock Mode internal&#xd;&#xa;0: CDR lock with clock only&#xd;&#xa;1: CDR lock with both clock and data$
$$cdr_lock_lane$  $30$  $30$  $R213Ch$  $CDR Lock Detection$  $R$  $0h$  $CDR Lock Status internal&#xd;&#xa;0: CDR is not locked&#xd;&#xa;1: CDR is locked$
$$RESERVED$  $29$  $29$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$frame_lock_isr_lane$  $30$  $30$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU internal&#xd;&#xa;To indicate frame marker lock after detecting reg_good_marker_num of frame marker$
$$frame_unlock_isr_lane$  $29$  $29$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU internal&#xd;&#xa;To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker$
$$lane_margin_en_isr_lane$  $28$  $28$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Lane Margin Enable Interrupt To MCU internal&#xd;&#xa;To indicate PIPE sends out lane margin enable signal.$
$$RESERVED$  $27$  $27$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $31$  $31$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$frame_lock_mask_lane$  $30$  $30$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$frame_unlock_mask_lane$  $29$  $29$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$lane_margin_en_mask_lane$  $28$  $28$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $1h$  $Lane Margin Enable Interupt Disable internal&#xd;&#xa;0: Enable&#xd;&#xa;1: Disable$
$$RESERVED$  $27$  $27$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled&#xd;&#xa;The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.$
$$DET_BYPASS_LANE$  $30$  $30$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA&#xd;&#xa;0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0&#xd;&#xa;1: Directly output analog data, PIN_RXDATA has no cycle delay from analog$
$$RXD_INV_LANE$  $29$  $29$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert&#xd;&#xa;It is receive polarity swap enable.&#xd;&#xa;0: No polarity swap&#xd;&#xa;1: Polarity Swap (1 becomes 0 and 0 becomes 1)&#xd;&#xa;This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.&#xd;&#xa;This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.$
$$RXDATA_LATENCY_REDUCE_EN_LANE$  $28$  $28$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable&#xd;&#xa;Reduce Rx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible&#xd;&#xa;0: Rx data path latency is not reduced&#xd;&#xa;1: Rx data path latency is reduced$
$$sq_gate_rxdata_lane$  $27$  $27$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $RXDATA Value During SQ internal&#xd;&#xa;RXDATA uses this value when both PIN_SQ_DETECTED and register SQ_GATE_RXDATA_EN are high&#xd;&#xa;0: RXDATA sends out all 0s when both PIN_SQ_DETECTED and register SQ_GATE_RXDATA_EN are high&#xd;&#xa;1: RXDATA sends out all 1s when both PIN_SQ_DETECTED and register SQ_GATE_RXDATA_EN are high$
$$RESERVED$  $26$  $26$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$margin_offset_lane[6:0]$  $31$  $25$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset internal&#xd;&#xa;Set value of margin_offset when register margin_offset_fm_reg is 1 or in isolation/scan mode.$
$$margin_offset_fm_reg_lane$  $24$  $24$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Force internal$
$$margin_offset_chg_lane$  $23$  $23$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change internal&#xd;&#xa;Set value of margin_offset_chg when register margin_offset_chg_fm_reg is 1 or in isolation/scan mode.$
$$margin_offset_chg_fm_reg_lane$  $22$  $22$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change Force internal$
$$margin_type_lane$  $21$  $21$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type internal&#xd;&#xa;Set value of margin_type when register margin_type_fm_reg is 1 or in isolation/scan mode.$
$$margin_type_fm_reg_lane$  $20$  $20$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type Force internal$
$$margin_en_lane$  $19$  $19$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable internal&#xd;&#xa;Set value of margin_en when register margin_en_fm_reg is 1 or in isolation/scan mode.$
$$margin_en_fm_reg_lane$  $18$  $18$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable Force internal$
$$margin_dir_lane$  $17$  $17$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction internal&#xd;&#xa;Set value of margin_dir when register margin_dir_fm_reg is 1 or in isolation/scan mode.$
$$margin_dir_fm_reg_lane$  $16$  $16$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction Force internal$
$$RESERVED$  $15$  $15$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ana_rx_pu_dly2_lane$  $0$  $0$  $R214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $1h$  $Delayed Version Of Analog RX PU internal$
$$RESERVED$  $31$  $21$  $R2150h$  $_field description_$  $RW$  $0h$  $$
$$rx_sq_out_rd_req_lane$  $20$  $20$  $R2150h$  $_field description_$  $RW$  $1h$  $Analog Rx SQ Calibration Read Out Request internal$
$$rx_voff_pos_rd_req_lane$  $19$  $19$  $R2150h$  $_field description_$  $RW$  $1h$  $Analog Rx Sampler Calibration Read Out Request internal$
$$rx_eom_align_cmp_out_rd_req_lane$  $18$  $18$  $R2150h$  $_field description_$  $RW$  $1h$  $Analog Rx EOM Alignment Calibration Read Out Request internal$
$$rx_dll_cal_cmp_out_rd_req_lane$  $17$  $17$  $R2150h$  $_field description_$  $RW$  $1h$  $Analog Rx DLL Calibration Read Out Request internal$
$$rx_align90_pd_out_rd_req_lane$  $16$  $16$  $R2150h$  $_field description_$  $RW$  $1h$  $Analog Rx Align90 Calibration Read Out Request internal$
$$RESERVED$  $15$  $5$  $R2150h$  $_field description_$  $RW$  $0h$  $$
$$ana_rx_sq_out_rd_lane$  $4$  $4$  $R2150h$  $_field description_$  $R$  $0h$  $Analog Rx SQ Calibration Read Out internal$
$$ana_rx_voff_pos_rd_lane$  $3$  $3$  $R2150h$  $_field description_$  $R$  $0h$  $Analog Rx Sampler Calibration Read Out internal$
$$ana_rx_eom_align_cmp_out_rd_lane$  $2$  $2$  $R2150h$  $_field description_$  $R$  $0h$  $Analog Rx EOM Alignment Calibration Read Out internal$
$$ana_rx_dll_cal_cmp_out_rd_lane$  $1$  $1$  $R2150h$  $_field description_$  $R$  $0h$  $Analog Rx DLL Calibration Read Out internal$
$$ana_rx_align90_pd_out_rd_lane$  $0$  $0$  $R2150h$  $_field description_$  $R$  $0h$  $Analog Rx Align90 Calibration Read Out internal$
$$RESERVED$  $31$  $31$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$frame_lock_isr_clear_lane$  $30$  $30$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear internal$
$$frame_unlock_isr_clear_lane$  $29$  $29$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear internal$
$$lane_margin_en_isr_clear_lane$  $28$  $28$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Lane Margin Enable Interrupt Clear internal$
$$RESERVED$  $27$  $27$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$sel_mu_f_lane$  $31$  $31$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Select Mu Phase Selector And Frequency Selector internal&#xd;&#xa;0: select initial u Phase selector and u Frequency selector&#xd;&#xa;1: select final u Phase selector and u Frequency selector&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_floop_freeze_lane$  $30$  $30$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Loop Freeze internal&#xd;&#xa;This signal freezes the update of CDR phase and frequency loops.&#xd;&#xa;0: Not freeze&#xd;&#xa;1: Freeze&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clk_mode_lane[1:0]$  $29$  $28$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clock Mode internal&#xd;&#xa;2'b00: Digital DTL clock is same as PLL frequency&#xd;&#xa;2'b01: Digital DTL clock is 1/2 PLL frequency&#xd;&#xa;2'b10: Digital DTL clock is 1/4 PLL frequency&#xd;&#xa;2'b11: Digital DTL clock is 1/8 PLL frequency&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clamping_en_lane$  $27$  $27$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Enable internal&#xd;&#xa;0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]&#xd;&#xa;1: when saturated, foffset is hold&#xd;&#xa;This field is taken as asynchronous signal.$
$$dtl_clamping_sel_lane[2:0]$  $26$  $24$  $R2160h$  $DTL related register 0$  $RW$  $6h$  $DTL Frequency Offset Clamping Setting internal&#xd;&#xa;ENUM When reg_dtl_clamping_scale_lane is 0&#xd;&#xa;3'b000: 14000ppm (14/1024)&#xd;&#xa;3'b001: 12000ppm (12/1024)&#xd;&#xa;3'b010: 11000ppm (11/1024)&#xd;&#xa;3'b011: 10000ppm (10/1024)&#xd;&#xa;3'b100: 9000ppm (9/1024)&#xd;&#xa;3'b101: 8000ppm (8/1024)&#xd;&#xa;3'b110: 7000ppm (7/1024)&#xd;&#xa;3'b111: 6000ppm (6/1024)&#xd;&#xa;ENUM When reg_dtl_clamping_scale_lane is 1&#xd;&#xa;3'b000: 7000ppm (14/2048)&#xd;&#xa;3'b001: 6000ppm (12/2048)&#xd;&#xa;3'b010: 5500ppm (11/2048)&#xd;&#xa;3'b011: 5000ppm (10/2048)&#xd;&#xa;3'b100: 4500ppm (9/2048)&#xd;&#xa;3'b101: 4000ppm (8/2048)&#xd;&#xa;3'b110: 3500ppm (7/2048)&#xd;&#xa;3'b111: 3000ppm (6/2048)&#xd;&#xa;This field is taken as static signal.$
$$dtl_clamping_scale_lane$  $23$  $23$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Scale internal&#xd;&#xa;0: not scaled (default)&#xd;&#xa;1: 1/2 down scale&#xd;&#xa;This field is taken as asynchronous signal.$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio&#xd;&#xa;Scale DTL clamping value for negative side from positive side.&#xd;&#xa;2'b00: negative side dtl clamping value is same as positive side&#xd;&#xa;2'b01: negative side dtl clamping value is1/2 of positive side&#xd;&#xa;2'b10: negative side dtl clamping value is 1/4 of positive side&#xd;&#xa;2'b11: negative side dtl clamping value is 1/8 of positive side&#xd;&#xa;This field is taken as static signal.$
$$rx_foffset_extraction_en_lane$  $20$  $20$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Enable. internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$rx_foffset_extraction_rst_lane$  $19$  $19$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Reset.  internal&#xd;&#xa;It is OR'ed with sft_rst_no_reg and reset_dtl&#xd;&#xa;0: not reset&#xd;&#xa;1: Reset$
$$avg_window_lane[1:0]$  $18$  $17$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $Average Window. internal&#xd;&#xa;Defines the number of peaks to be averaged for each update during RX offset extraction.&#xd;&#xa;2'b00: 256&#xd;&#xa;2'b01: 512&#xd;&#xa;2'b10: 1024&#xd;&#xa;2'b11: 2048&#xd;&#xa;The default value is 2h.$
$$rx_foffset_rd_req_lane$  $16$  $16$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $RX Frequency Offset Read Request internal&#xd;&#xa;Request to update rx_foffset for register read&#xd;&#xa;Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.&#xd;&#xa;The rx_foffset_rdy goes high when the offset value is ready.$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction&#xd;&#xa;This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.&#xd;&#xa;This configures the CDR to turn on the frequency loop.&#xd;&#xa;This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.&#xd;&#xa;0: frequency loop set to initial value&#xd;&#xa;1: frequency loop is enabled$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R2160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL&#xd;&#xa;This bit gates the squelch detect signal from the analog logic. This is a test mode feature only.&#xd;&#xa;0: CDR tracking works as usual where it depends on the squelch detector signal.&#xd;&#xa;1: CDR keeps tracking regardless of squelch detector signal.$
$$clear_dtl_clamping_triggered_lane$  $12$  $12$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $Clear DTL Clamping Status Register internal&#xd;&#xa;0: Don't clear&#xd;&#xa;1: Clear$
$$dtl_clamp_rst_mode_lane[1:0]$  $11$  $10$  $R2160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clamping Reset Mode internal&#xd;&#xa;When dtl_clamping_en_lane = 0 , frequency offset is reset to:&#xd;&#xa;2'b00: dtl_clamp_foffs_lane[9:0]&#xd;&#xa;2'b01: init_rxfoffs_lane[9:0]&#xd;&#xa;2'b10: wrap around within two clamping value&#xd;&#xa;2'b11: wrap around within all range$
$$dtl_clamp_foffs_lane[9:0]$  $9$  $0$  $R2160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Reset Value internal&#xd;&#xa;When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 30.5ppm$
$$rx_foffset_ready_cnt_lane[3:0]$  $31$  $28$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $SSC Detection Window Count.  internal&#xd;&#xa;SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.$
$$rx_foffset_ready_thres_lane[3:0]$  $27$  $24$  $R2164h$  $DTL related register 1$  $RW$  $2h$  $SSC Detection Threshold. internal&#xd;&#xa;If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.$
$$rx_foffset_ssc_bias_lane[3:0]$  $23$  $20$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $Receiver Frequency Offset Spread Spectrum Clock Bias. internal&#xd;&#xa;SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.&#xd;&#xa;Unit is 30.5 ppm$
$$rx_foffset_ssc_detect_thres_lane[3:0]$  $19$  $16$  $R2164h$  $DTL related register 1$  $RW$  $2h$  $Receiver Frequency Offset Spread Spectrum Clock Detect Threshold.  internal&#xd;&#xa;If (max_peak - min_peak) < four times of this threshold, it is judged as no SSC in the received signal.$
$$RX_SELMUFF_LANE[2:0]$  $15$  $13$  $R2164h$  $DTL related register 1$  $RW$  $2h$  $Select Final Multiple Frequency.&#xd;&#xa;Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.&#xd;&#xa;3'b000: 1/64 (largest bandwidth)&#xd;&#xa;3'b001: 1/128&#xd;&#xa;3'b010: 1/256&#xd;&#xa;3'b011: 1/512&#xd;&#xa;3'b100: 1/1024&#xd;&#xa;3'b101: 1/2048 (smallest bandwidth)&#xd;&#xa;This setting is used for PHY_GEN_RX=0$
$$RX_SELMUFI_LANE[2:0]$  $12$  $10$  $R2164h$  $DTL related register 1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.&#xd;&#xa;Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.&#xd;&#xa;3'b000: 1/64 (largest bandwidth)&#xd;&#xa;3'b001: 1/128&#xd;&#xa;3'b010: 1/256&#xd;&#xa;3'b011: 1/512&#xd;&#xa;3'b100: 1/1024&#xd;&#xa;3'b101: 1/2048 (smallest bandwidth)&#xd;&#xa;When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.&#xd;&#xa;RX_SELMUFI and RX_SELMUFF must be programmed to the same values.&#xd;&#xa;A smaller number gives a higher loop bandwidth.&#xd;&#xa;The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.&#xd;&#xa;This setting is used for PHY_GEN_RX=0$
$$init_rxfoffs_lane[9:0]$  $9$  $0$  $R2164h$  $DTL related register 1$  $RW$  $0h$  $Initial RX Frequency Offset internal&#xd;&#xa;The unit is 30.5ppm$
$$rx_foffset_rdy_lane$  $31$  $31$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Receiver Frequency Offset Ready. internal&#xd;&#xa;0: RX frequency offset is not ready to read&#xd;&#xa;1: The frequency offset value is ready.$
$$rx_foffset_rd_lane[9:0]$  $30$  $21$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Receiver Frequency Offset Read Value. internal&#xd;&#xa;To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.$
$$DTL_STEP_MODE_LANE$  $20$  $20$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode&#xd;&#xa;0: Use real step.&#xd;&#xa;1: Use majority vote.$
$$RX_FOFFSET_DISABLE_LANE$  $19$  $19$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset&#xd;&#xa;0: frequency offset is added to RX phase interpolator&#xd;&#xa;1: frequency offset is added to PLL phase interpolator$
$$dtl_loop_freeze_lane$  $18$  $18$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop. internal$
$$dtl_clamping_triggered_lane$  $17$  $17$  $R2168h$  $DTL related register 2$  $R$  $0h$  $DTL Frequency Offset Clamping Triggered internal&#xd;&#xa;0: DTL frequency offset never reaches the clamping range&#xd;&#xa;1: DTL frequency offset reaches the clamping range&#xd;&#xa;This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.$
$$rx_ssc_found_lane$  $16$  $16$  $R2168h$  $DTL related register 2$  $R$  $0h$  $Spread Spectrum Clock Found. internal&#xd;&#xa;0: No SSC detected on received data&#xd;&#xa;1: SSC was detected on received data$
$$RESERVED$  $15$  $15$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2168h$  $DTL related register 2$  $RW$  $0h$  $$
$$rx_foffset_extra_m_lane[13:0]$  $13$  $0$  $R2168h$  $DTL related register 2$  $RW$  $64Fh$  $RX Frequency Offset Exctraction SSC Frequency.  internal$
$$RESERVED$  $31$  $31$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$pm_dis_timer_sel_lane[5:0]$  $29$  $24$  $R216Ch$  $DTL related register 3$  $RW$  $Bh$  $Nnumber Of Frames, Each Frame Is 4 DTL Clock internal$
$$pm_auto_ctrl_en_lane$  $23$  $23$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $1: Enable Pattern Match Enable Control Feature. internal&#xd;&#xa;0: Disable pattern match enable control feature, pattern match always enabled.$
$$pm_dis_timer_on_lane$  $22$  $22$  $R216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0] internal&#xd;&#xa;0: Pattern match disable after a continues number of of all-zero frames have received.$
$$pm_en_timer_on_lane$  $21$  $21$  $R216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0] internal&#xd;&#xa;0: Pattern match resume  after a number of nt-all-zero frames have received.$
$$pm_en_timer_sel_lane[2:0]$  $20$  $18$  $R216Ch$  $DTL related register 3$  $RW$  $2h$  $Select Number Of Frames, Each Frame Is 4 DTL Clock internal&#xd;&#xa;3'h0: 8&#xd;&#xa;3'h1: 16&#xd;&#xa;3'h2: 32&#xd;&#xa;3'h3: 64&#xd;&#xa;3'h4: 128&#xd;&#xa;3'h5: 255&#xd;&#xa;Others: 255$
$$ana_rx_cdr_pattern_en_force_lane$  $17$  $17$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable Force internal$
$$ana_rx_cdr_pattern_en_lane$  $16$  $16$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable internal$
$$RESERVED$  $15$  $15$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$rx_extra_ssc_amp_rd_lane[9:0]$  $9$  $0$  $R216Ch$  $DTL related register 3$  $R$  $0h$  $RX SSC Amplitude Extracted internal&#xd;&#xa;To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R2170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level&#xd;&#xa;When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_MCU_CLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_MCU_CLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.$
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R2170h$  $squelch glitch filter control$  $R$  $0h$  $Pin Rx Sq Output Read&#xd;&#xa;To read value of pin_rx_sq_out$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R2170h$  $squelch glitch filter control$  $R$  $0h$  $Pin Rx Sq Low Pass Filter Output Read&#xd;&#xa;To read value of pin_rx_sq_out_lpf$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.&#xd;&#xa;0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB&#xd;&#xa;1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable&#xd;&#xa;0: SQ_DETECTED from analog SQ_OUT directly&#xd;&#xa;1: SQ_DETECTED is high when SQ_OUT is high for a certain time.$
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface&#xd;&#xa;0: Select deglitch or non-deglitch analog SQ signal&#xd;&#xa;1: Select filtered SQ signal$
$$sq_detected_gate_en_lane$  $10$  $10$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Gate Enable internal&#xd;&#xa;0: SQ_DETECTED is not gated during power on sequence or SQ calibration&#xd;&#xa;1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"$
$$sq_detected_during_cal_lane$  $9$  $9$  $R2170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration internal&#xd;&#xa;This value is assigned to SQ_DETECTED during power on sequence or SQ calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R2170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable&#xd;&#xa;0: Don't deglitch analog SQ output&#xd;&#xa;1: Deglitch analog SQ output$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R2170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse&#xd;&#xa;This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R2170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse&#xd;&#xa;This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.$
$$RESERVED$  $31$  $31$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[14:0]$  $14$  $0$  $R2174h$  $RX Reserved Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value internal$
$$RESERVED$  $31$  $30$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$clkcpu_en_lane$  $29$  $29$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Clock Status internal$
$$intoccus_mcu_lane$  $28$  $28$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Interrupt Occurred In Hold Mode internal$
$$holda_mcu_lane$  $27$  $27$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU  Hold ACK internal$
$$RESERVED$  $26$  $25$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$rst_reg_clk_lane$  $24$  $24$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register internal&#xd;&#xa;1: Reset lane control register$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$RESERVED$  $22$  $9$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R2200h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart internal&#xd;&#xa;Setting this register 0 then 1 resets and restarts MCU$
$$mcu_id_lane[7:0]$  $7$  $0$  $R2200h$  $MCU Control Register$  $R$  $0h$  $MCU Lane ID For Each Lane internal$
$$RESERVED$  $31$  $25$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select internal&#xd;&#xa;1: PIN_GPO is controlled by MCU output ports&#xd;&#xa;0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R2204h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register internal&#xd;&#xa;Set PIN_GPO value when register gpo_sel_lane=1$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R2204h$  $MCU GPIO Control Register$  $R$  $0h$  $PIN_GPO Read Back Value internal$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R2204h$  $MCU GPIO Control Register$  $R$  $0h$  $PIN_GPI Read Back Value internal$
$$int_enable_all_lane$  $31$  $31$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable internal$
$$RESERVED$  $30$  $24$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $23$  $19$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$mem_line_sel0_lane[4:0]$  $18$  $14$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$line_tag_sel_lane[4:0]$  $13$  $9$  $R2208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select one of 32 line tags for read back$
$$line_tag_lane[8:0]$  $8$  $0$  $R2208h$  $Cache Control Debug Register 0$  $R$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Cache line tag readback value$
$$RESERVED$  $31$  $24$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$pin_phy_int_en_lane$  $23$  $23$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $PIN_PHY_INT_OUT Input Enable For Each Lane$
$$mcu_int12_en_lane$  $22$  $22$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT12 Input Enable$
$$mcu_int11_en_lane$  $21$  $21$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT11 Input Enable$
$$mcu_int10_en_lane$  $20$  $20$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT10 Input Enable$
$$mcu_int9_en_lane$  $19$  $19$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT9 Input Enable$
$$mcu_int8_en_lane$  $18$  $18$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT8 Input Enable$
$$mcu_int7_en_lane$  $17$  $17$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT7 Input Enable$
$$mcu_int6_en_lane$  $16$  $16$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT6 Input Enable$
$$mcu_int5_en_lane$  $15$  $15$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT5 Input Enable$
$$mcu_int4_en_lane$  $14$  $14$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT4 Input Enable$
$$mcu_int3_en_lane$  $13$  $13$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT3 Input Enable$
$$mcu_int2_en_lane$  $12$  $12$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT2 Input Enable$
$$mcu_int1_en_lane$  $11$  $11$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT1 Input Enable$
$$mcu_int0_en_lane$  $10$  $10$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT0 Input Enable$
$$miss_line_sel1_lane[4:0]$  $9$  $5$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R2230h$  $Lane MCU Status Register 0$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R2234h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R2238h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only internal$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R223Ch$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only internal$
$$int0_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT0 internal$
$$int0_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT0 internal$
$$int0_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT0 internal$
$$int0_mcu_remote_req_int_en_lane$  $28$  $28$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT0 internal$
$$int0_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT0 internal$
$$int0_lane_margin_en_int_en_lane$  $26$  $26$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT0 internal$
$$int0_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int0_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int0_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int0_mem_ecc_error_int_en_lane$  $22$  $22$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Memory ECC Error For INT0 internal$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0 internal$
$$int0_int_cmn_irq_en_lane$  $20$  $20$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_int For INT0 internal$
$$int0_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT0 internal$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0 internal$
$$int0_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT0 internal$
$$int0_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT0 internal$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0 internal$
$$int0_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT0 internal$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0 internal$
$$int0_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT0 internal$
$$int0_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT0 internal$
$$int0_remote_status_valid_int_en_lane$  $10$  $10$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_status_valid_int For INT0 internal$
$$int0_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT0 internal$
$$int0_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT0 internal$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0 internal$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0 internal$
$$int0_timer3_int_en_lane$  $5$  $5$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0 internal$
$$int0_timer2_int_en_lane$  $4$  $4$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0 internal$
$$int0_timer1_int_en_lane$  $3$  $3$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0 internal$
$$int0_timer0_int_en_lane$  $2$  $2$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0 internal$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0 internal$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R2240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_chg_int For INT0 internal$
$$int1_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT1 internal$
$$int1_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT1 internal$
$$int1_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT1 internal$
$$int1_mcu_remote_req_int_en_lane$  $28$  $28$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT1 internal$
$$int1_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT1 internal$
$$int1_lane_margin_en_int_en_lane$  $26$  $26$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT1 internal$
$$int1_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int1_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int1_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int1_mem_ecc_error_int_en_lane$  $22$  $22$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Memory ECC Error For INT1 internal$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1 internal$
$$int1_int_cmn_irq_en_lane$  $20$  $20$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_int For INT1 internal$
$$int1_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT1 internal$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1 internal$
$$int1_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT1 internal$
$$int1_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT1 internal$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1 internal$
$$int1_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT1 internal$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1 internal$
$$int1_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT1 internal$
$$int1_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT1 internal$
$$int1_remote_status_valid_int_en_lane$  $10$  $10$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_status_valid_int For INT1 internal$
$$int1_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT1 internal$
$$int1_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT1 internal$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_lock_int For INT1 internal$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_unlock_int For INT1 internal$
$$int1_timer3_int_en_lane$  $5$  $5$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer4_int For INT1 internal$
$$int1_timer2_int_en_lane$  $4$  $4$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer3_int For INT1 internal$
$$int1_timer1_int_en_lane$  $3$  $3$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer2_int For INT1 internal$
$$int1_timer0_int_en_lane$  $2$  $2$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer1_int For INT1 internal$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1 internal$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R2244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT1 internal$
$$int2_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT2 internal$
$$int2_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT2 internal$
$$int2_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT2 internal$
$$int2_mcu_remote_req_int_en_lane$  $28$  $28$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT2 internal$
$$int2_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT2 internal$
$$int2_lane_margin_en_int_en_lane$  $26$  $26$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT2 internal$
$$int2_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int2_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int2_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int2_mem_ecc_error_int_en_lane$  $22$  $22$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Memory ECC Error For INT2 internal$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2 internal$
$$int2_int_cmn_irq_en_lane$  $20$  $20$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_int For INT2 internal$
$$int2_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT2 internal$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2 internal$
$$int2_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT2 internal$
$$int2_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT2 internal$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2 internal$
$$int2_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT2 internal$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2 internal$
$$int2_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT2 internal$
$$int2_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT2 internal$
$$int2_remote_status_valid_int_en_lane$  $10$  $10$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_status_valid_int For INT2 internal$
$$int2_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT2 internal$
$$int2_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT2 internal$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_lock_int For INT2 internal$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_unlock_int For INT2 internal$
$$int2_timer3_int_en_lane$  $5$  $5$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer4_int For INT2 internal$
$$int2_timer2_int_en_lane$  $4$  $4$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer3_int For INT2 internal$
$$int2_timer1_int_en_lane$  $3$  $3$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer2_int For INT2 internal$
$$int2_timer0_int_en_lane$  $2$  $2$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer1_int For INT2 internal$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2 internal$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R2248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_chg_int For INT2 internal$
$$int3_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT3 internal$
$$int3_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT3 internal$
$$int3_mcu_remote_ack_int_en_lane$  $29$  $29$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT3 internal$
$$int3_mcu_remote_req_int_en_lane$  $28$  $28$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT3 internal$
$$int3_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT3 internal$
$$int3_lane_margin_en_int_en_lane$  $26$  $26$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT3 internal$
$$int3_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int3_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int3_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int3_mem_ecc_error_int_en_lane$  $22$  $22$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Memory ECC Error For INT3 internal$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3 internal$
$$int3_int_cmn_irq_en_lane$  $20$  $20$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_int For INT3 internal$
$$int3_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT3 internal$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3 internal$
$$int3_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT3 internal$
$$int3_int_rx_init_rise_int_en_lane$  $16$  $16$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT3 internal$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3 internal$
$$int3_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT3 internal$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3 internal$
$$int3_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT3 internal$
$$int3_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT3 internal$
$$int3_remote_status_valid_int_en_lane$  $10$  $10$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_status_valid_int For INT3 internal$
$$int3_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT3 internal$
$$int3_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT3 internal$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_lock_int For INT3 internal$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_unlock_int For INT3 internal$
$$int3_timer3_int_en_lane$  $5$  $5$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer4_int For INT3 internal$
$$int3_timer2_int_en_lane$  $4$  $4$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer3_int For INT3 internal$
$$int3_timer1_int_en_lane$  $3$  $3$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer2_int For INT3 internal$
$$int3_timer0_int_en_lane$  $2$  $2$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer1_int For INT3 internal$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3 internal$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_chg_int For INT3 internal$
$$int4_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT4 internal$
$$int4_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT4 internal$
$$int4_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT4 internal$
$$int4_mcu_remote_req_int_en_lane$  $28$  $28$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT4 internal$
$$int4_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT4 internal$
$$int4_lane_margin_en_int_en_lane$  $26$  $26$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT4 internal$
$$int4_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int4_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int4_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int4_mem_ecc_error_int_en_lane$  $22$  $22$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Memory ECC Error For INT4 internal$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4 internal$
$$int4_int_cmn_irq_en_lane$  $20$  $20$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_int For INT4 internal$
$$int4_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT4 internal$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT4 internal$
$$int4_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT4 internal$
$$int4_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT4 internal$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4 internal$
$$int4_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT4 internal$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4 internal$
$$int4_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT4 internal$
$$int4_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT4 internal$
$$int4_remote_status_valid_int_en_lane$  $10$  $10$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_status_valid_int For INT4 internal$
$$int4_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT4 internal$
$$int4_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT4 internal$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_lock_int For INT4 internal$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_unlock_int For INT4 internal$
$$int4_timer3_int_en_lane$  $5$  $5$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer4_int For INT4 internal$
$$int4_timer2_int_en_lane$  $4$  $4$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer3_int For INT4 internal$
$$int4_timer1_int_en_lane$  $3$  $3$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer2_int For INT4 internal$
$$int4_timer0_int_en_lane$  $2$  $2$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer1_int For INT4 internal$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4 internal$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R2250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_chg_int For INT4 internal$
$$int5_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT5 internal$
$$int5_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT5 internal$
$$int5_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT5 internal$
$$int5_mcu_remote_req_int_en_lane$  $28$  $28$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT5 internal$
$$int5_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT5 internal$
$$int5_lane_margin_en_int_en_lane$  $26$  $26$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT5 internal$
$$int5_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int5_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int5_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int5_mem_ecc_error_int_en_lane$  $22$  $22$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Memory ECC Error For INT5 internal$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5 internal$
$$int5_int_cmn_irq_en_lane$  $20$  $20$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_int For INT5 internal$
$$int5_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT5 internal$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5 internal$
$$int5_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT5 internal$
$$int5_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT5 internal$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5 internal$
$$int5_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT5 internal$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5 internal$
$$int5_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT5 internal$
$$int5_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT5 internal$
$$int5_remote_status_valid_int_en_lane$  $10$  $10$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_status_valid_int For INT5 internal$
$$int5_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT5 internal$
$$int5_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT5 internal$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_lock_int For INT5 internal$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_unlock_int For INT5 internal$
$$int5_timer3_int_en_lane$  $5$  $5$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer4_int For INT5 internal$
$$int5_timer2_int_en_lane$  $4$  $4$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer3_int For INT5 internal$
$$int5_timer1_int_en_lane$  $3$  $3$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer2_int For INT5 internal$
$$int5_timer0_int_en_lane$  $2$  $2$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer1_int For INT5 internal$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5 internal$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R2254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_chg_int For INT5 internal$
$$int6_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT6 internal$
$$int6_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT6 internal$
$$int6_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT6 internal$
$$int6_mcu_remote_req_int_en_lane$  $28$  $28$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT6 internal$
$$int6_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT6 internal$
$$int6_lane_margin_en_int_en_lane$  $26$  $26$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT6 internal$
$$int6_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int6_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int6_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int6_mem_ecc_error_int_en_lane$  $22$  $22$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Memory ECC Error For INT6 internal$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6 internal$
$$int6_int_cmn_irq_en_lane$  $20$  $20$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_int For INT6 internal$
$$int6_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT6 internal$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6 internal$
$$int6_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT6 internal$
$$int6_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT6 internal$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6 internal$
$$int6_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT6 internal$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6 internal$
$$int6_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT6 internal$
$$int6_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT6 internal$
$$int6_remote_status_valid_int_en_lane$  $10$  $10$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_status_valid_int For INT6 internal$
$$int6_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT6 internal$
$$int6_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT6 internal$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_lock_int For INT6 internal$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_unlock_int For INT6 internal$
$$int6_timer3_int_en_lane$  $5$  $5$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer4_int For INT6 internal$
$$int6_timer2_int_en_lane$  $4$  $4$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer3_int For INT6 internal$
$$int6_timer1_int_en_lane$  $3$  $3$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer2_int For INT6 internal$
$$int6_timer0_int_en_lane$  $2$  $2$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer1_int For INT6 internal$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6 internal$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R2258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_chg_int For INT6 internal$
$$int7_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT7 internal$
$$int7_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT7 internal$
$$int7_mcu_remote_ack_int_en_lane$  $29$  $29$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT7 internal$
$$int7_mcu_remote_req_int_en_lane$  $28$  $28$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT7 internal$
$$int7_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT7 internal$
$$int7_lane_margin_en_int_en_lane$  $26$  $26$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT7 internal$
$$int7_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int7_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int7_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int7_mem_ecc_error_int_en_lane$  $22$  $22$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Memory ECC Error For INT7 internal$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7 internal$
$$int7_int_cmn_irq_en_lane$  $20$  $20$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_int For INT7 internal$
$$int7_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT7 internal$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7 internal$
$$int7_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT7 internal$
$$int7_int_rx_init_rise_int_en_lane$  $16$  $16$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT7 internal$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7 internal$
$$int7_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT7 internal$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7 internal$
$$int7_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT7 internal$
$$int7_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT7 internal$
$$int7_remote_status_valid_int_en_lane$  $10$  $10$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_status_valid_int For INT7 internal$
$$int7_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT7 internal$
$$int7_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT7 internal$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_lock_int For INT7 internal$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_unlock_int For INT7 internal$
$$int7_timer3_int_en_lane$  $5$  $5$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer4_int For INT7 internal$
$$int7_timer2_int_en_lane$  $4$  $4$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer3_int For INT7 internal$
$$int7_timer1_int_en_lane$  $3$  $3$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer2_int For INT7 internal$
$$int7_timer0_int_en_lane$  $2$  $2$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer1_int For INT7 internal$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7 internal$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_chg_int For INT7 internal$
$$int8_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT8 internal$
$$int8_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT8 internal$
$$int8_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT8 internal$
$$int8_mcu_remote_req_int_en_lane$  $28$  $28$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT8 internal$
$$int8_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT8 internal$
$$int8_lane_margin_en_int_en_lane$  $26$  $26$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT8 internal$
$$int8_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int8_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int8_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int8_mem_ecc_error_int_en_lane$  $22$  $22$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Memory ECC Error For INT8 internal$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8 internal$
$$int8_int_cmn_irq_en_lane$  $20$  $20$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_int For INT8 internal$
$$int8_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT8 internal$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8 internal$
$$int8_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT8 internal$
$$int8_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT8 internal$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8 internal$
$$int8_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT8 internal$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8 internal$
$$int8_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT8 internal$
$$int8_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT8 internal$
$$int8_remote_status_valid_int_en_lane$  $10$  $10$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_status_valid_int For INT8 internal$
$$int8_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT8 internal$
$$int8_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT8 internal$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_lock_int For INT8 internal$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_unlock_int For INT8 internal$
$$int8_timer3_int_en_lane$  $5$  $5$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer4_int For INT8 internal$
$$int8_timer2_int_en_lane$  $4$  $4$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer3_int For INT8 internal$
$$int8_timer1_int_en_lane$  $3$  $3$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer2_int For INT8 internal$
$$int8_timer0_int_en_lane$  $2$  $2$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer1_int For INT8 internal$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8 internal$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R2260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_chg_int For INT8 internal$
$$int9_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT9 internal$
$$int9_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT9 internal$
$$int9_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT9 internal$
$$int9_mcu_remote_req_int_en_lane$  $28$  $28$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT9 internal$
$$int9_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT9 internal$
$$int9_lane_margin_en_int_en_lane$  $26$  $26$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT9 internal$
$$int9_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int9_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int9_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int9_mem_ecc_error_int_en_lane$  $22$  $22$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Memory ECC Error For INT9 internal$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9 internal$
$$int9_int_cmn_irq_en_lane$  $20$  $20$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_int For INT9 internal$
$$int9_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT9 internal$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9 internal$
$$int9_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT9 internal$
$$int9_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT9 internal$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9 internal$
$$int9_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT9 internal$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9 internal$
$$int9_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT9 internal$
$$int9_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT9 internal$
$$int9_remote_status_valid_int_en_lane$  $10$  $10$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_status_valid_int For INT9 internal$
$$int9_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT9 internal$
$$int9_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT9 internal$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_lock_int For INT9 internal$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_unlock_int For INT9 internal$
$$int9_timer3_int_en_lane$  $5$  $5$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer4_int For INT9 internal$
$$int9_timer2_int_en_lane$  $4$  $4$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer3_int For INT9 internal$
$$int9_timer1_int_en_lane$  $3$  $3$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer2_int For INT9 internal$
$$int9_timer0_int_en_lane$  $2$  $2$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer1_int For INT9 internal$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9 internal$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R2264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_chg_int For INT9 internal$
$$int10_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT10 internal$
$$int10_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT10 internal$
$$int10_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT10 internal$
$$int10_mcu_remote_req_int_en_lane$  $28$  $28$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT10 internal$
$$int10_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT10 internal$
$$int10_lane_margin_en_int_en_lane$  $26$  $26$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT10 internal$
$$int10_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int10_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int10_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int10_mem_ecc_error_int_en_lane$  $22$  $22$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Memory ECC Error For INT10 internal$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10 internal$
$$int10_int_cmn_irq_en_lane$  $20$  $20$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_int For INT10 internal$
$$int10_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT10 internal$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10 internal$
$$int10_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT10 internal$
$$int10_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT10 internal$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10 internal$
$$int10_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT10 internal$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10 internal$
$$int10_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT10 internal$
$$int10_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT10 internal$
$$int10_remote_status_valid_int_en_lane$  $10$  $10$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_status_valid_int For INT10 internal$
$$int10_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT10 internal$
$$int10_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT10 internal$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_lock_int For INT10 internal$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_unlock_int For INT10 internal$
$$int10_timer3_int_en_lane$  $5$  $5$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer4_int For INT10 internal$
$$int10_timer2_int_en_lane$  $4$  $4$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer3_int For INT10 internal$
$$int10_timer1_int_en_lane$  $3$  $3$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer2_int For INT10 internal$
$$int10_timer0_int_en_lane$  $2$  $2$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer1_int For INT10 internal$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10 internal$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R2268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_chg_int For INT10 internal$
$$int11_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT11 internal$
$$int11_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT11 internal$
$$int11_mcu_remote_ack_int_en_lane$  $29$  $29$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT11 internal$
$$int11_mcu_remote_req_int_en_lane$  $28$  $28$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT11 internal$
$$int11_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT11 internal$
$$int11_lane_margin_en_int_en_lane$  $26$  $26$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT11 internal$
$$int11_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int11_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int11_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int11_mem_ecc_error_int_en_lane$  $22$  $22$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Memory ECC Error For INT11 internal$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11 internal$
$$int11_int_cmn_irq_en_lane$  $20$  $20$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_int For INT11 internal$
$$int11_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT11 internal$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11 internal$
$$int11_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT11 internal$
$$int11_int_rx_init_rise_int_en_lane$  $16$  $16$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT11 internal$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11 internal$
$$int11_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT11 internal$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11 internal$
$$int11_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT11 internal$
$$int11_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT11 internal$
$$int11_remote_status_valid_int_en_lane$  $10$  $10$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_status_valid_int For INT11 internal$
$$int11_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT11 internal$
$$int11_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT11 internal$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_lock_int For INT11 internal$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_unlock_int For INT11 internal$
$$int11_timer3_int_en_lane$  $5$  $5$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer4_int For INT11 internal$
$$int11_timer2_int_en_lane$  $4$  $4$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer3_int For INT11 internal$
$$int11_timer1_int_en_lane$  $3$  $3$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer2_int For INT11 internal$
$$int11_timer0_int_en_lane$  $2$  $2$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer1_int For INT11 internal$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11 internal$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_chg_int For INT11 internal$
$$int12_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT12 internal$
$$int12_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT12 internal$
$$int12_mcu_remote_ack_int_en_lane$  $29$  $29$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT12 internal$
$$int12_mcu_remote_req_int_en_lane$  $28$  $28$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT12 internal$
$$int12_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT12 internal$
$$int12_lane_margin_en_int_en_lane$  $26$  $26$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT12 internal$
$$int12_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$int12_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$int12_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$int12_mem_ecc_error_int_en_lane$  $22$  $22$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Memory ECC Error For INT12 internal$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12 internal$
$$int12_int_cmn_irq_en_lane$  $20$  $20$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_int For INT12 internal$
$$int12_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT12 internal$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12 internal$
$$int12_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT12 internal$
$$int12_int_rx_init_rise_int_en_lane$  $16$  $16$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT12 internal$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12 internal$
$$int12_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT12 internal$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12 internal$
$$int12_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT12 internal$
$$int12_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT12 internal$
$$int12_remote_status_valid_int_en_lane$  $10$  $10$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_status_valid_int For INT12 internal$
$$int12_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT12 internal$
$$int12_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT12 internal$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_lock_int For INT12 internal$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_unlock_int For INT12 internal$
$$int12_timer3_int_en_lane$  $5$  $5$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer4_int For INT12 internal$
$$int12_timer2_int_en_lane$  $4$  $4$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer3_int For INT12 internal$
$$int12_timer1_int_en_lane$  $3$  $3$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer2_int For INT12 internal$
$$int12_timer0_int_en_lane$  $2$  $2$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer1_int For INT12 internal$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12 internal$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R2270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_chg_int For INT12 internal$
$$RESERVED$  $31$  $5$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer internal&#xd;&#xa;Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled&#xd;&#xa;1: Enable MCU watchdog timer&#xd;&#xa;0: Disable MCU watchdog timer$
$$timer_3_en_lane$  $3$  $3$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3 internal&#xd;&#xa;1: Enable Timer 3&#xd;&#xa;0: Disable Timer 3$
$$timer_2_en_lane$  $2$  $2$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2 internal&#xd;&#xa;1: Enable Timer 2&#xd;&#xa;0: Disable Timer 2$
$$timer_1_en_lane$  $1$  $1$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1 internal&#xd;&#xa;1: Enable Timer 1&#xd;&#xa;0: Disable Timer 1$
$$timer_0_en_lane$  $0$  $0$  $R2274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer0 internal&#xd;&#xa;1: Enable Timer 0&#xd;&#xa;0: Disable Timer 0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R2278h$  $MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R2278h$  $MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R2280h$  $MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R2280h$  $MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R2284h$  $MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R2284h$  $MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$RESERVED$  $31$  $8$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $7$  $7$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU internal$
$$phy_mcu_remote_ack_isr_lane$  $6$  $6$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt internal$
$$phy_mcu_remote_req_isr_lane$  $5$  $5$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt internal$
$$int_mem_ecc_error_isr_lane$  $4$  $4$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Memory ECC Error IRQ internal$
$$int_timer3_isr_lane$  $3$  $3$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR internal$
$$int_timer2_isr_lane$  $2$  $2$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR internal$
$$int_timer1_isr_lane$  $1$  $1$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR internal$
$$int_timer0_isr_lane$  $0$  $0$  $R2288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer0 IRQ ISR internal$
$$RESERVED$  $31$  $8$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $7$  $7$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask internal$
$$phy_mcu_remote_ack_mask_lane$  $6$  $6$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask internal$
$$phy_mcu_remote_req_mask_lane$  $5$  $5$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask internal$
$$int_mem_ecc_error_mask_lane$  $4$  $4$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Memory ECC Error IRQ Mask internal$
$$int_timer3_mask_lane$  $3$  $3$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask internal$
$$int_timer2_mask_lane$  $2$  $2$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask internal$
$$int_timer1_mask_lane$  $1$  $1$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask internal$
$$int_timer0_mask_lane$  $0$  $0$  $R228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ Mask internal$
$$RESERVED$  $31$  $20$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$RESERVED$  $15$  $4$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R2290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.$
$$mcu_wdt_reset_lane$  $31$  $31$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET. internal$
$$RESERVED$  $30$  $30$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $IRAM 256x8 Memory ECC 2 Bits Uncorrectable Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Cache 256x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Xdata 512x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $IRAM 256x8 Memory ECC 1 Bit Correctable Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Cache 256x32 Memory ECC 1 Bit Correctable Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R2294h$  $Lane Memory Control Register 1$  $R$  $0h$  $Xdata 512x32 Memory ECC 1 Bit Correctable Error Detected$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R2294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$RESERVED$  $31$  $8$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R2298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T0 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$pwm0_en_lane$  $31$  $31$  $R229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer internal$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $Ah$  $Timer Clock Block 0 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])$
$$pwm1_en_lane$  $31$  $31$  $R22A0h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer internal$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R22A0h$  $MCU Ext Timer Control Register 9$  $RW$  $Ah$  $Timer Clock Block 1 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])$
$$pwm2_en_lane$  $31$  $31$  $R22A4h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer internal$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R22A4h$  $MCU Ext Timer Control Register 10$  $RW$  $Ah$  $Timer Clock Block 2 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])$
$$pwm3_en_lane$  $31$  $31$  $R22A8h$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer internal$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R22A8h$  $MCU Ext Timer Control Register 11$  $RW$  $Ah$  $Timer Clock Block 3 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])$
$$RESERVED$  $31$  $8$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R22ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$RESERVED$  $31$  $8$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R22B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock&#xd;&#xa;10: RX clock&#xd;&#xa;11: TX clock$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R22B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R22B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R22BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R22C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only internal$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R22C4h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only internal$
$$extint_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For EXT INT internal$
$$extint_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For EXT_INT internal$
$$extint_mcu_remote_ack_int_en_lane$  $29$  $29$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For EXT  INT internal$
$$extint_mcu_remote_req_int_en_lane$  $28$  $28$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot EXT INT internal$
$$extint_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For EXT_INT internal$
$$extint_lane_margin_en_int_en_lane$  $26$  $26$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For EXT_INT internal$
$$extint_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT internal$
$$extint_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane internal$
$$extint_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT internal$
$$extint_mem_ecc_error_int_en_lane$  $22$  $22$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Memory ECC Error For External INT internal$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT internal$
$$extint_int_cmn_irq_en_lane$  $20$  $20$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_int For  EXT_INT internal$
$$extint_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_chg_int For  EXT_INT internal$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT internal$
$$extint_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Power_state_valid_rise_int For  EXT_INT internal$
$$extint_int_rx_init_rise_int_en_lane$  $16$  $16$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_rx_init_rise_int For  EXT_INT internal$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT internal$
$$extint_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For  EXT_INT internal$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT internal$
$$extint_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For  EXT_INT internal$
$$extint_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For  EXT_INT internal$
$$extint_remote_status_valid_int_en_lane$  $10$  $10$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_status_valid_int For  EXT_INT internal$
$$extint_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For  EXT_INT internal$
$$extint_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For  EXT_INT internal$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT internal$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT internal$
$$extint_timer3_int_en_lane$  $5$  $5$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT internal$
$$extint_timer2_int_en_lane$  $4$  $4$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT internal$
$$extint_timer1_int_en_lane$  $3$  $3$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT internal$
$$extint_timer0_int_en_lane$  $2$  $2$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT internal$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT internal$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R22C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT internal$
$$ana_reg_trx_addr_lane[7:0]$  $31$  $24$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_wd_lane[7:0]$  $23$  $16$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_rd_out_lane[7:0]$  $15$  $8$  $R22CCh$  $Analog Interface Register 0$  $R$  $0h$  $TRX Analog Register RD_OUT Output internal$
$$ana_reg_trx_rst_lane$  $7$  $7$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_we_lane$  $6$  $6$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_re_lane$  $5$  $5$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_trx_force_lane$  $4$  $4$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force internal&#xd;&#xa;Force Analog TRX Lane Register PIN Control&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $3$  $0$  $R22CCh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfee_addr_lane[7:0]$  $31$  $24$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfee_force_lane is 1$
$$ana_reg_dfee_wd_lane[7:0]$  $23$  $16$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfee_force_lane is 1$
$$ana_reg_dfee_rd_out_lane[7:0]$  $15$  $8$  $R22D0h$  $Analog Interface Register 0$  $R$  $0h$  $DFEE Analog Register RD_OUT Output internal$
$$ana_reg_dfee_rst_lane$  $7$  $7$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfee_force_lane is 1$
$$ana_reg_dfee_we_lane$  $6$  $6$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfee_force_lane is 1$
$$ana_reg_dfee_re_lane$  $5$  $5$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfee_force_lane is 1$
$$ana_reg_dfee_force_lane$  $4$  $4$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $DFEE Analog Register Force internal&#xd;&#xa;Force Analog DFEE Register PIN Control&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $3$  $0$  $R22D0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfeo_addr_lane[7:0]$  $31$  $24$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_wd_lane[7:0]$  $23$  $16$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_rd_out_lane[7:0]$  $15$  $8$  $R22D4h$  $Analog Interface Register 0$  $R$  $0h$  $DFEO Analog Register RD_OUT Output internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_rst_lane$  $7$  $7$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_we_lane$  $6$  $6$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_re_lane$  $5$  $5$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_dfeo_force_lane is 1$
$$ana_reg_dfeo_force_lane$  $4$  $4$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register Force internal&#xd;&#xa;Force Analog DFEO Register PIN Control&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $3$  $0$  $R22D4h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $7$  $7$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear internal$
$$phy_mcu_remote_ack_isr_clear_lane$  $6$  $6$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear internal$
$$phy_mcu_remote_req_isr_clear_lane$  $5$  $5$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear internal$
$$int_mem_ecc_error_isr_clear_lane$  $4$  $4$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Memory ECC Error IRQ ISR Clear internal$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear internal$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear internal$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear internal$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R22D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear internal$
$$mcu_wdt_en_lane$  $31$  $31$  $R22DCh$  $MCU Watch Dog Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer internal$
$$mcu_wdt_cnt_hi_lane[14:0]$  $30$  $16$  $R22DCh$  $MCU Watch Dog Timer Control Register 1$  $RW$  $40h$  $MCU Watch Dog Timer Counter Hi internal$
$$mcu_wdt_cnt_lo_lane[15:0]$  $15$  $0$  $R22DCh$  $MCU Watch Dog Timer Control Register 1$  $RW$  $80h$  $MCU Watch Dog Timer Counter Low internal$
$$RESERVED$  $31$  $28$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $$
$$extint_pin_rx_train_disable_int_en_lane$  $27$  $27$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT_INT internal$
$$int12_pin_rx_train_disable_int_en_lane$  $26$  $26$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT12 internal$
$$int11_pin_rx_train_disable_int_en_lane$  $25$  $25$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT11 internal$
$$int10_pin_rx_train_disable_int_en_lane$  $24$  $24$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT10 internal$
$$int9_pin_rx_train_disable_int_en_lane$  $23$  $23$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT9 internal$
$$int8_pin_rx_train_disable_int_en_lane$  $22$  $22$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT8 internal$
$$int7_pin_rx_train_disable_int_en_lane$  $21$  $21$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT7 internal$
$$int6_pin_rx_train_disable_int_en_lane$  $20$  $20$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT6 internal$
$$int5_pin_rx_train_disable_int_en_lane$  $19$  $19$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT5 internal$
$$int4_pin_rx_train_disable_int_en_lane$  $18$  $18$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT4 internal$
$$int3_pin_rx_train_disable_int_en_lane$  $17$  $17$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT3 internal$
$$int2_pin_rx_train_disable_int_en_lane$  $16$  $16$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT2 internal$
$$int1_pin_rx_train_disable_int_en_lane$  $15$  $15$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT1 internal$
$$int0_pin_rx_train_disable_int_en_lane$  $14$  $14$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT0 internal$
$$extint_pin_papta_train_disable_int_en_lane$  $13$  $13$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For EXT_INT$
$$int12_pin_papta_train_disable_int_en_lane$  $12$  $12$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT12$
$$int11_pin_papta_train_disable_int_en_lane$  $11$  $11$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT11$
$$int10_pin_papta_train_disable_int_en_lane$  $10$  $10$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT10$
$$int9_pin_papta_train_disable_int_en_lane$  $9$  $9$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT9$
$$int8_pin_papta_train_disable_int_en_lane$  $8$  $8$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT8$
$$int7_pin_papta_train_disable_int_en_lane$  $7$  $7$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT7$
$$int6_pin_papta_train_disable_int_en_lane$  $6$  $6$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT6$
$$int5_pin_papta_train_disable_int_en_lane$  $5$  $5$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT5$
$$int4_pin_papta_train_disable_int_en_lane$  $4$  $4$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT4$
$$int3_pin_papta_train_disable_int_en_lane$  $3$  $3$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT3$
$$int2_pin_papta_train_disable_int_en_lane$  $2$  $2$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT2$
$$int1_pin_papta_train_disable_int_en_lane$  $1$  $1$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT1$
$$int0_pin_papta_train_disable_int_en_lane$  $0$  $0$  $R22E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT0$
$$dig_id_lane[7:0]$  $31$  $24$  $R22E4h$  $MCU Command Register 0$  $R$  $10h$  $Digital Revision For Lane internal&#xd;&#xa;dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.&#xd;&#xa;dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision.$
$$RESERVED$  $23$  $2$  $R22E4h$  $MCU Command Register 0$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK_LANE$  $1$  $1$  $R22E4h$  $MCU Command Register 0$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ_LANE$  $0$  $0$  $R22E4h$  $MCU Command Register 0$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ana_reg_lane_rpll_addr_lane[7:0]$  $31$  $24$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force LANE RING PLL Analog Register ADDR PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_lane_rpll_wd_lane[7:0]$  $23$  $16$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register WD PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_lane_rpll_rd_out_lane[7:0]$  $15$  $8$  $R22E8h$  $Analog Interface Register 0$  $R$  $0h$  $LANE RING PLL Analog Register RD_OUT Output internal$
$$ana_reg_lane_rpll_rst_lane$  $7$  $7$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register RST PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_lane_rpll_we_lane$  $6$  $6$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register WE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_lane_rpll_re_lane$  $5$  $5$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register RE PIN internal&#xd;&#xa;This register is valid when register ana_reg_trx_force_lane is 1$
$$ana_reg_lane_rpll_force_lane$  $4$  $4$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $LANE RING PLL Analog Register Force internal&#xd;&#xa;Force Analog  LANE RING PLL Lane Register PIN Control&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $3$  $0$  $R22E8h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$RESERVED$  $31$  $14$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $$
$$extint_pin_tx_train_disable_int_en_lane$  $13$  $13$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT_INT internal$
$$int12_pin_tx_train_disable_int_en_lane$  $12$  $12$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT12 internal$
$$int11_pin_tx_train_disable_int_en_lane$  $11$  $11$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT11 internal$
$$int10_pin_tx_train_disable_int_en_lane$  $10$  $10$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT10 internal$
$$int9_pin_tx_train_disable_int_en_lane$  $9$  $9$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT9 internal$
$$int8_pin_tx_train_disable_int_en_lane$  $8$  $8$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT8 internal$
$$int7_pin_tx_train_disable_int_en_lane$  $7$  $7$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT7 internal$
$$int6_pin_tx_train_disable_int_en_lane$  $6$  $6$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT6 internal$
$$int5_pin_tx_train_disable_int_en_lane$  $5$  $5$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT5 internal$
$$int4_pin_tx_train_disable_int_en_lane$  $4$  $4$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT4 internal$
$$int3_pin_tx_train_disable_int_en_lane$  $3$  $3$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT3 internal$
$$int2_pin_tx_train_disable_int_en_lane$  $2$  $2$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT2 internal$
$$int1_pin_tx_train_disable_int_en_lane$  $1$  $1$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT1 internal$
$$int0_pin_tx_train_disable_int_en_lane$  $0$  $0$  $R22ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT0 internal$
$$int12_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT12 internal$
$$int12_sft_rst_chg_falling_int_en_lane$  $30$  $30$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT12 internal$
$$int11_sft_rst_chg_rising_int_en_lane$  $29$  $29$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT11 internal$
$$int11_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT11 internal$
$$int10_sft_rst_chg_rising_int_en_lane$  $27$  $27$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT10 internal$
$$int10_sft_rst_chg_falling_int_en_lane$  $26$  $26$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT10 internal$
$$int9_sft_rst_chg_rising_int_en_lane$  $25$  $25$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT9 internal$
$$int9_sft_rst_chg_falling_int_en_lane$  $24$  $24$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT9 internal$
$$int8_sft_rst_chg_rising_int_en_lane$  $23$  $23$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT8 internal$
$$int8_sft_rst_chg_falling_int_en_lane$  $22$  $22$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT8 internal$
$$int7_sft_rst_chg_rising_int_en_lane$  $21$  $21$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT7 internal$
$$int7_sft_rst_chg_falling_int_en_lane$  $20$  $20$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT7 internal$
$$int6_sft_rst_chg_rising_int_en_lane$  $19$  $19$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT6 internal$
$$int6_sft_rst_chg_falling_int_en_lane$  $18$  $18$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT6 internal$
$$int5_sft_rst_chg_rising_int_en_lane$  $17$  $17$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT5 internal$
$$int5_sft_rst_chg_falling_int_en_lane$  $16$  $16$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT5 internal$
$$int4_sft_rst_chg_rising_int_en_lane$  $15$  $15$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT4 internal$
$$int4_sft_rst_chg_falling_int_en_lane$  $14$  $14$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT4 internal$
$$int3_sft_rst_chg_rising_int_en_lane$  $13$  $13$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT3 internal$
$$int3_sft_rst_chg_falling_int_en_lane$  $12$  $12$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT3 internal$
$$int2_sft_rst_chg_rising_int_en_lane$  $11$  $11$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT2 internal$
$$int2_sft_rst_chg_falling_int_en_lane$  $10$  $10$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT2 internal$
$$int1_sft_rst_chg_rising_int_en_lane$  $9$  $9$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT1 internal$
$$int1_sft_rst_chg_falling_int_en_lane$  $8$  $8$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT1 internal$
$$int0_sft_rst_chg_rising_int_en_lane$  $7$  $7$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for INT0 internal$
$$int0_sft_rst_chg_falling_int_en_lane$  $6$  $6$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for INT0 internal$
$$extint_sft_rst_chg_rising_int_en_lane$  $5$  $5$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset rising edge INT for EXT INT internal$
$$extint_sft_rst_chg_falling_int_en_lane$  $4$  $4$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $Enable Lane soft reset falling INT for EXT INT internal$
$$RESERVED$  $3$  $0$  $R22F0h$  $MCU INT enable for sft_rst$  $RW$  $0h$  $$
$$RESERVED$  $31$  $26$  $R22F4h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R22F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Cache 256x32 Memory ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R22F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Idata 256x8 Memory ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R22F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $0h$  $Xdata 512x32 Memory ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R22F8h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $RW$  $FFFFFFFFh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R22FCh$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $R$  $0h$  $Xdata Memory Checksum Readback$
$$PT_EN_LANE$  $31$  $31$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable&#xd;&#xa;0: PHY Test disable&#xd;&#xa;1: PHY Test enable&#xd;&#xa;Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.$
$$PT_EN_MODE_LANE[1:0]$  $30$  $29$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode&#xd;&#xa;2'b00: enable PT after pt_en = 1&#xd;&#xa;2'b01: enable PT after pt_en = 1 and normal_state_ready = 1&#xd;&#xa;2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1&#xd;&#xa;Others: Reserved$
$$PT_PHYREADY_FORCE_LANE$  $28$  $28$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force&#xd;&#xa;0: Not force&#xd;&#xa;1: Force PHY ready in PHY Test with 1$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $27$  $22$  $R2300h$  $Main Control Register$  $RW$  $9h$  $PHY Test TX Pattern Select&#xd;&#xa;6'h01: User Pattern 80Bit&#xd;&#xa;6'h02: User Pattern 64Bit&#xd;&#xa;6'h03: Packet Pattern&#xd;&#xa;6'h08: Jitter Pattern K28.5&#xd;&#xa;6'h09: Jitter Pattern 1T&#xd;&#xa;6'h0a: Jitter Pattern 2T&#xd;&#xa;6'h0b: Jitter Pattern 4T&#xd;&#xa;6'h0c: Jitter Pattern 5T&#xd;&#xa;6'h0d: Jitter Pattern 8T&#xd;&#xa;6'h0e: Jitter Pattern 10T&#xd;&#xa;6'h10: PRBS 7&#xd;&#xa;6'h11: PRBS 9&#xd;&#xa;6'h12: PRBS 11&#xd;&#xa;6'h13: PRBS 11_0&#xd;&#xa;6'h14: PRBS 11_1&#xd;&#xa;6'h15: PRBS 11_2&#xd;&#xa;6'h16: PRBS 11_3&#xd;&#xa;6'h17: PRBS 15&#xd;&#xa;6'h18: PRBS 16&#xd;&#xa;6'h19: PRBS 23&#xd;&#xa;6'h1a: PRBS 31&#xd;&#xa;6'h1b: PRBS 32&#xd;&#xa;6'h20: SATA Pattern LTDP&#xd;&#xa;6'h21: SATA Pattern HTDP&#xd;&#xa;6'h22: SATA Pattern LFSCP&#xd;&#xa;6'h23: SATA Pattern SSOP&#xd;&#xa;6'h24: SATA Pattern LBP&#xd;&#xa;6'h25: SATA Pattern COMP&#xd;&#xa;6'h28: SAS Pattern JTPAT&#xd;&#xa;6'h29: SAS Pattern MJTPAT&#xd;&#xa;6'h2a: SAS Pattern CJTPAT&#xd;&#xa;6'h2b: SAS Pattern DFE_TRAIN&#xd;&#xa;6'h2c: SAS Pattern DFE_TRAIN_DONE&#xd;&#xa;Others: Reserved&#xd;&#xa;Refer design spec for detail pattern selection$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R2300h$  $Main Control Register$  $RW$  $9h$  $PHY Test RX Pattern Select&#xd;&#xa;6'h01: User Pattern 80Bit&#xd;&#xa;6'h02: User Pattern 64Bit&#xd;&#xa;6'h08: Jitter Pattern K28.5&#xd;&#xa;6'h09: Jitter Pattern 1T&#xd;&#xa;6'h0a: Jitter Pattern 2T&#xd;&#xa;6'h0b: Jitter Pattern 4T&#xd;&#xa;6'h0c: Jitter Pattern 5T&#xd;&#xa;6'h0d: Jitter Pattern 8T&#xd;&#xa;6'h0e: Jitter Pattern 10T&#xd;&#xa;6'h10: PRBS 7&#xd;&#xa;6'h11: PRBS 9&#xd;&#xa;6'h12: PRBS 11&#xd;&#xa;6'h13: PRBS 11_0&#xd;&#xa;6'h14: PRBS 11_1&#xd;&#xa;6'h15: PRBS 11_2&#xd;&#xa;6'h16: PRBS 11_3&#xd;&#xa;6'h17: PRBS 15&#xd;&#xa;6'h18: PRBS 16&#xd;&#xa;6'h19: PRBS 23&#xd;&#xa;6'h1a: PRBS 31&#xd;&#xa;6'h1b: PRBS 32&#xd;&#xa;6'h20: SATA Pattern LTDP&#xd;&#xa;6'h21: SATA Pattern HTDP&#xd;&#xa;6'h22: SATA Pattern LFSCP&#xd;&#xa;6'h23: SATA Pattern SSOP&#xd;&#xa;6'h24: SATA Pattern LBP&#xd;&#xa;6'h25: SATA Pattern COMP&#xd;&#xa;6'h28: SAS Pattern JTPAT&#xd;&#xa;6'h29: SAS Pattern MJTPAT&#xd;&#xa;6'h2a: SAS Pattern CJTPAT&#xd;&#xa;6'h2b: SAS Pattern DFE_TRAIN&#xd;&#xa;6'h2c: SAS Pattern DFE_TRAIN_DONE&#xd;&#xa;Others: Reserved&#xd;&#xa;Refer design spec for detail pattern selection$
$$PT_LOCK_CNT_LANE[7:0]$  $15$  $8$  $R2300h$  $Main Control Register$  $RW$  $20h$  $PHY Test Pattern Lock Count Threshold&#xd;&#xa;PHY Test comparator begins after pt_lock_cnt cycle's lock$
$$PT_CNT_RST_LANE$  $7$  $7$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset&#xd;&#xa;0: not reset&#xd;&#xa;1: reset$
$$PT_START_RD_LANE$  $6$  $6$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Start Running Disparity&#xd;&#xa;This register selects the initial running disparity for SATA test patterns.&#xd;&#xa;0: Initial Disparity for pattern is negative&#xd;&#xa;1: Initial Disparity for pattern is positive$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $5$  $4$  $R2300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select&#xd;&#xa;2'b00: Scrambler0(LFSR16) through 8/10, only for 40bit mode&#xd;&#xa;2'b01: LFSR11, each lane with same formula and seed for 10G-KR&#xd;&#xa;2'b10: LFSR11, each lane with different formula and seed for 100G&#xd;&#xa;2'b11: Packet mode, only for 40bit mode$
$$tx_train_pat_force_lane$  $3$  $3$  $R2300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Force internal&#xd;&#xa;0: TX pattern is selected by tx_train_pat_sel&#xd;&#xa;1: TX pattern is selected by pt_tx_pattern_sel&#xd;&#xa;This bit is only valid when tx_train_en = 1.$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $2$  $2$  $R2300h$  $Main Control Register$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select&#xd;&#xa;0: Fixed LFSR polynomial selection. LANE 0 always uses first LFSR. LANE3 always uses latest LFSR.&#xd;&#xa;1: Control from PIN PIN_TX_TRAIN_POLY_SEL$
$$pt_tx_mode2_rst_dis_lane$  $1$  $1$  $R2300h$  $Main Control Register$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2 internal&#xd;&#xa;0: not disable&#xd;&#xa;1: disable$
$$PT_RST_LANE$  $0$  $0$  $R2300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Reset&#xd;&#xa;0: Not reset mode&#xd;&#xa;1: This is a reset signal to PHY Test. Once its set to 1, all registers in PHY Test are cleared.$
$$pt_relock_lane$  $31$  $31$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Relock Enable internal&#xd;&#xa;0: Disable relock&#xd;&#xa;1: Enable relock,&#xd;&#xa;This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.$
$$pt_sync_mode_lane$  $30$  $30$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Sync Mode Select internal&#xd;&#xa;For SATA Pattern&#xd;&#xa;0: sync with K28.5 at beginning&#xd;&#xa;1: sync with 40bit pattern at anytime, except HTDP pattern&#xd;&#xa;For USER 80B Pattern&#xd;&#xa;0: No Sync, just check if received pattern is repeat&#xd;&#xa;1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]$
$$pt_prbs_seed_sel_lane[2:0]$  $29$  $27$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Seed Select internal&#xd;&#xa;3'b000: 40'hff_ffff_ffff&#xd;&#xa;3'b001: 40'hff_ffff_f3f5&#xd;&#xa;3'b010: 40'hff_ffff_f513&#xd;&#xa;3'b011: 40'hff_ffff_f5a7&#xd;&#xa;3'b100: 40'hff_ffff_f36f&#xd;&#xa;3'b101: 40'hff_ffff_6f0f&#xd;&#xa;Others: 40'hff_ffff_ffff$
$$pt_prbs_load_lane$  $26$  $26$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Input Select internal&#xd;&#xa;0: use previous data to calculate next&#xd;&#xa;1: use input rxdata to calculate next$
$$pt_lock_mode_lane$  $25$  $25$  $R2304h$  $Detail Control Register$  $RW$  $1h$  $Lock Mode Selection internal&#xd;&#xa;0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match&#xd;&#xa;1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match&#xd;&#xa;This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.$
$$pt_prbs_inv_lane$  $24$  $24$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Pattern Inversion internal&#xd;&#xa;0: normal output&#xd;&#xa;1: inverted output$
$$PT_PRBS_ENC_EN_LANE$  $23$  $23$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $PRBS 8/10bit Coding Enable&#xd;&#xa;0: disable&#xd;&#xa;1: enable&#xd;&#xa;After enable, PHY must works at 40bit mode. 32bit PRBS is sent to encoder to generate 40bit encoding data.$
$$PT_SATA_LONG_LANE$  $22$  $22$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $SATA Pattern Select&#xd;&#xa;0: Short version of SATA pattern&#xd;&#xa;1: Long version of SATA pattern$
$$RESERVED$  $21$  $21$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $$
$$pt_oob_en_lane$  $20$  $20$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable&#xd;&#xa;This register allows PHY Test to control the idle signal to generate pattern that resembles OOB.$
$$pt_oob_speed_lane[1:0]$  $19$  $18$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Speed internal&#xd;&#xa;2'b00: Every bit of the OOB pattern is transmitted 1 time (Use for 1.5G data rate)&#xd;&#xa;2'b01: Every bit of the OOB pattern is transmitted 2 times (Use for 3G data rate)&#xd;&#xa;2'b10: Every bit of the OOB pattern is transmitted 4 times (Use for 6G data rate)&#xd;&#xa;2'b11: Every bit of the OOB pattern is transmitted 8 times (reserved for future speed)$
$$pt_oob_pat_sel_lane[1:0]$  $17$  $16$  $R2304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Pattern Select internal&#xd;&#xa;Selects which pattern is transmitted during an emulated OOB burst.&#xd;&#xa;2'b00: Transmit the align primitive&#xd;&#xa;2'b01: Transmit D24.3 pattern&#xd;&#xa;2'b10: Reserved, do not use&#xd;&#xa;2'b11: Reserved,  do not use$
$$pt_oob_idle_len_lane[7:0]$  $15$  $8$  $R2304h$  $Detail Control Register$  $RW$  $30h$  $Out Of Band (OOB) Idle Length. internal&#xd;&#xa;Specifies the emulated OOB gap width.&#xd;&#xa;IDLE period = PT_OOB_IDLE_LEN x 40 UI.$
$$pt_oob_burst_len_lane[7:0]$  $7$  $0$  $R2304h$  $Detail Control Register$  $RW$  $10h$  $PHY Test Out Of Band (OOB) Burst Length. internal&#xd;&#xa;Burst Length = PT_OOB_BURST_LEN x 40 UI.$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R2308h$  $User Defined Pattern0$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit and 64bit user pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R230Ch$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit and 64bit user pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern&#xd;&#xa;User defined pattern for both 80bit and 64bit user pattern$
$$PT_USER_K_CHAR_LANE[7:0]$  $15$  $8$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $64bit User Pattern K Character&#xd;&#xa;Indicate which byte is K character for 8/10 encoder$
$$RESERVED$  $7$  $7$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_PASS_LANE$  $1$  $1$  $R2310h$  $User Defined Pattern2$  $R$  $0h$  $PHY Test Pass Flag&#xd;&#xa;0: 1 or more errors is found or the pattern is not locked&#xd;&#xa;1: the pattern is locked and no error is detected$
$$PT_LOCK_LANE$  $0$  $0$  $R2310h$  $User Defined Pattern2$  $R$  $0h$  $PHY Test Pattern Lock Flag&#xd;&#xa;0: Pattern detector is not locked onto the pattern&#xd;&#xa;1: Pattern detector is locked onto the pattern&#xd;&#xa;If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.$
$$PT_CNT_LANE[47:16]$  $31$  $0$  $R2314h$  $Pattern Counter0$  $R$  $0h$  $PHY Test Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$PT_CNT_LANE[15:0]$  $31$  $16$  $R2318h$  $Pattern Counter1$  $R$  $0h$  $PHY Test Pattern Count&#xd;&#xa;The number of 40-bit patterns received since acquiring pattern lock$
$$RESERVED$  $15$  $15$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R2318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R231Ch$  $Pattern Counter2$  $R$  $0h$  $PHY Test Error Count&#xd;&#xa;The number of error bits encountered after obtaining pattern lock$
$$RESERVED$  $31$  $31$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_init_sel_lane$  $30$  $30$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Init Value Select internal&#xd;&#xa;0: Init F0 to middle, offset to calibration value, other taps to 0&#xd;&#xa;1: Init to FEXT value$
$$dfe_dc_load_lane$  $29$  $29$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE DC Load internal&#xd;&#xa;Rising edge active$
$$dfe_f1_fb_stop_lane$  $28$  $28$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F1 Feedback Stop internal&#xd;&#xa;0: No Stop&#xd;&#xa;1: Stop$
$$dfe_tap_sign_mode_lane$  $27$  $27$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Sign Mode internal&#xd;&#xa;1: DFE tap sign change limited by dfe_tap_sign_set Pulse Frequency&#xd;&#xa;0: DFE tap sign change freely$
$$dfe_tap_sign_set_lane$  $26$  $26$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Sign Set internal&#xd;&#xa;Positive Edge Active, Each Positive edge Allow One Sign Change$
$$dfe_tap_refresh_e_lane$  $25$  $25$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh For Even internal&#xd;&#xa;Refresh Even Taps To Analog$
$$dfe_tap_refresh_o_lane$  $24$  $24$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh For Odd internal&#xd;&#xa;Refresh Odd Taps To Analog$
$$dfe_adapt_even_en_lane$  $23$  $23$  $R2400h$  $DFE Control$  $RW$  $1h$  $Even Path DFE Adapt Enable internal&#xd;&#xa;0: Stop Even Tap Adaptation.&#xd;&#xa;1: Enable Even Tap Adaptation.$
$$dfe_adapt_odd_en_lane$  $22$  $22$  $R2400h$  $DFE Control$  $RW$  $1h$  $Odd Path DFE Adapt Enable internal&#xd;&#xa;0: Stop Odd Tap Adaptation.&#xd;&#xa;1: Enable Odd Tap Adaptation$
$$dfe_even_odd_sim_adapt_lane$  $21$  $21$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE Even Odd Simultanous Adapt internal&#xd;&#xa;0: Even Adapt First Then Odd&#xd;&#xa;1: Even Odd Adapt Simultaneously$
$$dfe_adapt_adj_f1_dc_en_lane$  $20$  $20$  $R2400h$  $DFE Control$  $RW$  $1h$  $F1/Voff Adjustment Logic Enable internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$dfe_coarse_step_en_lane$  $19$  $19$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Coarse Step Enable internal&#xd;&#xa;0: Use fine or accurate step size&#xd;&#xa;1: Use coarse step size$
$$dfe_fine_step_en_lane$  $18$  $18$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Fine Step Enable internal&#xd;&#xa;0: Use accurate step size&#xd;&#xa;1: Use fine step size$
$$dfe_done_lane$  $17$  $17$  $R2400h$  $DFE Control$  $R$  $0h$  $DFE Done Flag internal&#xd;&#xa;0: DFE adapting&#xd;&#xa;1: DFE adaptation Done$
$$dfe_start_lane$  $16$  $16$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Start internal&#xd;&#xa;Positive Edge trigger DFE Adaptation&#xd;&#xa;Negative  edge clear DFE DONE$
$$RESERVED$  $15$  $15$  $R2400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_adapt_abort_lane$  $14$  $14$  $R2400h$  $DFE Control$  $RW$  $0h$  $Abort DFE Adaptation internal&#xd;&#xa;0: No effect&#xd;&#xa;1: Exit Adaptation.$
$$dfe_adapt_cont_lane$  $13$  $13$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE Continuous Adaptation Mode internal&#xd;&#xa;0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane&#xd;&#xa;1: DFE Adaptation in continuous mode$
$$dfe_maxeo_low_mode_lane$  $12$  $12$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE Maxeo Low Mode internal&#xd;&#xa;0: Don't Consider D-1 != D0 Condition In MaxEO&#xd;&#xa;1: Consider D-1 != D0 condition in MaxEO$
$$dfe_f0b_center_mode_lane$  $11$  $11$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Center Mode internal&#xd;&#xa;0: F0b mode measure F0&#xd;&#xa;1: F0b Center Mode, Measure F0 + Fn1$
$$dfe_mmse_mode_lane$  $10$  $10$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE Adaptation Algorithm internal&#xd;&#xa;0: MAXEO Mode&#xd;&#xa;1: MMSE Mode$
$$dfe_f0b_mode_lane$  $9$  $9$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Mode internal&#xd;&#xa;0: DFE Adaptation not in F0B Mode&#xd;&#xa;1: DFE Adaptation in F0B Mode. Exclusive With dfe_f0d_mode$
$$dfe_f0d_mode_lane$  $8$  $8$  $R2400h$  $DFE Control$  $RW$  $0h$  $DFE F0D Mode internal&#xd;&#xa;0: DFE Adaptation not in F0D Mode&#xd;&#xa;1: DFE Adaptation in F0D Mode. Exclusive With dfe_f0b_mode$
$$dfe_adapt_splr_en_lane[3:0]$  $7$  $4$  $R2400h$  $DFE Control$  $RW$  $Fh$  $DFE Adaptation Sampler Selection internal&#xd;&#xa;1: Enable This Sampler&#xd;&#xa;0: Disable This Sampler&#xd;&#xa;[0]: Data F1N Sampler (DN) Enable&#xd;&#xa;[1]: Data F1P Sampler (DP) Enable&#xd;&#xa;[2]: Slicer F1N Sampler (SN) Enable&#xd;&#xa;[3]: Slicer F1P Sampler (SP) Enable$
$$dfe_float_sel_lane[3:0]$  $3$  $0$  $R2400h$  $DFE Control$  $RW$  $1h$  $DFE Floating Tap Select internal&#xd;&#xa;Valid range is 1,2  ... 11$
$$dfe_pol_lpnum_lane[9:0]$  $31$  $22$  $R2404h$  $DFE Control$  $RW$  $1h$  $Polarity Table Loop Number internal&#xd;&#xa;Controls how many polarity table round for each sampler.&#xd;&#xa;Loop number = register value + 1$
$$dfe_adapt_lpnum_lane[9:0]$  $21$  $12$  $R2404h$  $DFE Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number internal&#xd;&#xa;Controls how many round of sampler sweeping for each DFE call.&#xd;&#xa;Loop number = register value + 1$
$$dfe_fbmd_f0_lane$  $11$  $11$  $R2404h$  $DFE Control$  $RW$  $0h$  $DFE F0 Feedback Mode internal&#xd;&#xa;0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer&#xd;&#xa;1: Feedback F0 to all 4 sampler in even and odd$
$$dfe_fsm_debug_pause_lane$  $10$  $10$  $R2404h$  $DFE Control$  $R$  $0h$  $DFE FSM Debug Pause Flag internal&#xd;&#xa;0: Not in SWPP state&#xd;&#xa;1: In SWPP State$
$$dfe_fbmd_dataslicer_lane$  $9$  $9$  $R2404h$  $DFE Control$  $RW$  $0h$  $Data/Slicer Feedback Mode internal&#xd;&#xa;0: feedback value to self&#xd;&#xa;1: feedback value to both Data and Slicer$
$$dfe_fbmd_f1pn_lane$  $8$  $8$  $R2404h$  $DFE Control$  $RW$  $0h$  $F1P/F1N Feedback Mode internal&#xd;&#xa;0: feedback to self&#xd;&#xa;1: feedback to both F1P and F1N$
$$dfe_track_mode_lane$  $7$  $7$  $R2404h$  $DFE Control$  $RW$  $0h$  $DFE Tracking Mode internal&#xd;&#xa;0: Eq Training Mode&#xd;&#xa;1: Data Tracking Mode$
$$dfe_clr_frac_en_lane$  $6$  $6$  $R2404h$  $DFE Control$  $RW$  $1h$  $Enable Freg_frac Clear When Switching Sampler internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$dfe_fsm_debug_next_lane$  $5$  $5$  $R2404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode Next Step Trigger internal&#xd;&#xa;Positive Edge Active, Indicates Software Post-processing Is Done$
$$dfe_fsm_debug_mode_lane$  $4$  $4$  $R2404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode internal&#xd;&#xa;0: Non-debug Mode&#xd;&#xa;1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage$
$$dfe_sat_f0_trig_on_lane[1:0]$  $3$  $2$  $R2404h$  $DFE Control$  $RW$  $0h$  $F0 Saturation On Threshold internal&#xd;&#xa;2'b00: 60&#xd;&#xa;2'b01: 61&#xd;&#xa;2'b10: 62&#xd;&#xa;2'b11: 63$
$$dfe_sat_f0_trig_off_lane[1:0]$  $1$  $0$  $R2404h$  $DFE Control$  $RW$  $0h$  $F0 Saturation Off Threshold internal&#xd;&#xa;2'b00: 58&#xd;&#xa;2'b01: 59&#xd;&#xa;2'b10: 60&#xd;&#xa;2'b11: 61$
$$dfe_f0_coarse_step_en_lane$  $31$  $31$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE F0 Coarse Step Enable internal&#xd;&#xa;0: F0 adaptation uses fine or accurate step size&#xd;&#xa;1: F0 adaptation uses coarse step size$
$$dfe_f0_fine_step_en_lane$  $30$  $30$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE F0 Fine Step Enable internal&#xd;&#xa;0: F0 adaptation uses accurate step size&#xd;&#xa;1: F0 adaptation uses fine step size$
$$dfe_updated_lane$  $29$  $29$  $R2408h$  $DFE Control$  $R$  $0h$  $DFE Updated internal&#xd;&#xa;0: DFE is still updating.&#xd;&#xa;1: DFE update finished for all taps, both analog and digital.$
$$dfe_f0_sat_o_lane$  $28$  $28$  $R2408h$  $DFE Control$  $R$  $0h$  $Odd Path DFE F0 Saturation Flag internal&#xd;&#xa;0: Odd path DFE F0 not saturated&#xd;&#xa;1: Odd path DFE F0 has saturated$
$$dfe_f0_sat_e_lane$  $27$  $27$  $R2408h$  $DFE Control$  $R$  $0h$  $Even Path DFE F0 Saturation Flag internal&#xd;&#xa;0: Even path DFE F0 not saturated&#xd;&#xa;1: Even path DFE F0 has saturated$
$$dfe_satur_status_lane$  $26$  $26$  $R2408h$  $DFE Control$  $R$  $0h$  $Delayed Saturation Status, Active High internal&#xd;&#xa;0: Not saturated&#xd;&#xa;1: Saturated$
$$dfe_tap_settle_scale_lane[1:0]$  $25$  $24$  $R2408h$  $DFE Control$  $RW$  $0h$  $Select Tap Settling Time Scale Factor internal&#xd;&#xa;0: No Scaleing&#xd;&#xa;1: 1/2&#xd;&#xa;2: 1/4&#xd;&#xa;3: 1/8$
$$dfe_data_f0_sel_lane$  $23$  $23$  $R2408h$  $DFE Control$  $RW$  $1h$  $Set F0 To Be The Following Value When Sampler Selected As Data Path internal&#xd;&#xa;0&#xd;&#xa;1: Average of F1P and F1N divided by 2$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable$
$$dfe_update_f_en_lane[5:0]$  $21$  $16$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For Floating Taps internal&#xd;&#xa;Each bit corresponding to one floating tap, active high.&#xd;&#xa;[0]: FF0&#xd;&#xa;[1]: FF1&#xd;&#xa;. . .&#xd;&#xa;[5]: FF5$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R2408h$  $DFE Control$  $RW$  $0h$  $DFE Tap Adaptation Enable.&#xd;&#xa;Each bit corresponding to one fix tap.&#xd;&#xa;[0]: F0&#xd;&#xa;[1]: F1&#xd;&#xa;. . .&#xd;&#xa;[15]: F15$
$$dfe_locka_o_lane$  $31$  $31$  $R240Ch$  $DFE Control$  $R$  $0h$  $DFE Lock Condition A For Odd internal&#xd;&#xa;0: Not locked&#xd;&#xa;1: Locked$
$$dfe_locka_e_lane$  $30$  $30$  $R240Ch$  $DFE Control$  $R$  $0h$  $DFE Lock Condition A For Even internal&#xd;&#xa;0: Not locked&#xd;&#xa;1: Locked$
$$dfe_lockb_o_lane$  $29$  $29$  $R240Ch$  $DFE Control$  $R$  $0h$  $DFE Lock Condition B For Odd internal&#xd;&#xa;0: Not locked&#xd;&#xa;1: Locked$
$$dfe_lockb_e_lane$  $28$  $28$  $R240Ch$  $DFE Control$  $R$  $0h$  $DFE Lock Condition B For Even internal&#xd;&#xa;0: Not locked&#xd;&#xa;1: Locked$
$$dfe_lock_clr_lane$  $27$  $27$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Clear The Lock Flag To 1 internal&#xd;&#xa;0: Not clear&#xd;&#xa;1: Clear$
$$RESERVED$  $26$  $26$  $R240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_switch_time_lane[9:0]$  $25$  $16$  $R240Ch$  $DFE Control$  $RW$  $3Fh$  $DFE Switch Time internal&#xd;&#xa;Only during this time DFE adapts&#xd;&#xa;Typically 31 63 127 255, unit is frame&#xd;&#xa;Actual frame# = register value + 1$
$$RESERVED$  $15$  $15$  $R240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_hold_time_lane[4:0]$  $14$  $10$  $R240Ch$  $DFE Control$  $RW$  $4h$  $DFE Hold Time internal&#xd;&#xa;During this time DFE does not adapt&#xd;&#xa;Typically 2 4 6 8 16, unit is frame&#xd;&#xa;Actual frame# = register value + 1$
$$cdr_edge_path_sel_lane$  $9$  $9$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Select Which Path To Use For Edge (even) Samplers In Full Rate Mode internal&#xd;&#xa;0: Data path&#xd;&#xa;1: Slicer path$
$$dfe_full_rate_mode_lane$  $8$  $8$  $R240Ch$  $DFE Control$  $RW$  $0h$  $DFE Full Rate Mode internal&#xd;&#xa;0: Half Rate Mode&#xd;&#xa;1: Full Rate Mode$
$$ana_rx_sel_mu_f_lane$  $7$  $7$  $R240Ch$  $DFE Control$  $RW$  $1h$  $CDR Mu Select internal&#xd;&#xa;0: Initial value&#xd;&#xa;1: Final value$
$$dfe_dis_lane$  $6$  $6$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Disable DFE From Speed Table internal&#xd;&#xa;0: Not disabled&#xd;&#xa;1: Disabled$
$$eye_open_lane[5:0]$  $5$  $0$  $R240Ch$  $DFE Control$  $RW$  $0h$  $Eye Open To PIPE internal$
$$dfe_en_fm_reg_lane$  $31$  $31$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_EN From Reg internal$
$$dfe_pat_dis_fm_reg_lane$  $30$  $30$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_PAT_DIS From Reg internal$
$$dfe_update_dis_fm_reg_lane$  $29$  $29$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_UPDATE_DIS From Reg internal$
$$RESERVED$  $28$  $10$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$int_dfe_en_lane$  $9$  $9$  $R2410h$  $Dfe And Eom Clock Reset Control$  $R$  $0h$  $DFE_EN From PIN Readback internal$
$$dfe_clk_on_lane$  $8$  $8$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Clock On internal&#xd;&#xa;Debug use only, force on DFE clock&#xd;&#xa;0: Normal&#xd;&#xa;1: Force enable$
$$RESERVED$  $7$  $7$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$dfe_ctrl_clk_off_lane$  $6$  $6$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Gate DFE Control Clock When RX_CLK Is Not Valid internal$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable&#xd;&#xa;0: Pattern Protection enabled&#xd;&#xa;1: pattern protection disabled$
$$DFE_EN_LANE$  $4$  $4$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable&#xd;&#xa;Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed&#xd;&#xa;0: DFE won't be used for this link&#xd;&#xa;1: DFE may be used for this link$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update&#xd;&#xa;0: Disable&#xd;&#xa;1: Not disable$
$$reset_dfe_lane$  $2$  $2$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Reset DFE Functio internal&#xd;&#xa;Controlled By Firmware Function&#xd;&#xa;0: No reset&#xd;&#xa;1: Reset$
$$dfe_mcu_clk_en_lane$  $1$  $1$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Use MCU Clock internal&#xd;&#xa;0: Don't Use MCU_CLK As DFE_CLK&#xd;&#xa;1: Use MCU_CLK as DFE_CLK$
$$dfe_clk_off_lane$  $0$  $0$  $R2410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Gate DFE Clock When RX_CLK Is Not Valid internal$
$$RESERVED$  $31$  $15$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_splr_lane[2:0]$  $14$  $12$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal&#xd;&#xa;3'b000: current sampler is dn&#xd;&#xa;3'b001: current sampler is dp&#xd;&#xa;3'b010: current sampler is sn&#xd;&#xa;3'b011: current sampler is sp&#xd;&#xa;3'b100 current sampler is edge$
$$dfe_ctrl_fb_sel_lane[3:0]$  $11$  $8$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal&#xd;&#xa;[0]: feedback to sampler dp&#xd;&#xa;[1]: feedback to sampler dn&#xd;&#xa;[2]: feedback to sampler sp&#xd;&#xa;[3]: feedback to sampler sn$
$$RESERVED$  $7$  $7$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_switch_lane$  $5$  $5$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal&#xd;&#xa;0: Hold&#xd;&#xa;1: Switch$
$$dfe_ctrl_pol_lane[3:0]$  $4$  $1$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1 internal&#xd;&#xa;[0]: F0_POL&#xd;&#xa;[1]: F1_POL&#xd;&#xa;[2]: F2_POL&#xd;&#xa;[3]: F3_POL$
$$dfe_ctrl_bypass_lane$  $0$  $0$  $R2414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE Control Bypass internal&#xd;&#xa;0: No override&#xd;&#xa;1: Override DFE_CTRL Output To DFE HSL$
$$dfe_ctrl_ana_bypass_lane$  $31$  $31$  $R2418h$  $To Analog Override$  $RW$  $0h$  $DFE Control To ANA Bypass internal&#xd;&#xa;0: No override&#xd;&#xa;1: Override dfe_ctrl outputs to Analog$
$$RESERVED$  $30$  $22$  $R2418h$  $To Analog Override$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_lane$  $21$  $21$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_d_lane$  $20$  $20$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f1_pol_s_lane$  $19$  $19$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f1_pol_d_lane$  $18$  $18$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_s_lane$  $17$  $17$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f2_pol_d_lane$  $16$  $16$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f3_pol_s_lane$  $15$  $15$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f3_pol_d_lane$  $14$  $14$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_en_s_lane$  $13$  $13$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f0_pol_en_d_lane$  $12$  $12$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f1_pol_en_s_lane$  $11$  $11$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f1_pol_en_d_lane$  $10$  $10$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f23_pol_en_s_lane$  $9$  $9$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_f23_pol_en_d_lane$  $8$  $8$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_path_sel_s_lane$  $7$  $7$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_path_sel_d_lane$  $6$  $6$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_o_lane$  $5$  $5$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_data_slicer_path_switch_e_lane$  $4$  $4$  $R2418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$ana_rx_dfe_floating_sel_lane[3:0]$  $3$  $0$  $R2418h$  $To Analog Override$  $RW$  $1h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1 internal$
$$dfe_step_coarse_f0b_lane[3:0]$  $31$  $28$  $R241Ch$  $To Analog Force$  $RW$  $2h$  $F0B Coarse Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_f0b_lane[3:0]$  $27$  $24$  $R241Ch$  $To Analog Force$  $RW$  $4h$  $F0B Fine Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$RESERVED$  $23$  $23$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_force_lane$  $21$  $21$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F0 Slicer Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_d_force_lane$  $20$  $20$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F0 Data Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f1_pol_s_force_lane$  $19$  $19$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F1 Slicer Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f1_pol_d_force_lane$  $18$  $18$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F1 Data Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_s_force_lane$  $17$  $17$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F2 Slicer Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f2_pol_d_force_lane$  $16$  $16$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F2 Data Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f3_pol_s_force_lane$  $15$  $15$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F3 Slicer Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f3_pol_d_force_lane$  $14$  $14$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F3 Data Polarity Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_en_s_force_lane$  $13$  $13$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F0 Slicer Polarity Enable Analog Control Force Value internal$
$$ana_rx_dfe_f0_pol_en_d_force_lane$  $12$  $12$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F0 Data Polarity Enable Analog Control Force Value internal$
$$ana_rx_dfe_f1_pol_en_s_force_lane$  $11$  $11$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F1 Slicer Polarity Enable Analog Control Force Value internal$
$$ana_rx_dfe_f1_pol_en_d_force_lane$  $10$  $10$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F1 Data Polarity Enable Analog Control Force Value internal$
$$ana_rx_dfe_f23_pol_en_s_force_lane$  $9$  $9$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F23 Slicer Polarity Enable Analog Control Force Value internal$
$$ana_rx_dfe_f23_pol_en_d_force_lane$  $8$  $8$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $F23 Data Polarity Enable Analog Control Force Value internal$
$$ana_rx_path_sel_s_force_lane$  $7$  $7$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_path_sel_d_force_lane$  $6$  $6$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_o_force_lane$  $5$  $5$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$ana_rx_data_slicer_path_switch_e_force_lane$  $4$  $4$  $R241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value internal$
$$dfe_step_accu_f0b_lane[3:0]$  $3$  $0$  $R241Ch$  $To Analog Force$  $RW$  $6h$  $F0B Accurate Step Size internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_dc_lane[3:0]$  $31$  $28$  $R2420h$  $DFE Step Size$  $RW$  $6h$  $DC Adaptation Fine Step Size.  internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_accu_dc_lane[3:0]$  $27$  $24$  $R2420h$  $DFE Step Size$  $RW$  $8h$  $DC Adaptation Accurate Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_dc_lane[3:0]$  $23$  $20$  $R2420h$  $DFE Step Size$  $RW$  $2h$  $DC Adaptation Coarse Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_f0_lane[3:0]$  $19$  $16$  $R2420h$  $DFE Step Size$  $RW$  $2h$  $DFE F0 Adaptation Coarse Step Size. internal&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_fx_lane[3:0]$  $15$  $12$  $R2420h$  $DFE Step Size$  $RW$  $2h$  $DFE Fix Tap Adaptation Coarse Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_ffx_lane[3:0]$  $11$  $8$  $R2420h$  $DFE Step Size$  $RW$  $2h$  $DFE Floating Tap Adaptation Coarse Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_eo_up_lane[3:0]$  $7$  $4$  $R2420h$  $DFE Step Size$  $RW$  $9h$  $Eye Open Adaptation Coarse Step Size For Up. internal&#xd;&#xa;Used when dfe_f0d_en = 1&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_coarse_eo_dn_lane[3:0]$  $3$  $0$  $R2420h$  $DFE Step Size$  $RW$  $1h$  $Eye Open Adaptation Coarse Step Size For Dn. internal&#xd;&#xa;Used when dfe_f0d_en = 1&#xd;&#xa;Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB$
$$dfe_step_fine_f0_lane[3:0]$  $31$  $28$  $R2424h$  $DFE Step Size$  $RW$  $6h$  $DFE F0 Adaptation Fine Step Size. internal&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_fx_lane[3:0]$  $27$  $24$  $R2424h$  $DFE Step Size$  $RW$  $6h$  $DFE Fix Tap Adaptation Fine Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_ffx_lane[3:0]$  $23$  $20$  $R2424h$  $DFE Step Size$  $RW$  $6h$  $DFE Floating Tap Adaptation Fine Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_eo_up_lane[3:0]$  $19$  $16$  $R2424h$  $DFE Step Size$  $RW$  $Ah$  $Eye Open Adaptation Fine Step Size For Up. internal&#xd;&#xa;Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_fine_eo_dn_lane[3:0]$  $15$  $12$  $R2424h$  $DFE Step Size$  $RW$  $6h$  $Eye Open Adaptation Fine Step Size For Dn. internal&#xd;&#xa;Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0$
$$dfe_step_accu_f0_lane[3:0]$  $11$  $8$  $R2424h$  $DFE Step Size$  $RW$  $8h$  $DFE F0 Adaptation Accurate Step Size. internal&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$dfe_step_accu_fx_lane[3:0]$  $7$  $4$  $R2424h$  $DFE Step Size$  $RW$  $8h$  $DFE Fix Tap Adaptation Accurate Step Size. internal&#xd;&#xa;X = 1 to 15&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$dfe_step_accu_ffx_lane[3:0]$  $3$  $0$  $R2424h$  $DFE Step Size$  $RW$  $8h$  $DFE Floating Tap Adaptation Accurate Step Size. internal&#xd;&#xa;X = 0 to 5&#xd;&#xa;Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0$
$$RESERVED$  $31$  $31$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $$
$$dfe_fenf5_e_lane$  $30$  $30$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5 internal$
$$dfe_fenf4_e_lane$  $29$  $29$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4 internal$
$$dfe_fenf3_e_lane$  $28$  $28$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3 internal$
$$dfe_fenf2_e_lane$  $27$  $27$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2 internal$
$$dfe_fenf1_e_lane$  $26$  $26$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1 internal$
$$dfe_fenf0_e_lane$  $25$  $25$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0 internal$
$$dfe_fen15_e_lane$  $24$  $24$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15 internal$
$$dfe_fen14_e_lane$  $23$  $23$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14 internal$
$$dfe_fen13_e_lane$  $22$  $22$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13 internal$
$$dfe_fen12_e_lane$  $21$  $21$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12 internal$
$$dfe_fen11_e_lane$  $20$  $20$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11 internal$
$$dfe_fen10_e_lane$  $19$  $19$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10 internal$
$$dfe_fen9_e_lane$  $18$  $18$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9 internal$
$$dfe_fen8_e_lane$  $17$  $17$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8 internal$
$$dfe_fen7_e_lane$  $16$  $16$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7 internal$
$$dfe_fen6_e_lane$  $15$  $15$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6 internal$
$$dfe_fen5_e_lane$  $14$  $14$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5 internal$
$$dfe_fen4_e_lane$  $13$  $13$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4 internal$
$$dfe_fen3_s_n_e_lane$  $12$  $12$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_s_p_e_lane$  $11$  $11$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_d_n_e_lane$  $10$  $10$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_d_p_e_lane$  $9$  $9$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_s_n_e_lane$  $8$  $8$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_s_p_e_lane$  $7$  $7$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_d_n_e_lane$  $6$  $6$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_d_p_e_lane$  $5$  $5$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen1_e_lane$  $4$  $4$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_s_n_e_lane$  $3$  $3$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_s_p_e_lane$  $2$  $2$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_d_n_e_lane$  $1$  $1$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_d_p_e_lane$  $0$  $0$  $R2430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$RESERVED$  $31$  $31$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $$
$$dfe_fenf5_o_lane$  $30$  $30$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5 internal$
$$dfe_fenf4_o_lane$  $29$  $29$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4 internal$
$$dfe_fenf3_o_lane$  $28$  $28$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3 internal$
$$dfe_fenf2_o_lane$  $27$  $27$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2 internal$
$$dfe_fenf1_o_lane$  $26$  $26$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1 internal$
$$dfe_fenf0_o_lane$  $25$  $25$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0 internal$
$$dfe_fen15_o_lane$  $24$  $24$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15 internal$
$$dfe_fen14_o_lane$  $23$  $23$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14 internal$
$$dfe_fen13_o_lane$  $22$  $22$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13 internal$
$$dfe_fen12_o_lane$  $21$  $21$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12 internal$
$$dfe_fen11_o_lane$  $20$  $20$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11 internal$
$$dfe_fen10_o_lane$  $19$  $19$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10 internal$
$$dfe_fen9_o_lane$  $18$  $18$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9 internal$
$$dfe_fen8_o_lane$  $17$  $17$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8 internal$
$$dfe_fen7_o_lane$  $16$  $16$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7 internal$
$$dfe_fen6_o_lane$  $15$  $15$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6 internal$
$$dfe_fen5_o_lane$  $14$  $14$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5 internal$
$$dfe_fen4_o_lane$  $13$  $13$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4 internal$
$$dfe_fen3_s_n_o_lane$  $12$  $12$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_s_p_o_lane$  $11$  $11$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_d_n_o_lane$  $10$  $10$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen3_d_p_o_lane$  $9$  $9$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_s_n_o_lane$  $8$  $8$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_s_p_o_lane$  $7$  $7$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_d_n_o_lane$  $6$  $6$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen2_d_p_o_lane$  $5$  $5$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen1_o_lane$  $4$  $4$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_s_n_o_lane$  $3$  $3$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_s_p_o_lane$  $2$  $2$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_d_n_o_lane$  $1$  $1$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fen0_d_p_o_lane$  $0$  $0$  $R2434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load. internal$
$$dfe_fendc_s_n_e_lane$  $31$  $31$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_s_n_e_lane[6:0]$  $30$  $24$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_s_p_e_lane$  $23$  $23$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_s_p_e_lane[6:0]$  $22$  $16$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_d_n_e_lane$  $15$  $15$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_d_n_e_lane[6:0]$  $14$  $8$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_d_p_e_lane$  $7$  $7$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_d_p_e_lane[6:0]$  $6$  $0$  $R2438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_s_n_o_lane$  $31$  $31$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_s_n_o_lane[6:0]$  $30$  $24$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_s_p_o_lane$  $23$  $23$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_s_p_o_lane[6:0]$  $22$  $16$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_d_n_o_lane$  $15$  $15$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_d_n_o_lane[6:0]$  $14$  $8$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_d_p_o_lane$  $7$  $7$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_d_p_o_lane[6:0]$  $6$  $0$  $R243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value. internal$
$$RESERVED$  $31$  $30$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_s_n_e_lane[5:0]$  $29$  $24$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_s_p_e_lane[5:0]$  $21$  $16$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_d_n_e_lane[5:0]$  $13$  $8$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_d_p_e_lane[5:0]$  $5$  $0$  $R2440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_s_n_e_lane[5:0]$  $29$  $24$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_s_p_e_lane[5:0]$  $21$  $16$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_d_n_e_lane[5:0]$  $13$  $8$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_d_p_e_lane[5:0]$  $5$  $0$  $R2444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_s_n_e_lane[4:0]$  $28$  $24$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_s_p_e_lane[4:0]$  $20$  $16$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_d_n_e_lane[4:0]$  $12$  $8$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_d_p_e_lane[4:0]$  $4$  $0$  $R2448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext6_e_lane[5:0]$  $29$  $24$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext5_e_lane[5:0]$  $21$  $16$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext4_e_lane[5:0]$  $13$  $8$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext1_e_lane[5:0]$  $5$  $0$  $R244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext10_e_lane[4:0]$  $28$  $24$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext9_e_lane[4:0]$  $20$  $16$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext8_e_lane[4:0]$  $12$  $8$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext7_e_lane[4:0]$  $4$  $0$  $R2450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext14_e_lane[4:0]$  $28$  $24$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext13_e_lane[4:0]$  $20$  $16$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext12_e_lane[4:0]$  $12$  $8$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext11_e_lane[4:0]$  $4$  $0$  $R2454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf2_e_lane[5:0]$  $29$  $24$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf1_e_lane[5:0]$  $21$  $16$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf0_e_lane[5:0]$  $13$  $8$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext15_e_lane[4:0]$  $4$  $0$  $R2458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$RESERVED$  $29$  $24$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$RESERVED$  $23$  $22$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf5_e_lane[5:0]$  $21$  $16$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf4_e_lane[5:0]$  $13$  $8$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf3_e_lane[5:0]$  $5$  $0$  $R245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_s_n_o_lane[5:0]$  $29$  $24$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_s_p_o_lane[5:0]$  $21$  $16$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_d_n_o_lane[5:0]$  $13$  $8$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_d_p_o_lane[5:0]$  $5$  $0$  $R2460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_s_n_o_lane[5:0]$  $29$  $24$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_s_p_o_lane[5:0]$  $21$  $16$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_d_n_o_lane[5:0]$  $13$  $8$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_d_p_o_lane[5:0]$  $5$  $0$  $R2464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_s_n_o_lane[4:0]$  $28$  $24$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_s_p_o_lane[4:0]$  $20$  $16$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_d_n_o_lane[4:0]$  $12$  $8$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_d_p_o_lane[4:0]$  $4$  $0$  $R2468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext6_o_lane[5:0]$  $29$  $24$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext5_o_lane[5:0]$  $21$  $16$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext4_o_lane[5:0]$  $13$  $8$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext1_o_lane[5:0]$  $5$  $0$  $R246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext10_o_lane[4:0]$  $28$  $24$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext9_o_lane[4:0]$  $20$  $16$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext8_o_lane[4:0]$  $12$  $8$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext7_o_lane[4:0]$  $4$  $0$  $R2470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $29$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext14_o_lane[4:0]$  $28$  $24$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $21$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext13_o_lane[4:0]$  $20$  $16$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $13$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext12_o_lane[4:0]$  $12$  $8$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext11_o_lane[4:0]$  $4$  $0$  $R2474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf2_o_lane[5:0]$  $29$  $24$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $23$  $22$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf1_o_lane[5:0]$  $21$  $16$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf0_o_lane[5:0]$  $13$  $8$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $5$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext15_o_lane[4:0]$  $4$  $0$  $R2478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$RESERVED$  $29$  $24$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $22$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf5_o_lane[5:0]$  $21$  $16$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $15$  $14$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf4_o_lane[5:0]$  $13$  $8$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $7$  $6$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf3_o_lane[5:0]$  $5$  $0$  $R247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value. internal$
$$RESERVED$  $31$  $30$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R2480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R2484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_E_SM_LANE[4:0]$  $28$  $24$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_E_SM_LANE[4:0]$  $20$  $16$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_E_SM_LANE[4:0]$  $12$  $8$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_E_SM_LANE[4:0]$  $4$  $0$  $R2488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_E_SM_LANE[5:0]$  $29$  $24$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_E_SM_LANE[5:0]$  $21$  $16$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_E_SM_LANE[5:0]$  $13$  $8$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_E_SM_LANE[5:0]$  $5$  $0$  $R248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_E_SM_LANE[4:0]$  $28$  $24$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_E_SM_LANE[4:0]$  $20$  $16$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_E_SM_LANE[4:0]$  $12$  $8$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_E_SM_LANE[4:0]$  $4$  $0$  $R2490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $28$  $24$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $20$  $16$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $12$  $8$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $4$  $0$  $R2494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $29$  $24$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $21$  $16$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $13$  $8$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $4$  $0$  $R2498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$RESERVED$  $29$  $24$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$RESERVED$  $23$  $22$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $21$  $16$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $13$  $8$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $5$  $0$  $R249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R24A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R24A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_O_SM_LANE[4:0]$  $28$  $24$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_O_SM_LANE[4:0]$  $20$  $16$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_O_SM_LANE[4:0]$  $12$  $8$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_O_SM_LANE[4:0]$  $4$  $0$  $R24A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_O_SM_LANE[5:0]$  $29$  $24$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_O_SM_LANE[5:0]$  $21$  $16$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_O_SM_LANE[5:0]$  $13$  $8$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_O_SM_LANE[5:0]$  $5$  $0$  $R24ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_O_SM_LANE[4:0]$  $28$  $24$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_O_SM_LANE[4:0]$  $20$  $16$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_O_SM_LANE[4:0]$  $12$  $8$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_O_SM_LANE[4:0]$  $4$  $0$  $R24B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $29$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $28$  $24$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $21$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $20$  $16$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $13$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $12$  $8$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $4$  $0$  $R24B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $29$  $24$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $22$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $21$  $16$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $13$  $8$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $5$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $4$  $0$  $R24B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $30$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$RESERVED$  $29$  $24$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$RESERVED$  $23$  $22$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $21$  $16$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $14$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $13$  $8$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $6$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $5$  $0$  $R24BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DFE Tap Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $31$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_E_SM_LANE[6:0]$  $30$  $24$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $23$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_E_SM_LANE[6:0]$  $22$  $16$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $15$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_E_SM_LANE[6:0]$  $14$  $8$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $7$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_E_SM_LANE[6:0]$  $6$  $0$  $R24C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $31$  $31$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_O_SM_LANE[6:0]$  $30$  $24$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $23$  $23$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_O_SM_LANE[6:0]$  $22$  $16$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $15$  $15$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_O_SM_LANE[6:0]$  $14$  $8$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$RESERVED$  $7$  $7$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_O_SM_LANE[6:0]$  $6$  $0$  $R24C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $0h$  $DC Read Back In Sign-magnitude Format.$
$$DFE_F0_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R24D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R24D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R24D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R24D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R24D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R24D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R24D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R24D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R24D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R24D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R24D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R24D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_E_2C_LANE[7:0]$  $31$  $24$  $R24DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_E_2C_LANE[7:0]$  $23$  $16$  $R24DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_E_2C_LANE[7:0]$  $15$  $8$  $R24DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_E_2C_LANE[7:0]$  $7$  $0$  $R24DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_E_2C_LANE[7:0]$  $31$  $24$  $R24E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_E_2C_LANE[7:0]$  $23$  $16$  $R24E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_E_2C_LANE[7:0]$  $15$  $8$  $R24E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_E_2C_LANE[7:0]$  $7$  $0$  $R24E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_E_2C_LANE[7:0]$  $31$  $24$  $R24E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_E_2C_LANE[7:0]$  $23$  $16$  $R24E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_E_2C_LANE[7:0]$  $15$  $8$  $R24E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_E_2C_LANE[7:0]$  $7$  $0$  $R24E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_E_2C_LANE[7:0]$  $31$  $24$  $R24E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_E_2C_LANE[7:0]$  $23$  $16$  $R24E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_E_2C_LANE[7:0]$  $15$  $8$  $R24E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_E_2C_LANE[7:0]$  $7$  $0$  $R24E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$RESERVED$  $31$  $24$  $R24ECh$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_2C_LANE[7:0]$  $23$  $16$  $R24ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_E_2C_LANE[7:0]$  $15$  $8$  $R24ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_E_2C_LANE[7:0]$  $7$  $0$  $R24ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R24F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R24F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R24F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R24F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R24F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R24F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R24F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R24F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R24F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R24F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R24F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R24F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_O_2C_LANE[7:0]$  $31$  $24$  $R24FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_O_2C_LANE[7:0]$  $23$  $16$  $R24FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_O_2C_LANE[7:0]$  $15$  $8$  $R24FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_O_2C_LANE[7:0]$  $7$  $0$  $R24FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_O_2C_LANE[7:0]$  $31$  $24$  $R2500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_O_2C_LANE[7:0]$  $23$  $16$  $R2500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_O_2C_LANE[7:0]$  $15$  $8$  $R2500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_O_2C_LANE[7:0]$  $7$  $0$  $R2500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_O_2C_LANE[7:0]$  $31$  $24$  $R2504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_O_2C_LANE[7:0]$  $23$  $16$  $R2504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_O_2C_LANE[7:0]$  $15$  $8$  $R2504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_O_2C_LANE[7:0]$  $7$  $0$  $R2504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_O_2C_LANE[7:0]$  $31$  $24$  $R2508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_O_2C_LANE[7:0]$  $23$  $16$  $R2508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_O_2C_LANE[7:0]$  $15$  $8$  $R2508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_O_2C_LANE[7:0]$  $7$  $0$  $R2508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$RESERVED$  $31$  $24$  $R250Ch$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_2C_LANE[7:0]$  $23$  $16$  $R250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_O_2C_LANE[7:0]$  $15$  $8$  $R250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_O_2C_LANE[7:0]$  $7$  $0$  $R250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R2510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R2510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R2510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R2510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R2514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R2514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R2514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R2514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $0h$  $DC Tap Read Back In 2's Complement Format.$
$$RESERVED$  $31$  $31$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_E_LANE[6:0]$  $30$  $24$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_E$
$$RESERVED$  $23$  $23$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_E_LANE[6:0]$  $22$  $16$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_E$
$$RESERVED$  $15$  $15$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_E_LANE[6:0]$  $14$  $8$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_E$
$$RESERVED$  $7$  $7$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_E_LANE[6:0]$  $6$  $0$  $R2518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_E$
$$RESERVED$  $31$  $31$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_O_LANE[6:0]$  $30$  $24$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_O$
$$RESERVED$  $23$  $23$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_O_LANE[6:0]$  $22$  $16$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_O$
$$RESERVED$  $15$  $15$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_O_LANE[6:0]$  $14$  $8$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_O$
$$RESERVED$  $7$  $7$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_O_LANE[6:0]$  $6$  $0$  $R251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_O$
$$RESERVED$  $31$  $15$  $R2520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_O_LANE[6:0]$  $14$  $8$  $R2520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for E_O$
$$RESERVED$  $7$  $7$  $R2520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_E_LANE[6:0]$  $6$  $0$  $R2520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for E_E$
$$RESERVED$  $31$  $16$  $R2530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $$
$$dfe_fendc_e_o_lane$  $15$  $15$  $R2530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_e_o_lane[6:0]$  $14$  $8$  $R2530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value. internal$
$$dfe_fendc_e_e_lane$  $7$  $7$  $R2530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value Load. internal$
$$dfe_fextdc_e_e_lane[6:0]$  $6$  $0$  $R2530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value. internal$
$$dfe_sat_hold_lane$  $31$  $31$  $R2540h$  $$  $RW$  $0h$  $DFE F0 Saturate Hold internal&#xd;&#xa;0: F0 Keeps Update After F0 Is Saturated&#xd;&#xa;1: F0 update is disabled when F0 is saturated.$
$$dfe_sat_en_lane$  $30$  $30$  $R2540h$  $$  $RW$  $1h$  $DFE Saturate Protection Enable internal&#xd;&#xa;0: Disable Saturation Protection Function&#xd;&#xa;1: Enable saturation protection function$
$$dfe_sq_en_lane$  $29$  $29$  $R2540h$  $$  $RW$  $1h$  $DFE SQ Enable internal&#xd;&#xa;0: DFE runs regardless of sq_detected value&#xd;&#xa;1: DFE Freezes Adapt When Sq_detected Is 1$
$$dfe_adapt_adj_f1_dc_thresh_1_lane[4:0]$  $28$  $24$  $R2540h$  $$  $RW$  $6h$  $F1/VOFF Adjustment Threshold1 internal&#xd;&#xa;Valid range is 0 to 14$
$$RESERVED$  $23$  $23$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R2540h$  $$  $RW$  $0h$  $$
$$dfe_adapt_adj_f1_dc_thresh_2_lane[5:0]$  $21$  $16$  $R2540h$  $$  $RW$  $12h$  $F1/VOFF Adjustment Threshold2 internal&#xd;&#xa;Valid range is 0 to 30$
$$RESERVED$  $15$  $15$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $R2540h$  $$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $R2540h$  $$  $RW$  $0h$  $$
$$dfe_eo_up_thre_fine_lane[4:0]$  $9$  $5$  $R2540h$  $$  $RW$  $4h$  $Fine UP/DN Voting Threshold In Eye Open Mode For F0 internal$
$$dfe_eo_up_thre_coarse_lane[4:0]$  $4$  $0$  $R2540h$  $$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In Eye Open Mode For F0 internal$
$$RESERVED$  $31$  $31$  $R2544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2544h$  $$  $RW$  $0h$  $$
$$dfe_fast_settle_lane$  $28$  $28$  $R2544h$  $$  $RW$  $0h$  $DFE Fast Settle internal&#xd;&#xa;For Simulation Only, Select Short Dfe Settling Time&#xd;&#xa;0: use short dfe tap settling time&#xd;&#xa;1: use actual dfe tap settling time$
$$dfe_ana_settle_pathoff_lane[3:0]$  $27$  $24$  $R2544h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Off internal&#xd;&#xa;Settling Time When Turn Off DFE Mode For Selected Path$
$$RESERVED$  $23$  $23$  $R2544h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_pathon_lane[6:0]$  $22$  $16$  $R2544h$  $$  $RW$  $28h$  $DFE Analog Settling Time Path On internal&#xd;&#xa;Settling Time When Turn On DFE Mode For Selected Path$
$$RESERVED$  $15$  $15$  $R2544h$  $$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R2544h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_pathswitch_lane[3:0]$  $13$  $10$  $R2544h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Switch internal&#xd;&#xa;Settling Time When Switching Between D And S Paths$
$$dfe_ana_settle_f0_lane[1:0]$  $9$  $8$  $R2544h$  $$  $RW$  $1h$  $DFE F0 Settle Time internal&#xd;&#xa;0: 100ns&#xd;&#xa;1: 200ns&#xd;&#xa;2: 300ns&#xd;&#xa;3: 400ns$
$$dfe_ana_settle_f23_lane[1:0]$  $7$  $6$  $R2544h$  $$  $RW$  $1h$  $DFE F2 & F3 Settling Time internal&#xd;&#xa;0: 100ns&#xd;&#xa;1: 200ns&#xd;&#xa;2: 300ns&#xd;&#xa;3: 400ns$
$$dfe_ana_settle_f4to15_lane[1:0]$  $5$  $4$  $R2544h$  $$  $RW$  $1h$  $DFE F4-F15 Settling Time internal&#xd;&#xa;0: 5ns&#xd;&#xa;1: 10ns&#xd;&#xa;2: 15ns&#xd;&#xa;3: 20ns$
$$dfe_ana_settle_ff_lane[1:0]$  $3$  $2$  $R2544h$  $$  $RW$  $1h$  $DFE Floating Tap Settling Time internal&#xd;&#xa;0: 5ns&#xd;&#xa;1: 10ns&#xd;&#xa;2: 15ns&#xd;&#xa;3: 20ns$
$$dfe_ana_settle_dc_lane[1:0]$  $1$  $0$  $R2544h$  $$  $RW$  $1h$  $DFE DC Settling Time internal&#xd;&#xa;0: 100ns&#xd;&#xa;1: 200ns&#xd;&#xa;2: 300ns&#xd;&#xa;3: 400ns$
$$RESERVED$  $31$  $14$  $R2548h$  $$  $RW$  $0h$  $$
$$dfe_f1_sign_xor_lane$  $13$  $13$  $R2548h$  $$  $RW$  $0h$  $DFE F1 Sign XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$dfe_dc_sign_xor_lane$  $12$  $12$  $R2548h$  $$  $RW$  $0h$  $DFE DC Sign XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f0_pol_d_xor_lane$  $11$  $11$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f0_pol_s_xor_lane$  $10$  $10$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f1_pol_d_xor_lane$  $9$  $9$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f1_pol_s_xor_lane$  $8$  $8$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_d_xor_lane$  $7$  $7$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f2_pol_s_xor_lane$  $6$  $6$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f3_pol_d_xor_lane$  $5$  $5$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F3_POL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_dfe_f3_pol_s_xor_lane$  $4$  $4$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F3_POL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_e_xor_lane$  $3$  $3$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_data_slicer_path_switch_o_xor_lane$  $2$  $2$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_path_sel_d_xor_lane$  $1$  $1$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_PATH_SEL_D XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$ana_rx_path_sel_s_xor_lane$  $0$  $0$  $R2548h$  $$  $RW$  $0h$  $ANA_RX_PATH_SEL_S XOR internal&#xd;&#xa;1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default$
$$dfe_ana_settle_20ns_lane[7:0]$  $31$  $24$  $R254Ch$  $DFE tap dac settlement counter$  $RW$  $Fh$  $20 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_15ns_lane[7:0]$  $23$  $16$  $R254Ch$  $DFE tap dac settlement counter$  $RW$  $Bh$  $15 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_10ns_lane[7:0]$  $15$  $8$  $R254Ch$  $DFE tap dac settlement counter$  $RW$  $8h$  $10 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_5ns_lane[7:0]$  $7$  $0$  $R254Ch$  $DFE tap dac settlement counter$  $RW$  $4h$  $5 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_400ns_lane[7:0]$  $31$  $24$  $R2550h$  $DFE tap dac settlement counter$  $RW$  $FFh$  $400 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_300ns_lane[7:0]$  $23$  $16$  $R2550h$  $DFE tap dac settlement counter$  $RW$  $D3h$  $300 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_200ns_lane[7:0]$  $15$  $8$  $R2550h$  $DFE tap dac settlement counter$  $RW$  $8Dh$  $200 NS In Number Of DFE Clock internal$
$$dfe_ana_settle_100ns_lane[7:0]$  $7$  $0$  $R2550h$  $DFE tap dac settlement counter$  $RW$  $47h$  $100 NS In Number Of DFE Clock internal$
$$RESERVED$  $31$  $28$  $R2554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_f1_track_lane[11:0]$  $27$  $16$  $R2554h$  $DFE tap dac settlement counter$  $RW$  $FFFh$  $DFE F1 Settling Time During Tracking internal$
$$RESERVED$  $15$  $12$  $R2554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_f1_train_lane[11:0]$  $11$  $0$  $R2554h$  $DFE tap dac settlement counter$  $RW$  $47h$  $DFE F1 Settling Time During Training internal$
$$EOM_VLD_CNT_P_E_LANE[31:0]$  $31$  $0$  $R2560h$  $EOM VALID COUNT LSB$  $R$  $0h$  $Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_N_E_LANE[31:0]$  $31$  $0$  $R2564h$  $EOM VALID COUNT LSB$  $R$  $0h$  $Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_P_O_LANE[31:0]$  $31$  $0$  $R2568h$  $EOM VALID COUNT LSB$  $R$  $0h$  $Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_N_O_LANE[31:0]$  $31$  $0$  $R256Ch$  $EOM VALID COUNT LSB$  $R$  $0h$  $Valid Count For Odd Negative Eye$
$$EOM_ERR_CNT_P_E_LANE[31:0]$  $31$  $0$  $R2570h$  $EOM ERROR COUNT REG$  $R$  $0h$  $Error Count For Even Positive Eye$
$$EOM_ERR_CNT_N_E_LANE[31:0]$  $31$  $0$  $R2574h$  $EOM ERROR COUNT REG$  $R$  $0h$  $Error Count For Even Negative Eye$
$$EOM_ERR_CNT_P_O_LANE[31:0]$  $31$  $0$  $R2578h$  $EOM ERROR COUNT REG$  $R$  $0h$  $Error Count For Odd Positive Eye$
$$EOM_ERR_CNT_N_O_LANE[31:0]$  $31$  $0$  $R257Ch$  $EOM ERROR COUNT REG$  $R$  $0h$  $Error Count For Odd Negative Eye$
$$RESERVED$  $31$  $4$  $R2580h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$eom_cnt_auto_clr_lane$  $3$  $3$  $R2580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Auto Clear. internal&#xd;&#xa;0: Not auto clear&#xd;&#xa;1: Clear ALL EOM Error counter and EOM Valid Counter automatically by lane margin enable function$
$$eom_cnt_clr_lane$  $2$  $2$  $R2580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Clear. internal&#xd;&#xa;0: Not clear&#xd;&#xa;1: Clear ALL EOM Error counter and EOM Valid Counter$
$$eom_pol_force_lane$  $1$  $1$  $R2580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Polarity Force. internal&#xd;&#xa;0: DFE control polarity&#xd;&#xa;1: User force polarity$
$$eom_en_lane$  $0$  $0$  $R2580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Enable. internal&#xd;&#xa;0: Disable&#xd;&#xa;1: Enable (DFE Adapt disabled)$
$$EOM_VLD_CNT_MSB_P_E_LANE[7:0]$  $31$  $24$  $R25F0h$  $EOM VALID COUNT MSB$  $R$  $0h$  $MSB Of Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_MSB_N_E_LANE[7:0]$  $23$  $16$  $R25F0h$  $EOM VALID COUNT MSB$  $R$  $0h$  $MSB Of Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_MSB_P_O_LANE[7:0]$  $15$  $8$  $R25F0h$  $EOM VALID COUNT MSB$  $R$  $0h$  $MSB Of Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_MSB_N_O_LANE[7:0]$  $7$  $0$  $R25F0h$  $EOM VALID COUNT MSB$  $R$  $0h$  $MSB Of Valid Count For Odd Negative Eye$
$$RESERVED$  $31$  $13$  $R25F4h$  $Lane Margin Reigster$  $RW$  $0h$  $$
$$dfe_margin_chg_lane$  $12$  $12$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $Lane Margin Offset Change Read internal$
$$dfe_margin_ready_lane$  $11$  $11$  $R25F4h$  $Lane Margin Reigster$  $RW$  $0h$  $DFE Is Ready For Lane Margin Function internal&#xd;&#xa;0: DFE is not ready for lane margin&#xd;&#xa;0: DFE is ready for lane margin. DFE_CTRL module sends "ACK" to PIPE.$
$$dfe_margin_ack_lane$  $10$  $10$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $DFE Margin Acknowledge Read internal&#xd;&#xa;Same signal as the "ACK" signal DFE_CTRL sends to PIPE$
$$dfe_margin_dir_lane$  $9$  $9$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $Lane Margin Offset Direction Read internal$
$$dfe_margin_en_lane$  $8$  $8$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $Lane Margin Offset Enable Read internal$
$$dfe_margin_type_lane$  $7$  $7$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $Lane Margin Offset Type Read internal$
$$dfe_margin_offset_lane[6:0]$  $6$  $0$  $R25F4h$  $Lane Margin Reigster$  $R$  $0h$  $Lane Margin Offset Read internal$
$$LINK_TRAIN_MODE_LANE$  $31$  $31$  $R2600h$  $$  $RW$  $0h$  $Special TX Training Mode&#xd;&#xa;0: TX training control pins are not used; COMPHY takes care of TX training protocol.&#xd;&#xa;1: TX training control pins are used by link layer (SoC or PIPE)$
$$eye_open_en_rd_lane$  $30$  $30$  $R2600h$  $$  $R$  $0h$  $Read Out PIPE Eye_open_en_lane Request internal&#xd;&#xa;0: Training PIPE DIR mode&#xd;&#xa;1: Training PIPE FOM mode$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $29$  $29$  $R2600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type&#xd;&#xa;0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low&#xd;&#xa;1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle$
$$local_tx_train_complete_lane$  $28$  $28$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;When asserted, this signal indicates that the transmitter training process of the local PHY is completed.???$
$$tx_train_failed_lane$  $27$  $27$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;It indicates that the local PHY has encountered a problem during training or could not converge.$
$$rx_train_on_lane$  $26$  $26$  $R2600h$  $$  $RW$  $0h$  $Edge Trigger. Asserted By MCU internal&#xd;&#xa;Indicates internal logic is doing rx_training or not$
$$tx_train_on_lane$  $25$  $25$  $R2600h$  $$  $RW$  $0h$  $Edge Trigger. Asserted By MCU internal&#xd;&#xa;Indicates internal logic is doing tx_training or not$
$$rx_train_complete_lane$  $24$  $24$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;When this signal asserted, it indicates when local PHY has completed receiver adaptation process. This signal is asserted when RX training is complete$
$$rx_train_failed_lane$  $23$  $23$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;This signal indicates that the local PHY has encountered a problem during training or that the PHY could not converge.???$
$$local_ctrl_field_valid_lane$  $22$  $22$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;To indicate full local control field is ready to send to remote PHY$
$$local_status_field_valid_lane$  $21$  $21$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;To indicate full local status field is ready to send to remote PHY$
$$RESERVED$  $20$  $18$  $R2600h$  $$  $RW$  $0h$  $$
$$link_train_mode_lpbk_lane$  $17$  $17$  $R2600h$  $$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: All TX training related pins are connected to link interface RX status results. This is for test and debug only.$
$$PIN_TX_TRAIN_ENABLE_SEL_LANE$  $16$  $16$  $R2600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_ENABLE Selection&#xd;&#xa;0: use PIN_TX_TRAIN_ENABLE&#xd;&#xa;1: use PIN_BACKCHANNEL_WINDOW$
$$tx_ffe_train_done_lane$  $15$  $15$  $R2600h$  $$  $RW$  $0h$  $Assert High To Indicate Tx Ffe Training Done internal$
$$pin_tx_train_enable_mux_rd_lane$  $14$  $14$  $R2600h$  $$  $R$  $0h$  $PIN_TX_TRAIN_ENABLE Read Back Signal internal&#xd;&#xa;Depends on register PIN_TX_TRAIN_ENABLE_SEL_LANE$
$$pin_rx_train_enable_rd_lane$  $13$  $13$  $R2600h$  $$  $R$  $0h$  $PIN_RX_TRAIN_ENABLE Read Back Signal internal$
$$pin_tx_train_failed_rd_lane$  $12$  $12$  $R2600h$  $$  $R$  $0h$  $PIN_TX_TRAIN_FAILED Read Back Signal internal$
$$pin_tx_train_complete_rd_lane$  $11$  $11$  $R2600h$  $$  $R$  $0h$  $PIN_TX_TRAIN_COMPLETE Read Back Signal internal$
$$pin_tx_train_error_rd_lane[1:0]$  $10$  $9$  $R2600h$  $$  $R$  $0h$  $PIN_TX_TRAIN_ERROR Read Back Signal internal$
$$tx_train_error_lane[1:0]$  $8$  $7$  $R2600h$  $$  $RW$  $0h$  $For PIN_TX_TRAIN_ERROR internal&#xd;&#xa;Latch in when register tx_train_fail_lane is high$
$$pin_rx_train_failed_rd_lane$  $6$  $6$  $R2600h$  $$  $R$  $0h$  $PIN_RX_TRAIN_FAILED Read Back Signal internal$
$$pin_rx_train_complete_rd_lane$  $5$  $5$  $R2600h$  $$  $R$  $0h$  $PIN_RX_TRAIN_COMPLETE Read Back Signal internal$
$$pin_local_ctrl_field_ready_rd_lane$  $4$  $4$  $R2600h$  $$  $R$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY Read Back Signal internal$
$$remote_ctrl_field_high_lane$  $3$  $3$  $R2600h$  $$  $RW$  $0h$  $Make Local_ctrl_field_ready Always High During Training internal&#xd;&#xa;0: local_ctrl_field_ready is controlled by logic&#xd;&#xa;1: force local_ctrl_field_ready always high=1$
$$remote_tx_train_complete_lane$  $2$  $2$  $R2600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;When asserted, this signal indicates that the transmitter training process of the local PHY is completed.????Only applicable in auto mode training when register remote_tx_train_complete_type_lane is high. In Link Train Mode, this register is not used.$
$$remote_tx_train_complete_type_lane$  $1$  $1$  $R2600h$  $$  $RW$  $0h$  $Select How To Decide Remote Training Have Completed Or Not internal&#xd;&#xa;Only used in auto mode&#xd;&#xa;0: Continuously received 3 train_comp status bit&#xd;&#xa;1: Firmware assert register remote_tx_train_complete_lane$
$$pin_papta_train_enable_rd_lane$  $0$  $0$  $R2600h$  $$  $R$  $0h$  $Read Out PIN_PAPTA_TRAIN_ENABLE internal$
$$local_ctrl_field_lane[15:0]$  $31$  $16$  $R2604h$  $$  $RW$  $0h$  $Full Local Ctrl Word.  internal&#xd;&#xa;Including Pattern Type, Control Setting and Coefficient Request&#xd;&#xa;[5:4] G1 Ctrl&#xd;&#xa;[3:2] G0 Ctrl&#xd;&#xa;[1:0] Gn1 Ctrl$
$$local_status_field_lane[15:0]$  $15$  $0$  $R2604h$  $$  $RW$  $0h$  $Full Local Status Word.  internal&#xd;&#xa;Including Train Comp, Tx Initialization, Balance Bit and Coefficient Status&#xd;&#xa;[15] Train Complete&#xd;&#xa;[14] SAS Train Initializing&#xd;&#xa;[5:4] G1 Status&#xd;&#xa;[3:2] G0 Status&#xd;&#xa;[1:0] Gn1 Status&#xd;&#xa;More field information, look at SAS, Ethernet training SPEC$
$$remote_ctrl_field_rd_lane[15:0]$  $31$  $16$  $R2608h$  $$  $R$  $0h$  $Remote Ctrl Field.  internal&#xd;&#xa;[5:4] G1 Ctrl&#xd;&#xa;[3:2] G0 Ctrl&#xd;&#xa;[1:0] Gn1 Ctrl$
$$remote_status_field_rd_lane[15:0]$  $15$  $0$  $R2608h$  $$  $R$  $0h$  $Remote Status Field.  internal&#xd;&#xa;[15] Train Complete&#xd;&#xa;[14] SAS Train Initializing&#xd;&#xa;[5:4] G1 Status&#xd;&#xa;[3:2] G0 Status&#xd;&#xa;[1:0] Gn1 Status$
$$RESERVED$  $31$  $26$  $R260Ch$  $$  $RW$  $0h$  $$
$$remote_status_gn1_lane[1:0]$  $25$  $24$  $R260Ch$  $$  $R$  $0h$  $Remote Gn1 (C-1) Status Read Out.  internal&#xd;&#xa;Same as remote_status_field_lane[1:0], made for firmware convenience$
$$RESERVED$  $23$  $18$  $R260Ch$  $$  $RW$  $0h$  $$
$$remote_status_g0_lane[1:0]$  $17$  $16$  $R260Ch$  $$  $R$  $0h$  $Remote Gn1 (C0) Status Read Out.  internal&#xd;&#xa;Same as remote_status_field_lane[3:2], made for firmware convenience$
$$RESERVED$  $15$  $10$  $R260Ch$  $$  $RW$  $0h$  $$
$$remote_status_g1_lane[1:0]$  $9$  $8$  $R260Ch$  $$  $R$  $0h$  $Remote Gn1 (C1) Status Read Out.  internal&#xd;&#xa;Same as remote_status_field_lane[5:4], made for firmware convenience$
$$local_error_field_valid_lane$  $7$  $7$  $R260Ch$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU internal&#xd;&#xa;To indicate full local error field is ready to send to remote PHY$
$$RESERVED$  $6$  $6$  $R260Ch$  $$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $5$  $5$  $R260Ch$  $$  $RW$  $0h$  $Reset Dme_dec Lane Block internal$
$$rst_dme_enc_clk_lane$  $4$  $4$  $R260Ch$  $$  $RW$  $0h$  $Reset Dme_enc Lane Block internal$
$$rst_tx_train_if_clk_lane$  $3$  $3$  $R260Ch$  $$  $RW$  $0h$  $Reset Tx_train_if Lane Block internal$
$$dme_dec_clk_en_lane$  $2$  $2$  $R260Ch$  $$  $RW$  $0h$  $Clock Enable For Dme_dec internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$dme_enc_clk_en_lane$  $1$  $1$  $R260Ch$  $$  $RW$  $0h$  $Clock Enable For Dme_enc internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R260Ch$  $$  $RW$  $0h$  $Clock Enable For Tx_train_if internal&#xd;&#xa;0: Not enabled&#xd;&#xa;1: Enabled$
$$dme_enc_mode_lane[1:0]$  $31$  $30$  $R2610h$  $$  $RW$  $0h$  $Differential Manchester Encoding Mode internal&#xd;&#xa;2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans&#xd;&#xa;2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans&#xd;&#xa;2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans&#xd;&#xa;2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans$
$$dme_enc_balance_inv_lane$  $29$  $29$  $R2610h$  $$  $RW$  $0h$  $DME Encoder Balance Inverter. internal&#xd;&#xa;0: the number of ones are even&#xd;&#xa;1: the number of ones are odd$
$$dme_enc_balance_cal_en_lane$  $28$  $28$  $R2610h$  $$  $RW$  $1h$  $DME Encoder Balance Bit Hardware Calculation Enable. internal&#xd;&#xa;0: balance bit is from register&#xd;&#xa;1: balance bit is from hardware$
$$RESERVED$  $27$  $0$  $R2610h$  $$  $RW$  $0h$  $$
$$dme_dec_ctrl_bit_pos_lane[1:0]$  $31$  $30$  $R2614h$  $$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits internal&#xd;&#xa;2'b00: center (20bit), left (16bit)&#xd;&#xa;2'b01: center (20bit), right (16bit)&#xd;&#xa;2'b10: left (20bit), left (16bit)&#xd;&#xa;2'b11: right (20bit), right (16bit)$
$$dme_dec_mode_lane[1:0]$  $29$  $28$  $R2614h$  $$  $RW$  $0h$  $Differential Manchester Decoding Mode internal&#xd;&#xa;2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans&#xd;&#xa;2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans&#xd;&#xa;2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans&#xd;&#xa;2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans$
$$dme_dec_balance_inv_lane$  $27$  $27$  $R2614h$  $$  $RW$  $0h$  $DME Decoder Balance Bit Inverter internal&#xd;&#xa;0: the number of ones are even&#xd;&#xa;1: the number of ones are odd$
$$dme_dec_balance_chk_en_lane$  $26$  $26$  $R2614h$  $$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable. internal&#xd;&#xa;0: ignore balance bit&#xd;&#xa;1: check balance bit. If balance bit is wrong, control bits and status bits are ignored$
$$dme_dec_remote_rd_req_lane$  $25$  $25$  $R2614h$  $$  $RW$  $1h$  $Rising Edge.  internal&#xd;&#xa;Update remote_ctrl_field and remote_status_field&#xd;&#xa;0: Hold&#xd;&#xa;1: Update$
$$dme_dec_rpt_type_lane$  $24$  $24$  $R2614h$  $$  $RW$  $1h$  $DME Decoder Repeat Check. internal&#xd;&#xa;0: New control and status are sent out&#xd;&#xa;1: only second same control bits or status bits are output. The first new control or status are not sent out.$
$$dme_dec_err_chk_en_lane$  $23$  $23$  $R2614h$  $$  $RW$  $1h$  $DME Decoder Error Check Enable internal&#xd;&#xa;0: ignore DME decoder error&#xd;&#xa;1: if DME decoder has error, control bits and status bits are ignored$
$$remote_train_comp_chk3_lane$  $22$  $22$  $R2614h$  $$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times internal&#xd;&#xa;0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_type_lane&#xd;&#xa;1: check remote_train_comp 3 times$
$$RESERVED$  $21$  $2$  $R2614h$  $$  $RW$  $0h$  $$
$$pin_tx_train_enable_int_sel_lane$  $1$  $1$  $R2614h$  $$  $RW$  $0h$  $Select Pin_tx_train_enable_isr_lane Source internal&#xd;&#xa;1: Rising Edge Of PIN_TX_TRAIN_ENABLE$
$$pin_rx_train_enable_int_sel_lane$  $0$  $0$  $R2614h$  $$  $RW$  $0h$  $Select Pin_rx_train_enable_isr_lane Source internal&#xd;&#xa;1: Rising Edge Of PIN_RX_TRAIN_ENABLE$
$$local_ctrl_field_init_lane[15:0]$  $31$  $16$  $R2618h$  $$  $RW$  $0h$  $Full Local Ctrl Word.  internal&#xd;&#xa;Including Pattern Type, Control Setting and Coefficient Request&#xd;&#xa;[5:4] G1 Ctrl&#xd;&#xa;[3:2] G0 Ctrl&#xd;&#xa;[1:0] Gn1 Ctrl$
$$local_status_field_init_lane[15:0]$  $15$  $0$  $R2618h$  $$  $RW$  $0h$  $Full Local Status Word.  internal&#xd;&#xa;Including Train Comp, Tx Initialization, Balance Bit and Coefficient Status&#xd;&#xa;[15] Train Complete&#xd;&#xa;[14] SAS Train Initializing&#xd;&#xa;[5:4] G1 Status&#xd;&#xa;[3:2] G0 Status&#xd;&#xa;[1:0] Gn1 Status&#xd;&#xa;More field information, look at SAS, Ethernet training SPEC$
$$RESERVED$  $31$  $19$  $R2620h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_isr_lane$  $18$  $18$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;to indicate PIN_PAPTA_TRAIN_ENABLE is de-asserted in normal mode$
$$dme_dec_error_isr_lane$  $17$  $17$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate DME decoder encountered decoding error$
$$dme_dec_remote_balance_err_isr_lane$  $16$  $16$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate DME decoder has found that TTIU does not have balanced 0 and 1$
$$RESERVED$  $15$  $12$  $R2620h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_isr_lane$  $11$  $11$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate either PIN_TX_TRAIN_ENABLE or register tx_train_enable for this lane is de-asserted$
$$pin_rx_train_disable_isr_lane$  $10$  $10$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate either PIN_RX_TRAIN_ENABLE or register rx_train_enable for this lane is de-asserted$
$$remote_ctrl_valid_isr_lane$  $9$  $9$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate DME decoder has received valid ctrl field from remote TTIU$
$$remote_status_valid_isr_lane$  $8$  $8$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;to indicate DME decoder has received valid status field from remote TTIU$
$$RESERVED$  $7$  $4$  $R2620h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_isr_lane$  $3$  $3$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;to indicate PIN_PAPTA_TRAIN_ENABLE is asserted in normal mode$
$$pin_local_ctrl_field_ready_isr_lane$  $2$  $2$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;to indicate PIN_LOCAL_CTRL_FIELD_READY is asserted in normal mode, or PIN_REMOTE_CTRL_FIELD_READY is asserted in loop back mode$
$$pin_tx_train_enable_isr_lane$  $1$  $1$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate either PIN_TX_TRAIN_ENABLE or register tx_train_enable for this lane is asserted$
$$pin_rx_train_enable_isr_lane$  $0$  $0$  $R2620h$  $$  $RW$  $0h$  $Interrupt To MCU internal&#xd;&#xa;To indicate either PIN_RX_TRAIN_ENABLE or register rx_train_enable for this lane is asserted$
$$RESERVED$  $31$  $19$  $R2624h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_mask_lane$  $18$  $18$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_papta_train_disable_isr_lane internal$
$$dme_dec_error_mask_lane$  $17$  $17$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_error_mask internal$
$$dme_dec_remote_balance_err_mask_lane$  $16$  $16$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_balance_err_isr internal$
$$RESERVED$  $15$  $12$  $R2624h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_mask_lane$  $11$  $11$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_tx_train_disable_isr_lane internal$
$$pin_rx_train_disable_mask_lane$  $10$  $10$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_rx_train_disable_isr_lane internal$
$$remote_ctrl_valid_mask_lane$  $9$  $9$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_ctrl_valid_isr internal$
$$remote_status_valid_mask_lane$  $8$  $8$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_ctrl_valid_isr internal$
$$RESERVED$  $7$  $4$  $R2624h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_mask_lane$  $3$  $3$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_papta_train_enable_isr_lane internal$
$$pin_local_ctrl_field_ready_mask_lane$  $2$  $2$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_local_ctrl_field_ready_isr_lane internal$
$$pin_tx_train_enable_mask_lane$  $1$  $1$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_tx_train_enable_isr_lane internal$
$$pin_rx_train_enable_mask_lane$  $0$  $0$  $R2624h$  $$  $RW$  $0h$  $Low To Disable Pin_rx_train_enable_isr_lane internal$
$$RESERVED$  $31$  $31$  $R2630h$  $$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R2630h$  $$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R2630h$  $$  $RW$  $0h$  $$
$$tx_train_pat_mode_lane$  $28$  $28$  $R2630h$  $$  $RW$  $1h$  $TX Training Pattern Mode internal&#xd;&#xa;0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1&#xd;&#xa;1: freeze tx training pattern during frame marker and control field$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $27$  $27$  $R2630h$  $$  $RW$  $1h$  $Toggle TX Training Pattern In Each Training Frame&#xd;&#xa;It is used when tx_train_pat_mode is 0&#xd;&#xa;0: Not toggle&#xd;&#xa;1: Toggle$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $26$  $26$  $R2630h$  $$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0&#xd;&#xa;In SAS-4, this bit should be set to 0. In Ethernet mode, this bit should be set to 1.&#xd;&#xa;0: Not set&#xd;&#xa;1: Set last two bits of TX training pattern to 0$
$$tx_train_pat_en_lane$  $25$  $25$  $R2630h$  $$  $RW$  $0h$  $TX Train Pattern Enable. Used In Debug Mode When Don't Want To Enable Tx Training Or Link Train Mode, But Still Want To Send Training Package. internal&#xd;&#xa;0: Only when PIN_TX_TRAIN_ENABLE is high or register tx_train_enable is high, TX data is from PHY generated pattern if link_train_mode is 0.&#xd;&#xa;1: TX data is from PHY generated pattern if link_train_mode is 0$
$$RESERVED$  $24$  $0$  $R2630h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $30$  $R2634h$  $$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_lane$  $29$  $29$  $R2634h$  $$  $RW$  $0h$  $Analog Emphasis Training Controlled Through Firmware (register) Interface internal&#xd;&#xa;Tx Speed Table variable&#xd;&#xa;0: Hardware Interface&#xd;&#xa;1: Firmware (register) Interface$
$$tx_em_ctrl_pipe_sel_lane$  $28$  $28$  $R2634h$  $$  $RW$  $0h$  $Analog Emphasis Training Is PCIe GEN3/GEN4 internal&#xd;&#xa;Tx Speed Table variable. Stays de-asserted when register tx_em_ctrl_reg_en_lane is high&#xd;&#xa;0: PCIe G1, G2, USB G2, G3&#xd;&#xa;1: PCIe G3, G4$
$$pin_rx_preset_hint_rd_lane[3:0]$  $27$  $24$  $R2634h$  $$  $R$  $0h$  $Read Out Rx Preset Hint From Pin internal$
$$ana_tx_em_peak_en_lane$  $23$  $23$  $R2634h$  $$  $RW$  $0h$  $Enable Analog Peak Amplitude Control internal$
$$ana_tx_em_pre_en_lane$  $22$  $22$  $R2634h$  $$  $RW$  $0h$  $Enable Analog Pre Emphasis Control internal$
$$ana_tx_em_po_en_lane$  $21$  $21$  $R2634h$  $$  $RW$  $0h$  $Enable Analog Post Emphasis Control internal$
$$RESERVED$  $20$  $16$  $R2634h$  $$  $RW$  $0h$  $$
$$tx_em_peak_ctrl_lane[3:0]$  $15$  $12$  $R2634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Peak Amplitude internal&#xd;&#xa;Not used when register tx_em_ctrl_reg_en_lane is low$
$$tx_em_pre_ctrl_lane[3:0]$  $11$  $8$  $R2634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Pre Emphasis  internal&#xd;&#xa;Not used when register tx_em_ctrl_reg_en_lane is low$
$$tx_em_po_ctrl_lane[3:0]$  $7$  $4$  $R2634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Post Emphasis internal&#xd;&#xa;Not used when register tx_em_ctrl_reg_en_lane is low$
$$RESERVED$  $3$  $0$  $R2634h$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $30$  $R2638h$  $$  $RW$  $0h$  $$
$$ana_tx_em_post_ctrl_rd_lane[3:0]$  $29$  $26$  $R2638h$  $$  $R$  $0h$  $To Analog Tx Post Emphasis internal&#xd;&#xa;Set post cursor ratio. Max ratio 1111~1/3.&#xd;&#xa;[3:0]:  Ratio&#xd;&#xa;0000:  0&#xd;&#xa;0001: 1/45&#xd;&#xa;...&#xd;&#xa;1111:  1/3$
$$ana_tx_em_peak_ctrl_rd_lane[3:0]$  $25$  $22$  $R2638h$  $$  $R$  $0h$  $To Analog Tx Peak Value internal&#xd;&#xa;Set peak amplitude decrease step.&#xd;&#xa;[3:0]:  Peak Amp decrease step.&#xd;&#xa;0000:  0, Nominal amplitude&#xd;&#xa;0001: (1-1/45) of nominal amp.&#xd;&#xa;...&#xd;&#xa;1110:  (1-14/45) of nominal amp.$
$$ana_tx_em_pre_ctrl_rd_lane[3:0]$  $21$  $18$  $R2638h$  $$  $R$  $0h$  $To Analog Tx Pre Emphasis internal&#xd;&#xa;Set pre-cursor ratio. Max ratio 1111~1/3.&#xd;&#xa;[3:0]:  Ratio&#xd;&#xa;0000:  0&#xd;&#xa;0001: 1/45&#xd;&#xa;...&#xd;&#xa;1111:  1/3$
$$tx_coeff_rd_lane[17:0]$  $17$  $0$  $R2638h$  $$  $R$  $0h$  $Tx_coeff From PIPE internal&#xd;&#xa;Used to control analog emphasis during PCIe G3/G4&#xd;&#xa;[17:12]: control analog post emphasis value&#xd;&#xa;[11:6]: control analog peak value&#xd;&#xa;[5:0]: control analog pre emphasis value$
$$tx_emph_pipe1_lane[3:0]$  $31$  $28$  $R263Ch$  $$  $RW$  $8h$  $PCIe G1/G2 Tx_deemph Equals To 1 internal&#xd;&#xa;3.5dB De-emphasis$
$$tx_emph_pipe0_lane[3:0]$  $27$  $24$  $R263Ch$  $$  $RW$  $Ch$  $PCIe G1/G2 Tx_deemph Equals To 0 internal&#xd;&#xa;6dB De-emphasis$
$$tx_swing_rd_lane$  $23$  $23$  $R263Ch$  $$  $R$  $0h$  $Read Out For PIPE Ctrl Dphy_ana_tx_swing internal$
$$RESERVED$  $22$  $0$  $R263Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $31$  $27$  $R2640h$  $$  $RW$  $0h$  $$
$$tx_vref_txdrv_sel_lane[2:0]$  $26$  $24$  $R2640h$  $$  $R$  $4h$  $Tx Amplitude Setting Indicator internal&#xd;&#xa;TX amplitude setting, which are sent to IVERF. [2:1] are used to adjust common mode voltage for HiZ common mode voltage holding.$
$$tx_margin_v7_lane[2:0]$  $23$  $21$  $R2640h$  $$  $RW$  $1h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 7&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v6_lane[2:0]$  $20$  $18$  $R2640h$  $$  $RW$  $2h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 6&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v5_lane[2:0]$  $17$  $15$  $R2640h$  $$  $RW$  $3h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 5&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v4_lane[2:0]$  $14$  $12$  $R2640h$  $$  $RW$  $0h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 4&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v3_lane[2:0]$  $11$  $9$  $R2640h$  $$  $RW$  $5h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 3&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v2_lane[2:0]$  $8$  $6$  $R2640h$  $$  $RW$  $6h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 2&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v1_lane[2:0]$  $5$  $3$  $R2640h$  $$  $RW$  $7h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 1&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$tx_margin_v0_lane[2:0]$  $2$  $0$  $R2640h$  $$  $RW$  $4h$  $Tx Margin Voltage internal&#xd;&#xa;Selected when PIPE PIN tx_margin is 0&#xd;&#xa;000: TX amp=0.88V&#xd;&#xa;001:0.9V&#xd;&#xa;010: 0.92V&#xd;&#xa;011: 0.94V&#xd;&#xa;100: 0.96V (default)&#xd;&#xa;101: 0.98V&#xd;&#xa;110: 1.00V&#xd;&#xa;111: 1.02V$
$$RESERVED$  $31$  $19$  $R2644h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_isr_clear_lane$  $18$  $18$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear PIN_PAPTA_TRAIN_ENABLE is de-asserted in normal mode$
$$dme_dec_error_isr_clear_lane$  $17$  $17$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear DME decoder encountered decoding error$
$$dme_dec_remote_balance_err_isr_clear_lane$  $16$  $16$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear DME decoder has found that TTIU does not have balanced 0 and 1$
$$RESERVED$  $15$  $12$  $R2644h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_isr_clear_lane$  $11$  $11$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear either PIN_TX_TRAIN_ENABLE or register tx_train_enable for this lane is de-asserted$
$$pin_rx_train_disable_isr_clear_lane$  $10$  $10$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear either PIN_RX_TRAIN_ENABLE or register rx_train_enable for this lane is de-asserted$
$$remote_ctrl_valid_isr_clear_lane$  $9$  $9$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear DME decoder has received valid ctrl field from remote TTIU$
$$remote_status_valid_isr_clear_lane$  $8$  $8$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear DME decoder has received valid status field from remote TTIU$
$$RESERVED$  $7$  $4$  $R2644h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_isr_clear_lane$  $3$  $3$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear PIN_PAPTA_TRAIN_ENABLE is de-asserted in normal mode$
$$pin_local_ctrl_field_ready_isr_clear_lane$  $2$  $2$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear PIN_LOCAL_CTRL_FIELD_READY is asserted in normal mode, or PIN_REMOTE_CTRL_FIELD_READY is asserted in loop back mode$
$$pin_tx_train_enable_isr_clear_lane$  $1$  $1$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear either PIN_TX_TRAIN_ENABLE or register tx_train_enable for this lane is asserted$
$$pin_rx_train_enable_isr_clear_lane$  $0$  $0$  $R2644h$  $$  $RW$  $0h$  $Interrupt clear for MCU internal&#xd;&#xa;To clear either PIN_RX_TRAIN_ENABLE or register rx_train_enable for this lane is asserted$
$$RESERVED$  $31$  $31$  $R2648h$  $$  $RW$  $0h$  $$
$$tx_train_comp_wait_frame_lane[6:0]$  $30$  $24$  $R2648h$  $$  $RW$  $4h$  $Wait Time For PIN_TX_TRAIN_COMPLETE internal&#xd;&#xa;The wait time is 2*tx_train_comp_wait_frame[6:0] training frames after train actually completed$
$$RESERVED$  $23$  $0$  $R2648h$  $$  $RW$  $0h$  $$
$$cfg_force_lane_disable_lane$  $31$  $31$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Force To Disable This Lane internal&#xd;&#xa;0: enable this lane&#xd;&#xa;1: force to disable this lane$
$$spare_reg_181_14_lane$  $30$  $30$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_181_13_lane$  $29$  $29$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_181_12_lane$  $28$  $28$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register internal$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration&#xd;&#xa;1'b0: use gen1 speed for PLL calibration&#xd;&#xa;1'b1: use gen3 speed for PLL calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration&#xd;&#xa;1'b0: use gen1 speed for PLL calibration&#xd;&#xa;1'b1: use gen2 speed for PLL calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.&#xd;&#xa;1'b0: non-max PLL rate mode at Common PHY&#xd;&#xa;1'b1:  max PLL rate mode at Common PHY mode$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.&#xd;&#xa;1'b0: 3.2us&#xd;&#xa;1'b1: 6.4us$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX&#xd;&#xa;1'b0: enable txdetrx valid signal for TX Detect RX&#xd;&#xa;1'b1: disable txdetrx valid signal for TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R4000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode&#xd;&#xa;1'b0: Tx Detect Rx at low-z mode&#xd;&#xa;1'b1: Tx Detect Rx at high-z mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal&#xd;&#xa;1'b0: not aligned  high-z off before low-off&#xd;&#xa;1'b1: aligned  both high-z off and low-off at the same phase$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode&#xd;&#xa;2'b00: no delay&#xd;&#xa;2'b01: delayed by 1 clock cycle&#xd;&#xa;2'b10: delayed by 2 clock cycles&#xd;&#xa;2'b11: delayed by 3 clock cycles$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode&#xd;&#xa;2'b00: no delay&#xd;&#xa;2'b01: delayed by 1 clock cycle&#xd;&#xa;2'b10: delayed by 2 clock cycles&#xd;&#xa;2'b11: delayed by 3 clock cycles$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R4000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable&#xd;&#xa;1'b0: Transmitter is at low impedance mode during Electrical Idle&#xd;&#xa;1'b1: Transmitter is at high impedance mode during Electrical Idle$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override&#xd;&#xa;2'b00: use value from UNIPHY&#xd;&#xa;2'b01: force receiver NOT detected for this lane&#xd;&#xa;2'b10: force receiver detected for this lane&#xd;&#xa;2'b11: force receiver detected for this lane$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency&#xd;&#xa;0: single-cycle synchronization&#xd;&#xa;1: half-cycle synchronization$
$$spare_reg_180_12_lane$  $12$  $12$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register internal$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)&#xd;&#xa;6'h0:shift by 0 bits&#xd;&#xa;6'h1:shift by 1 bits&#xd;&#xa;6'h2:shift by 2 bits&#xd;&#xa;6'h3:shift by 3 bits&#xd;&#xa;6'h4:shift by 4 bits&#xd;&#xa;6'h5:shift by 5 bits&#xd;&#xa;6'h6:shift by 6 bits&#xd;&#xa;6'h7:shift by 7 bits&#xd;&#xa;6'h8:shift by 8 bits&#xd;&#xa;6'h9:shift by 9 bits&#xd;&#xa;6'ha:shift by 10 bits&#xd;&#xa;6'hb:shift by 11 bits&#xd;&#xa;6'hc:shift by 12 bits&#xd;&#xa;6'hd:shift by 13 bits&#xd;&#xa;6'he:shift by 14 bits&#xd;&#xa;6'hf: shift by 15 bits&#xd;&#xa;6'h10 ~ 6'h27: shift by the selected number of bits&#xd;&#xa;6'h28 ~ 6'h2f: reserved$
$$PRD_TXSWING_LANE$  $5$  $5$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R4000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PM State[5:0]&#xd;&#xa;6'b000000: Reset&#xd;&#xa;6'b000010: PHY calibration&#xd;&#xa;6'b001101: GEN1 L1 CLKREQ state&#xd;&#xa;6'b001111: P2 state (link L2)&#xd;&#xa;6'b010001: GEN2 L1 CLKREQ state&#xd;&#xa;6'b010101: TX receiver detection&#xd;&#xa;6'b011000: GEN1 P1 state&#xd;&#xa;6'b011001: GEN1 DATA PATH reset&#xd;&#xa;6'b011010: GEN1 p0 or p0s state&#xd;&#xa;6'b011011: GEN1 clock off for speed change&#xd;&#xa;6'b011100: GEN2 p1 state&#xd;&#xa;6'b011101: GEN2 data path reset&#xd;&#xa;6'b011110: GEN2 p0 or p0s state&#xd;&#xa;6'b011111: GEN2 clock off for speed change&#xd;&#xa;6'b100101: GEN3 L1 CLKREQ state&#xd;&#xa;6'b101000: GEN3 P1 state&#xd;&#xa;6'b101001: GEN3 data path reset&#xd;&#xa;6'b101010: GEN3 p0 or p0s state&#xd;&#xa;6'b101011: GEN3 clock off for speed change$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R4004h$  $Lane Status 0$  $R$  $0h$  $CLKREQ Control Status&#xd;&#xa;0: request to enable REFCLK&#xd;&#xa;1: request to disable REFCLK$
$$PM_DPCLK_125_LANE$  $24$  $24$  $R4004h$  $Lane Status 0$  $R$  $0h$  $DPCLK Is 125Mhz$
$$PM_PIPE_32B_LANE$  $23$  $23$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PIPE Is Opertating In 32bit Mode$
$$PM_PIPE_8B_LANE$  $22$  $22$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PIPE Is Opertating In 8bit Mode$
$$PM_ASYNC_RST_N_LANE$  $21$  $21$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PIPE Internal Power Management Reset&#xd;&#xa;0: reset mode&#xd;&#xa;1: normal working mode$
$$PM_DP_RST_N_LANE$  $20$  $20$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PIPE Internal PCS Data-path Reset&#xd;&#xa;0: reset mode&#xd;&#xa;1: normal working mode$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $19$  $19$  $R4004h$  $Lane Status 0$  $R$  $0h$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status&#xd;&#xa;0: AUX_CLK source is txdclk from pll&#xd;&#xa;1: AUX_CLK source is OSCCLK from SOC$
$$PM_OSCCLK_PCLK_EN_LANE$  $18$  $18$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PCLK Switching Between Txdclk And Oscclk Status&#xd;&#xa;0: pclk source si txdclk from pll&#xd;&#xa;1: pclk source is oscclk from SoC$
$$PM_PCLK_DPCLK_EN_LANE$  $17$  $17$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Pipe Internal PCS Data-path Clock Status&#xd;&#xa;0: dpclk is disabled&#xd;&#xa;1: dpclk is enabled$
$$PM_TXDCLK_PCLK_EN_LANE$  $16$  $16$  $R4004h$  $Lane Status 0$  $R$  $0h$  $PCLK Output Enable Status:&#xd;&#xa;0: PCLK is disabled&#xd;&#xa;1: PCLK is enabled, indicates that the PHY is ready and send out PCLK to the MAC$
$$PM_TX_VCMHOLD_EN_LANE$  $15$  $15$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy Tx Common Mode&#xd;&#xa;0: disable comphy tx common mode holder&#xd;&#xa;1: enable comphy tx common mode holder$
$$PM_BEACON_RX_EN_LANE$  $14$  $14$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Low- Frequency Beacon Detection Enable&#xd;&#xa;0: disable low-frequency beacon detection&#xd;&#xa;1: enable low-frequency beacon detection$
$$PM_BEACON_TX_EN_LANE$  $13$  $13$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Beacon Transmission Enable&#xd;&#xa;0: no operation&#xd;&#xa;1: trigger comphy to transmit beacon$
$$PM_PU_IVREF_LANE$  $12$  $12$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Power Up Comphy Current And Voltage Reference&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$PM_TXDETECTRX_EN_LANE$  $11$  $11$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy To Perform Tx Receiver Detection&#xd;&#xa;0: no operation&#xd;&#xa;1: triggers comphy to perform tx receiver detection$
$$PM_TX_IDLE_HIZ_LANE$  $10$  $10$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy Tx Driver Idle In High Impedance Mode&#xd;&#xa;0: tx driver at low impedance mode&#xd;&#xa;1: tx driver at high impedance mode$
$$PM_TX_IDLE_LOZ_LANE$  $9$  $9$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy Tx Driver&#xd;&#xa;0: tx driver output valid&#xd;&#xa;1: tx driver at common mode voltage (idle)$
$$PM_RX_INIT_LANE$  $8$  $8$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy Receiver Initialization&#xd;&#xa;0: no operation&#xd;&#xa;1: triggers the comphy to start acquisition for phase of DEF FFE$
$$PM_RX_RATE_SEL_LANE[1:0]$  $7$  $6$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy RX Signaling Rate&#xd;&#xa;2'b00: use 2.5GT/s signal rate&#xd;&#xa;2'b01: use 5.0GT/s signal rate&#xd;&#xa;2'b10: use 8.0GT/s signal rate&#xd;&#xa;2'b11: reserved$
$$PM_TX_RATE_SEL_LANE[1:0]$  $5$  $4$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Control Comphy TX Signaling Rate&#xd;&#xa;2'b00: use 2.5GT/s signal rate&#xd;&#xa;2'b01: use 5.0GT/s signal rate&#xd;&#xa;2'b10: use 8.0GT/s signal rate&#xd;&#xa;2'b11: reserved$
$$PM_PU_RX_LANE$  $3$  $3$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Power Up Comphy Receiver&#xd;&#xa;1'b0: power down&#xd;&#xa;1'b1: power up$
$$PM_PU_TX_LANE$  $2$  $2$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Power Up Comphy Transmitter&#xd;&#xa;1'b0: power down&#xd;&#xa;1'b1: power up$
$$PM_PU_PLL_LANE$  $1$  $1$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Power Up Comphy PLL&#xd;&#xa;1'b0: power down&#xd;&#xa;1'b1: power up$
$$PM_RESET_LANE$  $0$  $0$  $R4004h$  $Lane Status 0$  $R$  $0h$  $Common PHY Reset&#xd;&#xa;1'b0: normal working mode&#xd;&#xa;1'b1: reset mode$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R4008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.&#xd;&#xa;0: Send LFPS as long as TxElecIdle is de-asserted&#xd;&#xa;1: Wait for power state settle before sending LFPS even TxElecIdle is de-asserted$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R4008h$  $Lane configuration and Status 2$  $RW$  $Ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R4008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States&#xd;&#xa;0: PU_IVREF is 0&#xd;&#xa;1: PU_IVREF is 1$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R4008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode&#xd;&#xa;0: new protocol&#xd;&#xa;1: legacy protocol$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R4008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R4008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R4008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Control TX Receiver Detection Or Loopback From MAC&#xd;&#xa;0: normal operation&#xd;&#xa;1: trigger tx receiver detection or rx to tx loopback$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Contrl Tx Electrical Idle From MAC&#xd;&#xa;0: sending data or beacon&#xd;&#xa;1: set transmitter to electrical idle$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Control Power State From MAC&#xd;&#xa;2'b00: P0, normal operation&#xd;&#xa;2'b01: P0s, power saving state, low recovery time latency&#xd;&#xa;2'b10: P1, lower power state, longer recovery time latency&#xd;&#xa;2'b11: P2, lowest power state, longest recovery time latency$
$$MAC_PHY_RATE_LANE[1:0]$  $11$  $10$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Control Signaling Rate From MAC&#xd;&#xa;2'b00: use 2.5GT/s signal rate&#xd;&#xa;2'b01: use 5.0GT/s signal rate&#xd;&#xa;2'b10: use 8.0GT/s signal rate&#xd;&#xa;2'b11: reserved$
$$PHY_MAC_PHYSTATUS_LANE$  $9$  $9$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $PHY Status At PIPE Interface, Used To Communicate Completion Of PHY Functions Such As Reset, Power State Transition, Rate Changes And Receiver Detection$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $RX Data Valid Status At PIPE Interface&#xd;&#xa;0: no valid data received&#xd;&#xa;1: indicate symbol lock and valid data at PIPE interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $RX Electrical IDLE Status At PIPE Interface&#xd;&#xa;0: receiving data or beacon&#xd;&#xa;1: indicates detection of an electrical idle$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Comphy PLL Ready For TX&#xd;&#xa;0: comphy tx clock is not ready&#xd;&#xa;1: indicates that Comphy tx clock is ready and TX can sent out data$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Comphy PLL Ready For RX&#xd;&#xa;0: comphy rx clock is not ready&#xd;&#xa;1: indicates that Comphy RX clock is ready and RX can receive data$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Comphy TX Detect RX Ouput Valid&#xd;&#xa;0: TX detect Rx output is not valid&#xd;&#xa;1: TX detect Rx output is valid for ana_dphy_rxpresent$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Comphy Receiver Initialization Done Status&#xd;&#xa;0: Comphy DTL and DFE is no optimized&#xd;&#xa;1: indicate that Comphy DTL and DFE have entered optimized states$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Comphy Squelch Detector Ouput Status&#xd;&#xa;0: signal detected&#xd;&#xa;1: no signal detected$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R4008h$  $Lane configuration and Status 2$  $R$  $0h$  $Tx Receiver Detection Status:&#xd;&#xa;0: receiver is not present&#xd;&#xa;1: receiver is present (during Tx receiver detection$
$$RESERVED$  $31$  $31$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ebuf_threshold_wide_lane$  $28$  $28$  $R400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Elastic Buffer Threshold Hysteresis internal&#xd;&#xa;0: add or del skip when over or under threshold&#xd;&#xa;1: add or del skip when over threshold+1 or  under threshold -1$
$$cfg_high_water_mark_lane[3:0]$  $27$  $24$  $R400Ch$  $Lane Configuration 2$  $RW$  $Fh$  $Elastic Buffer High Water Mark Threshold  Gen3 Mode internal&#xd;&#xa;When samples in the buffer are above the high water mark, elastic buffer drops samples$
$$cfg_low_water_mark_lane[3:0]$  $23$  $20$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Elastic Buffer Low Water Mark Threshold  Gen3 Mode internal&#xd;&#xa;When samples in the buffer are below the low water mark, elastic buffer inserts EDB samples.$
$$CFG_ELB_THRESHOLD_LANE[3:0]$  $19$  $16$  $R400Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$blk_align_at_sync_ok_lane$  $15$  $15$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Sync_ok Phase internal&#xd;&#xa;1'b0: always go to SYNC FAILED when get new align position&#xd;&#xa;1'b1:re align with new get new align position$
$$blk_align_at_pre_sync_lane$  $14$  $14$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Pre Sync Phase internal&#xd;&#xa;1'b0: always go to SYNC FAILED when get new align position&#xd;&#xa;1'b1:re align with new get new align position$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control&#xd;&#xa;0: reset block alignment state machine until detecting differential signaling&#xd;&#xa;1: reset block alignment state machine until Comphy is ready. Rx_init is done and/or rx train is completed$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic&#xd;&#xa;2'b00: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic&#xd;&#xa;2'b01: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic&#xd;&#xa;2'b10: when MAC_PHY_BLOCKALIGNCTRL = 0, disable searching new block alignment, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment&#xd;&#xa;2'b11: when MAC_PHY_BLOCKALIGNCTRL = 0, reset block alignment state machine, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment$
$$use_txdatavalid_sample_txelecidle_lane$  $10$  $10$  $R400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXDATAVALID Signal To Sample The MAC_PHY_TXELECIDLE Signal During 128B/130B Encoding internal&#xd;&#xa;0: do not sample the MAC_PHY_TXELECIDLE signal&#xd;&#xa;1: sample the MAC_PHY_TXELECIDLE signal$
$$txelecidle_clear_reminder_lane$  $9$  $9$  $R400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXELECIDLE Signal To Clear The Reminder Counter Of The 128B/130B Encoder internal&#xd;&#xa;0: do not clear the reminder counter&#xd;&#xa;1: clear the reminder counter$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.&#xd;&#xa;2'b00: no delay&#xd;&#xa;2'b01: delayed by 1 clock cycle&#xd;&#xa;2'b10: delayed by 2 clock cycle&#xd;&#xa;2'b11: delayed by 3 clock cycle$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3&#xd;&#xa;2'b00: tx_idle_hiz is synchronous with txdata&#xd;&#xa;2'b01: delayed by 1 clock cycle&#xd;&#xa;2'b10: delayed by 2 clock cycle&#xd;&#xa;2'b11: delayed by 3 clock cycle$
$$cfg_ignore_sq_detect_lane$  $4$  $4$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Squelch Detect Signal Handling On Block Alignment internal&#xd;&#xa;1'b0: block alignment state machine is affected by squelch detect signal&#xd;&#xa;1'b1: block alignment state machine ignores squelch detect signal$
$$cfg_det_all_skp_lane$  $3$  $3$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Detect All SKP Patterns internal&#xd;&#xa;1'b0: detect 130-bit SKP ordered set only&#xd;&#xa;1'b1:detect all possible size SKP ordered set$
$$cfg_det_fts_window_lane$  $2$  $2$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Set FTS Detection Window internal&#xd;&#xa;1'b0: always detect FTS pattern&#xd;&#xa;1'b1:detect FTS pattern only at L0S exit$
$$cfg_use_skp_lock_lane$  $1$  $1$  $R400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Use SKP Ordered Set For Block Alignment internal&#xd;&#xa;1'b0: disable to use SKP pattern&#xd;&#xa;1'b1: enable to use SKP pattern$
$$cfg_use_fts_lock_lane$  $0$  $0$  $R400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Enable To Use FTS For Block Alignment internal&#xd;&#xa;1'b0:disable to use FTS pattern&#xd;&#xa;1'b1:enable to use FTS pattern$
$$cfg_phy_reserved_ctrl_lane[7:0]$  $31$  $24$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY Reserved Control Signals. internal$
$$cfg_data_bit_map_lane$  $23$  $23$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Select Data Bit Mapping Scheme While Mapping 32-Bit Valid TxData Into 40-Bit Dphy_Ana_Txdata[39:0] Bus internal&#xd;&#xa;0: pad 2 0's in between 2 valid 8-bit data bytes&#xd;&#xa;1: pad 8 0's at the 8 MSB of the 40-bit bus$
$$cfg_rx_train_sel_lane$  $22$  $22$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $USB3 Mode: PIPE Rx Training Control Select To Handle Rxvalid Signaling internal&#xd;&#xa;0: enable rxvalid signaling when COMPHY Rx training is in progress and register bit cfg_ignore_rxeq is set&#xd;&#xa;1: disable rxvalid signaling when COMPHY Rx training is in progress regardless of the setting of register bit cfg_ignore_rxeq&#xd;&#xa;Note: This bit is used for USB3 mode only$
$$cfg_signal_det_sel_lane$  $21$  $21$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx Signaling Detection Select For Rx_init Control internal&#xd;&#xa;0: use squelch detect signal&#xd;&#xa;1: use rxdata signal$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight&#xd;&#xa;1'b0: 3-tap de-glitching&#xd;&#xa;1'b1: 1-tap de-glitching$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch&#xd;&#xa;1'b0: disable the RxElecIdle de-glitch logic&#xd;&#xa;1'b1: enable the RxElecIdle de-glitch logic$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R4010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.&#xd;&#xa;0: disable Rx Training&#xd;&#xa;1: enable Rx Training$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control&#xd;&#xa;0: use squelch detect signal directly from SerDes&#xd;&#xa;1: use filtered squelch detect signal$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select&#xd;&#xa;0: do not reset rx_init control state machine when detect LFPS signaling&#xd;&#xa;1: reset rx_init control state machine when detect LFPS signaling$
$$RESERVED$  $15$  $15$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_SRIS_CTRL_LANE$  $13$  $13$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin&#xd;&#xa;0: disable SRIS control from pin&#xd;&#xa;1: enable SRIS control from pin$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode&#xd;&#xa;5'h00: 100&#xd;&#xa;5'h01: 20&#xd;&#xa;5'h02: 25&#xd;&#xa;5'h03: 40&#xd;&#xa;5'h04: 50&#xd;&#xa;5'h05: 62.5&#xd;&#xa;5'h06: 75&#xd;&#xa;5'h07: 125&#xd;&#xa;5'h08: 150&#xd;&#xa;5'h09: 156.25&#xd;&#xa;5'h0A: 250&#xd;&#xa;5'h0B: 30&#xd;&#xa;5'h0C: 31.25&#xd;&#xa;5'h0D: 26&#xd;&#xa;5'h0E: 19.2&#xd;&#xa;5'h0F: 38.4$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable&#xd;&#xa;0: Disable SSC&#xd;&#xa;1: Enable SSC$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins&#xd;&#xa;0: normal operation&#xd;&#xa;1: override PIN_DFE_EN, PIN_DFE_PAT_DIS, and PIN_DFE_UPDATE_DIS by cfg_dfe_ctrl[2:0].$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.&#xd;&#xa;0: enable DFE adaptation&#xd;&#xa;1: Disable DFE adaptation but keep DFE current coefficient values for PCIE mode, or controlled by inverted mac_phy_rxeqtraining pin for USB3 mode.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R4010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.&#xd;&#xa;0: Disable DFE Pattern Protection function&#xd;&#xa;1: Enable DFE Pattern Protection function for PCIE mode, or controlled by mac_phy_rxeqtraining pin for USB3 mode$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R4010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.&#xd;&#xa;DFE is always disabled at PCIe Gen1 speed, and is always enabled at PCIe Gen3 speed and USB3 mode&#xd;&#xa;0: DFE is disabled at PCIe Gen2 speed&#xd;&#xa;1: DFE is enabled at PCIe Gen2 speed$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R4010h$  $Lane Configuration 4$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.&#xd;&#xa;Bit[0]: PIN_DFE_EN&#xd;&#xa;Bit[1]: PIN_DFE_PAT_DIS&#xd;&#xa;Bit[2]: PIN_DFE_UPDATE_DIS$
$$RESERVED$  $31$  $31$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.&#xd;&#xa;0: wake up COMPHY by asserting PU_PLL, PU_TX, and PU_RX.&#xd;&#xa;1: wake up COMPHY by asserting PU_PLL, PU_TX, and de-asserting PU_RX.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $8h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R4014h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $Rx Termination Control Status&#xd;&#xa;0: Rx termination is on&#xd;&#xa;1: Rx termination is off$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $External REFCLK Detection  Status&#xd;&#xa;0: REFCLK is not valid&#xd;&#xa;1: REFCLK is valid$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $Comphy REFCLK Disable Ackledgement&#xd;&#xa;0: normal operation&#xd;&#xa;1: Comphy is ready to disable REFCLK$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $Control Disabling REFCLK At Comphy&#xd;&#xa;0: normal operation&#xd;&#xa;1: request to disable REFCLK at Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $Power Up COMPHY Squelch Detector&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $RX Training Status&#xd;&#xa;0: RX training is not enabled&#xd;&#xa;1: RX training is in progress$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R4014h$  $Lane Configuration and Status 3$  $R$  $0h$  $PM Status At PCLK Domain$
$$RESERVED$  $31$  $31$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$not_use_eq_failed_lane$  $25$  $25$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Never Report Eq Failed On Pie8 Bus internal$
$$PIE8_MIN_LATENCY_MODE_EN_LANE$  $24$  $24$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 V2.0 Minimum Latency Mode Enable&#xd;&#xa;0: not enable PIE8  2.0 Minimum Latency Mode&#xd;&#xa;1: enable PIE8  2.0 Minimum Latency Mode$
$$PIE8_REPORT_SKP_PARITY_ERROR_LANE$  $23$  $23$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Report Parity Error Info&#xd;&#xa;0: not report SKP OS parity error info&#xd;&#xa;1: report SKP OS parity error info$
$$PIE8_SCRAMBLED_DATA_FOR_PARITY_LANE$  $22$  $22$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Use Scramble Data Gen Parity&#xd;&#xa;0: use not scrambled data&#xd;&#xa;1: use scrambled data$
$$PIE8_SKP_LFSR_EN_LANE$  $21$  $21$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS LFSR Overwrite Mode Enable&#xd;&#xa;0: disable PIE8 SKP_LFSR mode&#xd;&#xa;1: enable PIE8 SKP_LFSR mode$
$$PIE8_TS_BALANCE_ALL_BLOCK_EN_LANE$  $20$  $20$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 TS_BALANCE Mode For All Packet Enable&#xd;&#xa;0: disable PIE8 TS_BALANCE mode&#xd;&#xa;1: enable PIE8 TS_BALANCE mode$
$$PIE8_TS_BALANCE_RX_REPLACE_EN_LANE$  $19$  $19$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 Replace TS_BALANCE Symbol To 4a Mode Enable&#xd;&#xa;0: disable PIE8 replace TS_BALANCE symbol mode&#xd;&#xa;1: enable PIE8 replace  TS_BALANCE symbol mode$
$$PIE8_TS_BALANCE_EN_LANE$  $18$  $18$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 TS_BALANCE Mode Enable&#xd;&#xa;0: disable PIE8 TS_BALANCE mode&#xd;&#xa;1: enable PIE8 TS_BALANCE mode$
$$PIE8_SCRAMBLE_EN_LANE$  $17$  $17$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 SCRAMBLE Function Enable&#xd;&#xa;0: disable PIE8 SCRAMBLE function&#xd;&#xa;1: enable PIE8 SCRAMBLE function$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable&#xd;&#xa;0: disable PIE8 mode&#xd;&#xa;1: enable PIE8 mode$
$$mac_phy_powerdown_lane[3:2]$  $15$  $14$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $Control Power State From MAC At Upper Bits internal$
$$mac_phy_asyncpwrchgack_lane$  $13$  $13$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $Async Power State Change Acknowledge From MAC internal$
$$pipe_clk_req_n_lane$  $12$  $12$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $PIPE Internal Clock Request internal$
$$pipe_clk_ack_n_lane$  $11$  $11$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $PIPE Internal Clock Acknowledge internal$
$$mac_phy_rxeidetect_dis_lane$  $10$  $10$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $Rx Electrical Idle Detection Disable From MAC internal$
$$mac_phy_txcmn_mode_dis_lane$  $9$  $9$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $R$  $0h$  $Tx Common Mode Circuit Disable From MAC internal$
$$RESERVED$  $8$  $8$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$dbg_pipe_sub_sel_lane[7:0]$  $7$  $0$  $R4018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE Sub-modules Test Select internal$
$$cfg_ignore_rxeq_g2_lane$  $31$  $31$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G2 internal&#xd;&#xa;0: de-asserts RxValid when RxEqTraining = 1.&#xd;&#xa;1: RxValid logic ignores RxEqTraining.$
$$cfg_ignore_rxeq_g1_lane$  $30$  $30$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G1 internal&#xd;&#xa;0: de-asserts RxValid when RxEqTraining = 1.&#xd;&#xa;1: RxValid logic ignores RxEqTraining.$
$$cfg_ebuf_full_rst_lane$  $29$  $29$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Over-run internal&#xd;&#xa;0: Drop symbols when elasticity buffer when over-run&#xd;&#xa;1: Reset elasticity buffer to the neutral position when over-run$
$$cfg_ebuf_empty_rst_lane$  $28$  $28$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Under-run internal&#xd;&#xa;0: Add symbols when elasticity buffer when under-run&#xd;&#xa;1: Reset elasticity buffer to the neutral position when under-run$
$$cfg_ebuf_skip_init_lane$  $27$  $27$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition internal&#xd;&#xa;0: Enable elasticity buffer when symbol locked&#xd;&#xa;1: Enable elasticity buffer when detecting SKP Ordered Set$
$$cfg_ebuf_4com_init_lane$  $26$  $26$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition internal&#xd;&#xa;0: Enable elasticity buffer when symbol locked&#xd;&#xa;1: Enable elasticity buffer when detecting TS1/TS2s 4 Comma symbols$
$$cfg_use_skp_lock_usb_lane$  $25$  $25$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Use SKP Ordered Set For Symbol Alignment internal&#xd;&#xa;0: disable to use SKP pattern&#xd;&#xa;1: enable to use SKP pattern$
$$cfg_rx_lfps_num_cnt_lane[4:0]$  $24$  $20$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $Fh$  $Use Rxclk To Count Another All 1/0 In 20-bit Rxdata, And If Non Of Them Appears During Rx_lfps_num_cnt, It Means No LFPS Signal Is Detected internal$
$$cfg_num_oneszeros_lane[3:0]$  $19$  $16$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $8h$  $When MAC_PHY_ONESZEROS Is Asserted, Number Of 1s Or 0s Will Be Sent Out By The Transmitter. internal&#xd;&#xa;4'h0: N/A&#xd;&#xa;4'h1 20&#xd;&#xa;4'h2: 40&#xd;&#xa;4'h3: 60&#xd;&#xa;4'h4: 80&#xd;&#xa;4'h5 100&#xd;&#xa;4'h6: 120&#xd;&#xa;4'h7: 140&#xd;&#xa;4'h8: 160&#xd;&#xa;4'h9: 180&#xd;&#xa;4'hA: 200&#xd;&#xa;4'hB: 220&#xd;&#xa;4'hC: 240&#xd;&#xa;4'hD: 260&#xd;&#xa;4'hE: 280&#xd;&#xa;4'hF: 300$
$$RESERVED$  $15$  $0$  $R401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $16$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$usb31_spd_chg_chk_p0_lane$  $15$  $15$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Check State When Speed Change Happen   internal&#xd;&#xa;0: ignore state check&#xd;&#xa;1: speed change only happen at p0 state$
$$RESERVED$  $14$  $14$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$cfg_ebuf_tsblk_init_lane$  $11$  $11$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition internal&#xd;&#xa;0: Enable elasticity buffer when block locked&#xd;&#xa;1: Enable elasticity buffer when detecting TS1/TS2 block$
$$cfg_start_blk_is_sync_lane$  $10$  $10$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Select Starting Received Block Following Reset Or Exit From Electrical Idle internal&#xd;&#xa;0: any block can be first block after electrical idle&#xd;&#xa;1: only SYNC block can be the first block after electrical idle$
$$cfg_use_rxvalid_check_rx_lfps_lane$  $9$  $9$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Rx LFPS Detection Handling internal&#xd;&#xa;0: rx lfps detecting not care RXVALID value&#xd;&#xa;1: when RXVALID assert, never detect rx lfps$
$$usb_ignore_1bit_header_error_lane$  $8$  $8$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Ignore 1bit Error In Usb Header   internal$
$$usb_skp_end_err_max_lane[1:0]$  $7$  $6$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Max Error Bit For Skip Os End   internal$
$$usb_skp_err_max_lane$  $5$  $5$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Enable Usb Max Error Bit For Skip Os   internal$
$$report_usb_os_1bit_error_lane$  $4$  $4$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Report Usb 1bit Error For Os   internal$
$$report_usb_skp_1bit_error_lane$  $3$  $3$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Report Usb 1bit Error For Skip Os   internal$
$$usb_header_correction_lane$  $2$  $2$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Header 1 Bit Error Correction   internal$
$$usb_skp_error_correction_lane$  $1$  $1$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Skp Os 1 Bit Error Correction   internal$
$$usb_os_1bit_error_correction_lane$  $0$  $0$  $R4020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Os 1 Bit Error Correction   internal$
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.&#xd;&#xa;0: do not use phy ctrl_field_reset command&#xd;&#xa;1: use phy ctrl_field_reset command$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.&#xd;&#xa;1'b0:Endpoint&#xd;&#xa;1'b1:Root Complex$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $Fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $2Dh$  $Local Transmitter Full Swing Parameter (FS)$
$$RESERVED$  $15$  $12$  $R4024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$remote_lf_lane[5:0]$  $11$  $6$  $R4024h$  $Lane Equalization Configuration 0$  $R$  $0h$  $Remote Transmitter Low Frequency Parameter (LF) internal$
$$remote_fs_lane[5:0]$  $5$  $0$  $R4024h$  $Lane Equalization Configuration 0$  $R$  $0h$  $Remote Transmitter Full Swing Parameter (FS) internal$
$$cfg_ext_force_eq_cmpl_lane$  $31$  $31$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $External Force Equalization To Complete internal$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$cfg_use_preset_lane$  $29$  $29$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Preset For Equalization Iteration internal&#xd;&#xa;1'b0:use coefficients&#xd;&#xa;1'b1:use preset$
$$cfg_force_eq_complete_lane$  $28$  $28$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Force Equalization Phase (2 Or 3) To Complete After The Number Of Iterations (selected By Cfg_num_iteration) Have Been Performed. internal&#xd;&#xa;1'b0: normal operation&#xd;&#xa;1'b1: force equalization phase to complete$
$$cfg_num_iteration_lane[1:0]$  $27$  $26$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Number Of Iterations For Equalization Training. This Is Valid Only When Cfg_force_eq_complete Is Set. internal&#xd;&#xa;2'b00: 4 iterations&#xd;&#xa;2'b01: 8 iterations&#xd;&#xa;2'b10: 16 iterations&#xd;&#xa;2'b11: 32 iterations$
$$cfg_coeff_p2p_hold_lane$  $25$  $25$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Peak-to-peak Hold Enable internal$
$$cfg_tx_coeff_override_lane$  $24$  $24$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Override Tx Coefficient Output internal&#xd;&#xa;1'b0: normal operation&#xd;&#xa;1'b1: override Tx coefficient output with cfg_preset0[17:0]$
$$cfg_reset_eieos_count_lane$  $23$  $23$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Reset EIEOS Count Select internal&#xd;&#xa;1'b0: do not reset EIEOS counter during training&#xd;&#xa;1'b1: reset EIEOS counter during training$
$$cfg_eq_bypass_ph23_lane$  $22$  $22$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Phase 2/3 Bypass Select internal&#xd;&#xa;1'b0: perform phase 2 and 3&#xd;&#xa;1'b1: bypass phase 2 and 3$
$$cfg_coeff_step_size1_lane[5:0]$  $21$  $16$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Step Size internal&#xd;&#xa;Bit[5:0]: C+1$
$$cfg_always_send_lane$  $15$  $15$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $New Coefficients Are Always Sent To Remote Side When Generated internal$
$$cfg_coeff_check_en_lane$  $14$  $14$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Check Enable internal&#xd;&#xa;1'b0: do not check remote coefficient (let link partner does it)&#xd;&#xa;1'b1: check coefficient before send it to link partner$
$$cfg_use_init_coeff_lane$  $13$  $13$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $When Asserted, Use Initial Remote Coefficients From Register Bits Cfg_remote_init_coeff[15:0] Reflecting To PHY Reset Command From Control Field internal$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1&#xd;&#xa;1'b0:increment and decrement with signed value&#xd;&#xa;1'b1:increment and decrement with absolute value$
$$cfg_coeff_step_size0_lane[11:0]$  $11$  $0$  $R4028h$  $Lane Equalization Configuration 1$  $RW$  $41h$  $Remote Coefficient Step Size internal&#xd;&#xa;Bit[5:0]: C-1&#xd;&#xa;Bit[11:6]: C0$
$$RESERVED$  $31$  $31$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset3_lane[5:0]$  $27$  $22$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $27h$  $Cursor Coefficient Of Preset3 internal$
$$cfg_cursor_preset2_lane[5:0]$  $21$  $16$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $24h$  $Cursor Coefficient Of Preset2 internal$
$$RESERVED$  $15$  $15$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset1_lane[5:0]$  $11$  $6$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $25h$  $Cursor Coefficient Of Preset1 internal$
$$cfg_cursor_preset0_lane[5:0]$  $5$  $0$  $R402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $22h$  $Cursor Coefficient Of Preset0 internal$
$$RESERVED$  $31$  $31$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset7_lane[5:0]$  $27$  $22$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $1Fh$  $Cursor Coefficient Of Preset7 internal$
$$cfg_cursor_preset6_lane[5:0]$  $21$  $16$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $27h$  $Cursor Coefficient Of Preset6 internal$
$$RESERVED$  $15$  $15$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset5_lane[5:0]$  $11$  $6$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $28h$  $Cursor Coefficient Of Preset5 internal$
$$cfg_cursor_preset4_lane[5:0]$  $5$  $0$  $R4030h$  $Lane Equalization Preset Configuration 2$  $RW$  $2Dh$  $Cursor Coefficient Of Preset4 internal$
$$RESERVED$  $31$  $31$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset11_lane[5:0]$  $27$  $22$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $Cursor Coefficient Of Preset11 internal$
$$cfg_cursor_preset10_lane[5:0]$  $21$  $16$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $1Eh$  $Cursor Coefficient Of Preset10 internal$
$$RESERVED$  $15$  $15$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset9_lane[5:0]$  $11$  $6$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $26h$  $Cursor Coefficient Of Preset9 internal$
$$cfg_cursor_preset8_lane[5:0]$  $5$  $0$  $R4034h$  $Lane Equalization Preset Configuration 4$  $RW$  $21h$  $Cursor Coefficient Of Preset8 internal$
$$RESERVED$  $31$  $31$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset1_lane[5:0]$  $27$  $22$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset1 internal$
$$cfg_pre_cursor_preset1_lane[5:0]$  $21$  $16$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1 internal$
$$RESERVED$  $15$  $15$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset0_lane[5:0]$  $11$  $6$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $Bh$  $Post-Cursor Coefficient Of Preset0 internal$
$$cfg_pre_cursor_preset0_lane[5:0]$  $5$  $0$  $R4038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0 internal$
$$RESERVED$  $31$  $31$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset3_lane[5:0]$  $27$  $22$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset3 internal$
$$cfg_pre_cursor_preset3_lane[5:0]$  $21$  $16$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3 internal$
$$RESERVED$  $15$  $15$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset2_lane[5:0]$  $11$  $6$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset2 internal$
$$cfg_pre_cursor_preset2_lane[5:0]$  $5$  $0$  $R403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2 internal$
$$RESERVED$  $31$  $31$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset5_lane[5:0]$  $27$  $22$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5 internal$
$$cfg_pre_cursor_preset5_lane[5:0]$  $21$  $16$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset5 internal$
$$RESERVED$  $15$  $15$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset4_lane[5:0]$  $11$  $6$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4 internal$
$$cfg_pre_cursor_preset4_lane[5:0]$  $5$  $0$  $R4040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4 internal$
$$RESERVED$  $31$  $31$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset7_lane[5:0]$  $27$  $22$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset7 internal$
$$cfg_pre_cursor_preset7_lane[5:0]$  $21$  $16$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset7 internal$
$$RESERVED$  $15$  $15$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset6_lane[5:0]$  $11$  $6$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6 internal$
$$cfg_pre_cursor_preset6_lane[5:0]$  $5$  $0$  $R4044h$  $Lane Equalization Preset Configuration 12$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset6 internal$
$$RESERVED$  $31$  $31$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset9_lane[5:0]$  $27$  $22$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9 internal$
$$cfg_pre_cursor_preset9_lane[5:0]$  $21$  $16$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $7h$  $Pre-Cursor Coefficient Of Preset9 internal$
$$RESERVED$  $15$  $15$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset8_lane[5:0]$  $11$  $6$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset8 internal$
$$cfg_pre_cursor_preset8_lane[5:0]$  $5$  $0$  $R4048h$  $Lane Equalization Preset Configuration 14$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset8 internal$
$$RESERVED$  $31$  $31$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset11_lane[5:0]$  $27$  $22$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset11 internal$
$$cfg_pre_cursor_preset11_lane[5:0]$  $21$  $16$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset11 internal$
$$RESERVED$  $15$  $15$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset10_lane[5:0]$  $11$  $6$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $Fh$  $Post-Cursor Coefficient Of Preset10 internal$
$$cfg_pre_cursor_preset10_lane[5:0]$  $5$  $0$  $R404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10 internal$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC&#xd;&#xa;0:do not enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG&#xd;&#xa;1:enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG$
$$cfg_rx_preset_hint_lane[2:0]$  $30$  $28$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value internal$
$$cfg_rx_hint_override_lane$  $27$  $27$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Override Receiver Preset Hint Parameter With Register internal&#xd;&#xa;0: normal operation&#xd;&#xa;1: override receiver preset hint parameter with cfg_rx_preset_hint$
$$cfg_g0_status_field_lane$  $26$  $26$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Select G0 Status Field Report At Non-p2p Hold Mode For Remote Phy TX Coefficients internal&#xd;&#xa;0:report updated&#xd;&#xa;1:report ready$
$$cfg_remote_max1_lane[1:0]$  $25$  $24$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote Tx Transmitter Post-cursor (C+1) Coefficient Maximum Value Select internal&#xd;&#xa;2'b00:FS of remote transmitter&#xd;&#xa;2'b01:FS/2 of remote transmitter&#xd;&#xa;2'b10:FS/4 of remote transmitter&#xd;&#xa;2'b11:FS/8 of remote transmitter$
$$cfg_remote_max0_lane[1:0]$  $23$  $22$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $2h$  $Remote Tx Transmitter Pre-cursor (C-1) Coefficient Maximum Value Select internal&#xd;&#xa;2'b00:FS of remote transmitter&#xd;&#xa;2'b01:FS/2 of remote transmitter&#xd;&#xa;2'b10:FS/4 of remote transmitter&#xd;&#xa;2'b11:FS/8 of remote transmitter$
$$cfg_tx_coeff_max1_lane[5:0]$  $21$  $16$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $Fh$  $Local Tx Transmitter Coefficient Maximum Value internal&#xd;&#xa;Bit[5:0]: C+1$
$$cfg_rx_preset_hint_lane[3]$  $15$  $15$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value  internal$
$$cfg_tx_train_ctrl_lane$  $14$  $14$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote TX FFE Training Control For Multi-lanes Case internal&#xd;&#xa;0: request TX train command by coupling RX training from other lanes&#xd;&#xa;1: request TX train command by de-coupling RX training from other lanes$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable&#xd;&#xa;0: do not enable gen3 tx reduced swing&#xd;&#xa;1: enable gen3 tx reduced swing$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable&#xd;&#xa;0: do not enable gen3 tx margining&#xd;&#xa;1: enable gen3 tx margining$
$$cfg_tx_coeff_max0_lane[11:0]$  $11$  $0$  $R4050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $B4Fh$  $Local Tx Transmitter Coefficient Maximum Value internal&#xd;&#xa;Bit[5:0]: C-1&#xd;&#xa;Bit[11:6]:C0$
$$pipe_eq_status_lane[15:0]$  $31$  $16$  $R4054h$  $Lane Equalization Remote Setting$  $R$  $0h$  $PIPE Internal Equalization Status Setected By Register Bits Cfg_sel_eq_status Of Register R1A7h [14:13]. internal&#xd;&#xa;PIPE4 Mode&#xd;&#xa;When cfg_sel_eq_status = 2'b00&#xd;&#xa;Bit[11:0]: dphy_ana_tx_coeff[11:0]&#xd;&#xa;Bit[14:12]: dphy_ana_rx_preset_hint[2:0]&#xd;&#xa;Bit[15]: pipe_eq_in_prog&#xd;&#xa;When cfg_sel_eq_status = 2'b01&#xd;&#xa;Bit[5:0]: dphy_ana_tx_coeff[17:12]&#xd;&#xa;Bit[11:6]: phy_mac_eq_coeff[17:12]&#xd;&#xa;Bit[12]: dphy_ana_tx_train_enable&#xd;&#xa;Bit[13]: ana_dphy_tx_train_complete&#xd;&#xa;Bit[14]: ana_dphy_tx_train_failed&#xd;&#xa;Bit[15]: pipe_eq_in_prog&#xd;&#xa;When cfg_sel_eq_status = 2'b10&#xd;&#xa;Bit[7:0]: phy_mac_fom_feedback[7:0]&#xd;&#xa;Bit[13:8]: phy_mac_dir_feedback[5:0]&#xd;&#xa;Bit[14]: dphy_ana_tx_train_enable&#xd;&#xa;Bit[15]: mac_phy_eq_req_remote&#xd;&#xa;When cfg_sel_eq_status = 2'b11&#xd;&#xa;Bit[5:0]: ana_dphy_ctrl_field[5:0]&#xd;&#xa;Bit[11:6]: dphy_ana_status_field[5:0]&#xd;&#xa;Bit[15:12]: rx_eq_state&#xd;&#xa;PIPE3 Mode&#xd;&#xa;When cfg_sel_eq_status = 2b00&#xd;&#xa;Bit[11:0]: dphy_ana_tx_coeff[11:0]&#xd;&#xa;Bit[13:12]: pipe_eq_phase[1:0]&#xd;&#xa;Bit[14]: pipe_eq_in_prog&#xd;&#xa;Bit[15]: pipe_lb_in_prog&#xd;&#xa;When cfg_sel_eq_status = 2b01&#xd;&#xa;Bit[5:0]: dphy_ana_tx_coeff[17:12]&#xd;&#xa;Bit[11:6]: phy_mac_eq_coeff[17:12]&#xd;&#xa;Bit[12]: dphy_ana_tx_train_enable&#xd;&#xa;Bit[13]: ana_dphy_tx_train_complete&#xd;&#xa;Bit[14]: ana_dphy_tx_train_failed&#xd;&#xa;Bit[15]: mac_phy_cmp_preset_valid&#xd;&#xa;When cfg_sel_eq_status = 2b10&#xd;&#xa;Bit[11:0]: phy_mac_eq_coeff[11:0]&#xd;&#xa;Bit[12]: dphy_ana_tx_train_enable&#xd;&#xa;Bit[15:13]: dphy_ana_rx_preset_hint[2:0]&#xd;&#xa;When cfg_sel_eq_status = 2b11&#xd;&#xa;Bit[5:0]: remote_fs&#xd;&#xa;Bit[11:6]: remote_lf&#xd;&#xa;Bit[15:12]: rx_eq_state$
$$cfg_remote_init_c1_lane[6:0]$  $15$  $9$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE3 Mode: Desired Initial Setting Of Remote Transmitter Coefficient When The PHY Issues A Reset Command From Control Field internal&#xd;&#xa;map to cfg_remote_init_coeff[15:9]&#xd;&#xa;Bit[4:0]: C-1&#xd;&#xa;Bit[10:5]: C0&#xd;&#xa;Bit[15:11]: C+1&#xd;&#xa;This is valid only when register bit cfg_use_init_coeff is set.$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC&#xd;&#xa;0: It is asserted with following the same cycle timing protocol as MAC_PHY_EQ_RXEQEVAL at the next evaluation&#xd;&#xa;1: It is asserted after de-assertion of MAC_PHY_EQ_RXEQEVAL and de-asserted at the same clock MAC_PHY_EQ_RXEQEVAL for the next evaluation&#xd;&#xa;Note: program this bit to 0 for interfacing with Synopsys MAC version older than 4.40a; 1 for interfacing with Synopsys MAC version 4.40a or newer.&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[8]$
$$cfg_skip_final_fom_lane$  $7$  $7$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Skip Final FOM Evaluation When The Last FOM Of The Preset Vector Reaches The Maximum Value (take Effect Only When Cfg_fom_dirn_override = 1) internal&#xd;&#xa;0: always perform final FOM evaluation with preset corresponding to the maximum FOM value&#xd;&#xa;1: skip the final FOM evaluation if the last FOM of the preset vector has the maximum value&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[7]$
$$cfg_incld_init_fom_lane$  $6$  $6$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Include Initial Preset In The FOM Preset Vector During FOM Evaluation (take Effect Only When Cfg_fom_dirn_override = 1) internal&#xd;&#xa;0: do not include initial preset&#xd;&#xa;1: include initial preset&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[6]$
$$cfg_fom_preset_vector_lane[3:0]$  $5$  $2$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Preset Vector (take Effect Only When Cfg_fom_dirn_override = 1) internal&#xd;&#xa;Specify the number of presets in the FOM evaluations. Normally this setting should match the number of FOM presets in the MAC.&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[5:2]$
$$cfg_fom_only_mode_lane$  $1$  $1$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Only Mode (take Effect Only When Cfg_fom_dirn_override = 1) internal&#xd;&#xa;0: do not force FOM mode&#xd;&#xa;1: force FOM mode&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[1]$
$$cfg_fom_dirn_override_lane$  $0$  $0$  $R4054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Override MAC_PHY_EQ_FOM_DIRN Pin For FOM Or DIR Mode Selection. internal&#xd;&#xa;0: FOM or DIR mode is selected by MAC_PHY_EQ_FOR_DIRN pin&#xd;&#xa;1: FOM or DIR mode is selected by PIPE logic&#xd;&#xa;PIPE3 Mode: map to cfg_remote_init_coeff[0]$
$$RESERVED$  $31$  $13$  $R4058h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $$
$$CFG_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R4058h$  $Lane Equalization 16G Configuration 0$  $RW$  $1h$  $Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed&#xd;&#xa;0: select 0x0 as the offset of 16G presets to match Synopsys MAC version 4.90a&#xd;&#xa;1: select 0xB as the offset of 16G presets to match PIPE spec version 4.4.1$
$$CFG_EQ_16G_LF_LANE[5:0]$  $11$  $6$  $R4058h$  $Lane Equalization 16G Configuration 0$  $RW$  $Fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_16G_FS_LANE[5:0]$  $5$  $0$  $R4058h$  $Lane Equalization 16G Configuration 0$  $RW$  $2Dh$  $Local Transmitter Full Swing Parameter (FS)$
$$RESERVED$  $31$  $31$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $27h$  $Cursor Coefficient Of Preset3 internal$
$$cfg_cursor_16g_preset2_lane[5:0]$  $21$  $16$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $24h$  $Cursor Coefficient Of Preset2 internal$
$$RESERVED$  $15$  $15$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset1_lane[5:0]$  $11$  $6$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $25h$  $Cursor Coefficient Of Preset1 internal$
$$cfg_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $22h$  $Cursor Coefficient Of Preset0 internal$
$$RESERVED$  $31$  $31$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $1Fh$  $Cursor Coefficient Of Preset7 internal$
$$cfg_cursor_16g_preset6_lane[5:0]$  $21$  $16$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $27h$  $Cursor Coefficient Of Preset6 internal$
$$RESERVED$  $15$  $15$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset5_lane[5:0]$  $11$  $6$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $28h$  $Cursor Coefficient Of Preset5 internal$
$$cfg_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R4060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $2Dh$  $Cursor Coefficient Of Preset4 internal$
$$RESERVED$  $31$  $31$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $27$  $22$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset10_lane[5:0]$  $21$  $16$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $1Eh$  $Cursor Coefficient Of Preset10 internal$
$$RESERVED$  $15$  $15$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset9_lane[5:0]$  $11$  $6$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $26h$  $Cursor Coefficient Of Preset9 internal$
$$cfg_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R4064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $21h$  $Cursor Coefficient Of Preset8 internal$
$$RESERVED$  $31$  $31$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset1_lane[5:0]$  $27$  $22$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset1 internal$
$$cfg_pre_cursor_16g_preset1_lane[5:0]$  $21$  $16$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1 internal$
$$RESERVED$  $15$  $15$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset0_lane[5:0]$  $11$  $6$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $Bh$  $Post-Cursor Coefficient Of Preset0 internal$
$$cfg_pre_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R4068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0 internal$
$$RESERVED$  $31$  $31$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset3 internal$
$$cfg_pre_cursor_16g_preset3_lane[5:0]$  $21$  $16$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3 internal$
$$RESERVED$  $15$  $15$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset2_lane[5:0]$  $11$  $6$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset2 internal$
$$cfg_pre_cursor_16g_preset2_lane[5:0]$  $5$  $0$  $R406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2 internal$
$$RESERVED$  $31$  $31$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset5_lane[5:0]$  $27$  $22$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5 internal$
$$cfg_pre_cursor_16g_preset5_lane[5:0]$  $21$  $16$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset5 internal$
$$RESERVED$  $15$  $15$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset4_lane[5:0]$  $11$  $6$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4 internal$
$$cfg_pre_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R4070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4 internal$
$$RESERVED$  $31$  $31$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset7 internal$
$$cfg_pre_cursor_16g_preset7_lane[5:0]$  $21$  $16$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset7 internal$
$$RESERVED$  $15$  $15$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset6_lane[5:0]$  $11$  $6$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6 internal$
$$cfg_pre_cursor_16g_preset6_lane[5:0]$  $5$  $0$  $R4074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset6 internal$
$$RESERVED$  $31$  $31$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset9_lane[5:0]$  $27$  $22$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9 internal$
$$cfg_pre_cursor_16g_preset9_lane[5:0]$  $21$  $16$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $7h$  $Pre-Cursor Coefficient Of Preset9 internal$
$$RESERVED$  $15$  $15$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset8_lane[5:0]$  $11$  $6$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset8 internal$
$$cfg_pre_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R4078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset8 internal$
$$RESERVED$  $31$  $31$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $27$  $22$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $21$  $16$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset10_lane[5:0]$  $11$  $6$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $Fh$  $Post-Cursor Coefficient Of Preset10 internal$
$$cfg_pre_cursor_16g_preset10_lane[5:0]$  $5$  $0$  $R407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10 internal$
$$RESERVED$  $31$  $31$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN_LANE$  $26$  $26$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only&#xd;&#xa;1'b0: PCLK is off&#xd;&#xa;1'b1:  PCLK is driven by OSCCLK$
$$MODE_CORE_CLK_FREQ_SEL_LANE$  $25$  $25$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode&#xd;&#xa;When mode_fixed_pclk = 0&#xd;&#xa;1'b0:250Mhz&#xd;&#xa;1'b1:500Mhz$
$$PHY_RESET_LANE$  $24$  $24$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset&#xd;&#xa;1'b0: normal operation&#xd;&#xa;1'b1: common_phy reset$
$$MODE_MULTICAST_LANE$  $23$  $23$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode&#xd;&#xa;1'b0: normal mode&#xd;&#xa;1'b1: write to a lane-specific register results in a write to all lanes. The lane address bits are ignored in this mode$
$$MODE_CORE_CLK_CTRL_LANE$  $22$  $22$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State&#xd;&#xa;1'b0: gate core_clk output&#xd;&#xa;1'b1: un-gate core_clk output$
$$MODE_REFDIV_LANE[1:0]$  $21$  $20$  $R4200h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor&#xd;&#xa;This bit determines how sclk is generated from refclk_int&#xd;&#xa;2'b00:divided by 1&#xd;&#xa;2'b01:divided by 2&#xd;&#xa;2'b10:divided by 4&#xd;&#xa;2'b11:divided by 8$
$$MODE_PIPE_WIDTH_32_LANE$  $19$  $19$  $R4200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Data Bus Width&#xd;&#xa;USB Mode&#xd;&#xa;1'b0: reserved&#xd;&#xa;1'b1: 32-bit @ 125MHz at 5.0GT/s, 32-bit @ 312.5MHz at 10GT/s&#xd;&#xa;ENUM PCIe mode: valid only when mode_fixed_pclk = 0.&#xd;&#xa;1'b0: reserved&#xd;&#xa;1'b1: 32-bit$
$$MODE_FIXED_PCLK_LANE$  $18$  $18$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $PHY Datapath Width Mode -- PCIE&#xd;&#xa;1'b0: 32-bit @ 62.5MHz at 2.5GT/s, 32-bit @ 125MHz at 5.0GT/s, 32-bit @ 250Mhz at 8.0GT/s, 32-bit @ 500MHz at 16GT/s&#xd;&#xa;1'b1: reserved$
$$REG_RESET_LANE$  $17$  $17$  $R4200h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset&#xd;&#xa;This field resets all PIPE registers to their default values except itself.&#xd;&#xa;After this field is set to 1h, the value is not cleared back to 0h automatically, and any PIPE register writes have no effect.&#xd;&#xa;To enable PIPE register write, this field must be set back to 0h.&#xd;&#xa;0h: No reset.&#xd;&#xa;1h: Reset.$
$$PIPE_SFT_RESET_LANE$  $16$  $16$  $R4200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset&#xd;&#xa;1'b0: normal mode&#xd;&#xa;1'b1: This bit is OR-ed with the power-on reset of the PHY. This bit does not affect register values$
$$MAIN_REVISION_LANE[7:0]$  $15$  $8$  $R4200h$  $Reset and Clock Control$  $R$  $10h$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION_LANE[7:0]$  $7$  $0$  $R4200h$  $Reset and Clock Control$  $R$  $0h$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN_LANE$  $31$  $31$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC&#xd;&#xa;0: use synchronous mac_phy_clk_req_n signaling&#xd;&#xa;1: use asynchronous mac_phy_clk_req_n signaling$
$$CFG_CLK_SRC_MASK_LANE$  $30$  $30$  $R4204h$  $Clock Source Low$  $RW$  $1h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling&#xd;&#xa;0: when the lane is master lane, the whole lane is not disabled by lane turn off signaling.&#xd;&#xa;1: when the lane is master lane, only power management block of the lane is not disabled by lane turn off signaling, but other blocks of the lane are disabled by lane turn off signaling.$
$$CFG_USE_LANE_ALIGN_RDY_LANE$  $29$  $29$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer&#xd;&#xa;0: do not use pin_lane_align_ready signal&#xd;&#xa;1: use pin_lane_align_ready signal$
$$CFG_SLOW_LANE_ALIGN_LANE$  $28$  $28$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]&#xd;&#xa;0: fast lane alignment mode, delay time of PLL_READY_DLY timer is 1x of bit[23:21]&#xd;&#xa;1: slow lane alignment mode, delay time of PLL_READY_DLY timer is 2x of bit[23:21]$
$$CFG_FORCE_OCLK_EN_LANE$  $27$  $27$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable&#xd;&#xa;0: disable&#xd;&#xa;1: enable$
$$MODE_P2_OFF_LANE$  $26$  $26$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY&#xd;&#xa;1'b0: p2.off state is disabled&#xd;&#xa;1'b1: p2.off state is enabled$
$$CFG_USE_ALIGN_CLK_LANE$  $25$  $25$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)&#xd;&#xa;1'b0: do not use lane_txclk_ref signal as align clock&#xd;&#xa;1'b1: use lane_txclk_ref signal as align clock$
$$BUNDLE_PLL_RDY_LANE$  $24$  $24$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases&#xd;&#xa;1;b0: do not bundle pin_pll_ready_Tx signals&#xd;&#xa;1;b0: bundle pin_pll_ready_Tx signals$
$$PLL_READY_DLY_LANE[2:0]$  $23$  $21$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.&#xd;&#xa;At Gen1 speed: Delay Time = (128 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.&#xd;&#xa;At Gen2 or Gen3 speed: Delay Time = (64 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.$
$$BUNDLE_SAMPLE_CTRL_LANE$  $20$  $20$  $R4204h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.&#xd;&#xa;1'b0:sample bundle signals from local lane and external lanes at the same PCLK cycle&#xd;&#xa;1'b1:sample bundle signals from local lane and external lanes at different PCLK cycles$
$$MODE_CLK_SRC_LANE[3:0]$  $19$  $16$  $R4204h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.&#xd;&#xa;Exactly one lane must be selected within each link. This is the selection for lanes 0 through 3.&#xd;&#xa;4'b0001: x4 link, PCLK is generated from lane 0&#xd;&#xa;4'b0010: x4 link, PCLK is generated from lane 1&#xd;&#xa;4'b0100: x4 link, PCLK is generated from lane 2&#xd;&#xa;4'b1000: x4 link, PCLK is generated from lane 3&#xd;&#xa;4'b0101: 2 x2 links, PCLK is generated from lane 0 and lane 2 respectively&#xd;&#xa;4'b1111: 4 x1 links, PCLK is generated from each link's own lane$
$$RESERVED$  $15$  $15$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE_LANE$  $14$  $14$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine&#xd;&#xa;0: normal operation&#xd;&#xa;1: override PM state machine$
$$MODE_RST_OVERRIDE_LANE$  $13$  $13$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset&#xd;&#xa;1'b0:normal operation&#xd;&#xa;1'b1:override Common PHY reset  reset sequence is backward compatible with rev1.0$
$$MODE_LB_SERDES_LANE$  $12$  $12$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP_LANE$  $11$  $11$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW_LANE$  $10$  $10$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$RESERVED$  $9$  $9$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $$
$$DBG_TESTBUS_SEL_LANE[3:0]$  $6$  $3$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane&#xd;&#xa;4'h0: pipe_testbus0&#xd;&#xa;4'h1: pipe_testbus1&#xd;&#xa;4'h2: pipe_testbus2&#xd;&#xa;4'h3: pipe_testbus3&#xd;&#xa;4'h4: pipe_testbus4&#xd;&#xa;4'h5: pipe_testbus5&#xd;&#xa;4'h6: pipe_testbus6&#xd;&#xa;4'h7: pipe_testbus7&#xd;&#xa;4'h8: pipe_testbus8&#xd;&#xa;4'h9: pipe_testbus9&#xd;&#xa;4'ha: pipe_testbus10&#xd;&#xa;4'hb: pipe_testbus11&#xd;&#xa;4'hc: pipe_testbus12&#xd;&#xa;4'hd: pipe testbus13&#xd;&#xa;4'he: pipe_testbus14&#xd;&#xa;4'hf: pipe_testbus15$
$$MODE_MARGIN_OVERRIDE_LANE$  $2$  $2$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC&#xd;&#xa;1'b0:use margining signals from MAC&#xd;&#xa;1'b1: use margining signals from lane configuration$
$$MODE_PM_OVERRIDE_LANE$  $1$  $1$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs&#xd;&#xa;1'b0: normal operation&#xd;&#xa;1'b1: override pm control outputs$
$$MODE_BIST_LANE$  $0$  $0$  $R4204h$  $Clock Source Low$  $RW$  $0h$  $BIST Mode Enable&#xd;&#xa;When BIST mode is selected, common PCLK must be used. The BIST logic clock is enabled.&#xd;&#xa;1'b0: normal mode&#xd;&#xa;1'b1: BIST mode$
$$PULSE_DONE_LANE$  $31$  $31$  $R4208h$  $Clock Source High$  $R$  $0h$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).&#xd;&#xa;0: trigger pulse is in progress&#xd;&#xa;1: trigger pulse process is done$
$$RESERVED$  $30$  $30$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID_LANE$  $28$  $28$  $R4208h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$COUNTER_SAMPLE_CLEAR_LANE$  $27$  $27$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Sample And Clear The Counter (in Sclk Domain)$
$$COUNTER_SAMPLE_LANE$  $26$  $26$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Sample Counter, Continue Counting (in Sclk Domain)$
$$BIST_START_LANE$  $25$  $25$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Trigger Start Of BIST Sequence (in Aux_clk Domain)$
$$CFG_UPDATE_LANE$  $24$  $24$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$RESERVED$  $23$  $23$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH_LANE[4:0]$  $20$  $16$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$cfg_sel_20_bits_lane$  $15$  $15$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Select 20-bits COMPHY Interface For PCIE Gen1/Gen2 And USB3 Gen1 internal&#xd;&#xa;0: select 40-bits COMPHY interface&#xd;&#xa;1: reserved$
$$CFG_RXTERM_ENABLE_LANE$  $14$  $14$  $R4208h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select&#xd;&#xa;1'b0: Termination control from MAC layer for all power states&#xd;&#xa;1'b1: Termination control from MAC layer only at P3 state$
$$RESERVED$  $13$  $13$  $R4208h$  $Clock Source High$  $RW$  $0h$  $$
$$BUNDLE_PERIOD_SEL_LANE$  $12$  $12$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only.&#xd;&#xa;This provides long enough time (multi-cycles) for lane-to-lane bundle logic (combinational logic) to meet setup time at layout.&#xd;&#xa;1'b0: bundle sample period is per PCLK cycles&#xd;&#xa;1'b1:bundle sample period is per fixed time (ns)$
$$CFG_REFCLK_VALID_POL_LANE$  $11$  $11$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin&#xd;&#xa;0: refclk_valid signal is not inverted, or PHY_RCB_OFFSET_EN is active high.&#xd;&#xa;1: refclk_valid signal is inverted, or PHY_RCB_OFFSET_EN is active low.$
$$CFG_OSC_WIN_LENGTH_LANE[1:0]$  $10$  $9$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection&#xd;&#xa;2'b00: select 1 OSCCLK cycle&#xd;&#xa;2'b01: select 2 OSCCLK cycles&#xd;&#xa;2'b10: select 4 OSCCLK cycles&#xd;&#xa;2'b11: select 8 OSCCLK cycles$
$$CFG_LANE_TURN_OFF_DIS_LANE$  $8$  $8$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC&#xd;&#xa;0: enable lane turned off signaling&#xd;&#xa;1: disable lane turned off signaling$
$$MODE_PIPE4_IF_LANE$  $7$  $7$  $R4208h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable&#xd;&#xa;1'b0: disable PIPE version 4 mode&#xd;&#xa;1'b1: enable PIPE version 4 mode$
$$BUNDLE_PERIOD_SCALE_LANE[1:0]$  $6$  $5$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.&#xd;&#xa;When bundle_period_sel = 0&#xd;&#xa;2'b00: 4 PCLK cycles&#xd;&#xa;2'b01: 8 PCLK cycles&#xd;&#xa;2'b10: 16 PCLK cycles&#xd;&#xa;2'b11: 32 PCLK cycles&#xd;&#xa;When bundle_period_sel = 1&#xd;&#xa;2'b00: 16ns&#xd;&#xa;2'b01: 32ns&#xd;&#xa;2'b10: 64ns&#xd;&#xa;2'b11: 128ns$
$$BIFURCATION_SEL_LANE[1:0]$  $4$  $3$  $R4208h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.&#xd;&#xa;2'b00:select pins SCLK_IN[0], LANE_TXCLK_REF_IN[0], and LANE_BUNDLE_CLK_REF_IN[0].&#xd;&#xa;2'b01: select pins SCLK_IN[1], LANE_TXCLK_REF_IN[1], and LANE_BUNDLE_CLK_REF_IN[1].&#xd;&#xa;2'b10:select pins SCLK_IN[2], LANE_TXCLK_REF_IN[2], and LANE_BUNDLE_CLK_REF_IN[2].&#xd;&#xa;2'b11: reserved$
$$LANE_MASTER_LANE$  $2$  $2$  $R4208h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.&#xd;&#xa;1'b0: indicates that tis lane is not the master lane of a link&#xd;&#xa;1'b1: indicates that this lane is the master lane of a link$
$$LANE_BREAK_LANE$  $1$  $1$  $R4208h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link&#xd;&#xa;1'b0:indicates that this lane is the lower order lane of a link&#xd;&#xa;1'b1:indicates that this lane is the highest order lane of a link$
$$LANE_START_LANE$  $0$  $0$  $R4208h$  $Clock Source High$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link&#xd;&#xa;1'b0:indicates that this lane is the higher order lane of a link&#xd;&#xa;1'b1:indicates that this lane is the lowest order lane of a link$
$$REFCLK_DISABLE_DLY_LANE[5:4]$  $31$  $30$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped.&#xd;&#xa;This provides some refclk cycles to flush out the clock gating latency of Dphy and SerDes. Count at OSCCLK domain$
$$REFCLK_DISABLE_DLY_LANE[3:0]$  $29$  $26$  $R420Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted.&#xd;&#xa;This ensures that the SerDes is completely powered down before reference clock is stopped. Count at sclk domain with step size of 8 cycles$
$$REFCLK_SHUTOFF_DLY_LANE[1:0]$  $25$  $24$  $R420Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer.&#xd;&#xa;This provides some refclk cycles to flush out the disable latency. Count at OSCCLK domain$
$$REFCLK_RESTORE_DLY_LANE[5:0]$  $23$  $18$  $R420Ch$  $Miscellaneous Control$  $RW$  $Ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer.&#xd;&#xa;Count at OSCCLK domain.$
$$CLKREQ_N_OVERRIDE_LANE$  $17$  $17$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal&#xd;&#xa;0: normal operation&#xd;&#xa;1: override CLKREQ# with register bit cfg_clkreq_n_src, and override refclk_rx_en with register bit rcb_rxen_src.$
$$CLKREQ_N_SRC_LANE$  $16$  $16$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN_LANE$  $15$  $15$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable&#xd;&#xa;0: PIPE acknowledges the clock request to MAC when the PHY complete its refclk disable sequence.&#xd;&#xa;1: PIPE acknowledges the clock request to MAC when refclk_disable_dly[3:0] timer times out, or the PHY complete its refclk disable sequence, which ever happens first.$
$$CFG_REFCLK_DET_TYPE_LANE$  $14$  $14$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.&#xd;&#xa;0: counter detect method&#xd;&#xa;1: low frequency detect method&#xd;&#xa;When this bit is set, user must configure target low frequency to be detected in GLOB_LOW_FREQ_CFG register.$
$$MODE_REFCLK_DIS_LANE$  $13$  $13$  $R420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.&#xd;&#xa;0: REFCLK disable sequence is not enabled&#xd;&#xa;1: REFCLK disable sequence is enabled$
$$CFG_FREE_OSC_SEL_LANE$  $12$  $12$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.&#xd;&#xa;0: PCLK is off&#xd;&#xa;1: PCLK is driven by OSCCLK$
$$RCB_RXEN_SRC_LANE$  $11$  $11$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE_LANE[2:0]$  $10$  $8$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.&#xd;&#xa;3'h0: counts every 1 OSCCLK cycle&#xd;&#xa;3'h1: counts every 2 OSCCLK cycles&#xd;&#xa;3'h2: counts every 4 OSCCLK cycles&#xd;&#xa;3'h3: counts every 8 OSCCLK cycles&#xd;&#xa;3'h4: counts every 16 OSCCLK cycles&#xd;&#xa;3'h5: reserved&#xd;&#xa;3'h6: reserved&#xd;&#xa;3'h7: reserved&#xd;&#xa;ENUM For Counter scale at OSCCLK domain for refclk_disable_dly[5:4] timer and refclk_shutoff_dly timer.&#xd;&#xa;3'h0: counts every 1 OSCCLK cycle&#xd;&#xa;3'h1: counts every 1 OSCCLK cycle&#xd;&#xa;3'h2: counts every 1 OSCCLK cycle&#xd;&#xa;3'h3: counts every 1 OSCCLK cycle&#xd;&#xa;3'h4: counts every 4 OSCCLK cycles&#xd;&#xa;3'h5: reserved&#xd;&#xa;3'h6: reserved&#xd;&#xa;3'h7: reserved$
$$MODE_P1_OFF_LANE$  $7$  $7$  $R420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable&#xd;&#xa;This bit controls whether power management state machine goes into P1.OFF state when both PIPE signals mac_phy_rxeidetect_dis and mac_phy_txcmn_mode_dis are asserted during P1.&#xd;&#xa;0: P1.OFF state is disabled&#xd;&#xa;1: P1.OFF state is enabled$
$$MODE_P1_SNOOZ_LANE$  $6$  $6$  $R420Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable&#xd;&#xa;This bit controls whether power management state machine goes into P1.SNOOZ state when PIPE signals mac_phy_rxeidetect_dis is asserted and mac_phy_txcmn_mode_dis remains low during P1.&#xd;&#xa;0: P1.SNOOZ state is disabled&#xd;&#xa;1: P1.SNOOZ state is enabled$
$$CFG_RX_HIZ_SRC_LANE$  $5$  $5$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register&#xd;&#xa;0: Rx Termination present&#xd;&#xa;1: Rx Termination removed$
$$SQ_DETECT_OVERRIDE_LANE$  $4$  $4$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes&#xd;&#xa;0: normal operation (use SQ_DETECTED from SerDes&#xd;&#xa;1: use sq_detect_src as SQ_DETECTD signal source$
$$SQ_DETECT_SRC_LANE$  $3$  $3$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL_LANE$  $2$  $2$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.&#xd;&#xa;0: pclk is not inverted&#xd;&#xa;1: pclk is inverted$
$$MODE_P2_PHYSTATUS_LANE$  $1$  $1$  $R420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)&#xd;&#xa;0:phy_mac_phystatus is low&#xd;&#xa;1:phy_mac_phystatus stays high$
$$MODE_P1_CLK_REQ_N_LANE$  $0$  $0$  $R420Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)&#xd;&#xa;This bit controls whether power management state machine goes into P1.CLKREQ state when mac_phy_clk_req_n is asserted during P1.&#xd;&#xa;0:P1.CLKREQ state is disabled&#xd;&#xa;1:P1.CLKREQ state is enabled$
$$RESERVED$  $31$  $31$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_LANE[24:20]$  $28$  $24$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $Weight For Each Good Symbol In SYNC_OK State$
$$spare_reg_1c9_7_lane$  $23$  $23$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1c9_6_lane$  $22$  $22$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1c9_5_lane$  $21$  $21$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[4:0]$  $20$  $16$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Weight For Each Good Symbol In SYNC_FAIL State$
$$disperror_report_as_10b_error_lane$  $15$  $15$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Report Disparity  Error As 10b Decode Error internal&#xd;&#xa;0: report as parity error&#xd;&#xa;1: report as 10b error$
$$pcie_lb_lost_sync_lane$  $14$  $14$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Pcie G3 Loopback Mode Can Lost Sync internal$
$$CFG_SAL_IGNORE_SQ_LANE$  $13$  $13$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment&#xd;&#xa;0: symbol alignment state machine is affected by squelch detected signal&#xd;&#xa;1: symbol alignment state machine ignores squelch detected signal$
$$CFG_TXELECIDLE_ASSERT_LANE$  $12$  $12$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing&#xd;&#xa;0: assert tx_idle_hiz two clock cycles later after sending the last symbol of EIOS&#xd;&#xa;1: assert tx_idle_hiz immediately after sending the last symbol of EIOS$
$$CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]$  $11$  $10$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2&#xd;&#xa;2'b00: tx_idle_hiz is synchronous with txdata&#xd;&#xa;2'b01: tx_idle_hiz is delayed by 1 clock cycle&#xd;&#xa;2'b10: tx_idle_hiz is delayed by 2 clock cycle&#xd;&#xa;2'b11: tx_idle_hiz is delayed by 3 clock cycle$
$$CFG_SAL_FREEZE_LANE$  $9$  $9$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze&#xd;&#xa;0:normal operation&#xd;&#xa;1:symbol alignment state machine stops. This mode is meant to be used temporarily while symbol alignment weights are being modified$
$$CFG_ALWAYS_ALIGN_LANE$  $8$  $8$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode&#xd;&#xa;0:normal operation; symbol alignment is readjusted only when COM received and SYNC_FAIL state&#xd;&#xa;1:symbol alignment is always readjusted when COM symbol is received$
$$CFG_DISABLE_SKP_LANE$  $7$  $7$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode&#xd;&#xa;0:normal operation&#xd;&#xa;1:SKP detection is disabled for the purposed of elastic buffer adjustment (overflow and underflow are still handled)$
$$CFG_MASK_ERRORS_LANE$  $6$  $6$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking&#xd;&#xa;0:normal operation&#xd;&#xa;1:8b/10b decoder errors are masked off (only used for symbol alignment state machine)$
$$CFG_DISABLE_EDB_LANE$  $5$  $5$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols&#xd;&#xa;0:all symbols with 8b/10b errors are replaced by EDB&#xd;&#xa;1:symbols are never replaced by EDB$
$$CFG_NO_DISPERROR_LANE$  $4$  $4$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode&#xd;&#xa;0:disparity error is handled separately from 8b/10b error&#xd;&#xa;1:all decoder errors (including disparity errors) are handled as 8b/10b errors, including EDB replacement$
$$CFG_PASS_RXINFO_LANE$  $3$  $3$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode&#xd;&#xa;0:rxdata, rxdatak and rxstatus are 0 when rxvalid=0&#xd;&#xa;1:rxdata, rxdatak and rxstatus keep values regardless of rxvalid$
$$CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]$  $2$  $1$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1&#xd;&#xa;2'b00: tx_idle_hiz is synchronous with txdata&#xd;&#xa;2'b01: tx_idle_hiz is delayed by 1 clock cycle&#xd;&#xa;2'b10: tx_idle_hiz is delayed by 2 clock cycle&#xd;&#xa;2'b11: tx_idle_hiz is delayed by 3 clock cycle$
$$CFG_IGNORE_PHY_RDY_LANE$  $0$  $0$  $R4210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Phy_rdy Handling&#xd;&#xa;0:positive edge on phy_rdy is required before rxvalid is asserted&#xd;&#xa;1:rxvalid logic ignored phy_rdy$
$$RESERVED$  $31$  $31$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[34:30]$  $28$  $24$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $10h$  $Weight For Each Bad Symbol In SYNC_OK State$
$$spare_reg_1cb_7_lane$  $23$  $23$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cb_6_lane$  $22$  $22$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cb_5_lane$  $21$  $21$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[14:10]$  $20$  $16$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $1Fh$  $Weight For Each Bad Symbol In SYNC_FAIL State$
$$RESERVED$  $15$  $15$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[29:25]$  $12$  $8$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $8h$  $Weight For Each Aligned COM In SYNC_OK State$
$$spare_reg_1ca_7_lane$  $7$  $7$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1ca_6_lane$  $6$  $6$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1ca_5_lane$  $5$  $5$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[9:5]$  $4$  $0$  $R4214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $18h$  $Weight For Each Aligned COM In SYNC_FAIL State$
$$RESERVED$  $31$  $31$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$spare_reg_1cd_b_lane$  $27$  $27$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[45:43]$  $26$  $24$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine$
$$spare_reg_1cd_7_lane$  $23$  $23$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cd_6_lane$  $22$  $22$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cd_5_lane$  $21$  $21$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cd_4_lane$  $20$  $20$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cd_3_lane$  $19$  $19$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[42:40]$  $18$  $16$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$RESERVED$  $15$  $15$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[39:35]$  $12$  $8$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1Fh$  $Weight For Each Misaligned COM In SYNC_OK State$
$$spare_reg_1cc_7_lane$  $7$  $7$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cc_6_lane$  $6$  $6$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1cc_5_lane$  $5$  $5$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_SAL_LANE[19:15]$  $4$  $0$  $R4218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1Fh$  $Weight For Each Misaligned COM In SYNC_FAIL State$
$$cfg_strap_disable_lane$  $31$  $31$  $R421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Disable The Strap Function At Pin PIPE_STRAP_ENABLE internal&#xd;&#xa;0: enable&#xd;&#xa;1: disable$
$$clkreq_bundle_ctrl_lane$  $30$  $30$  $R421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Clock Request Bundle Control When A PCIe Link Is Down Sized internal&#xd;&#xa;0: bundle MAC_PHY_CLK_REQ_N pins from both active and unused lanes of a PCIe link&#xd;&#xa;1: bundle MAC_PHY_CLK_REQ_N pins from active lanes only of a PCIe link$
$$RESERVED$  $29$  $26$  $R421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$cfg_lane_enable_ctrl_lane$  $25$  $25$  $R421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Lane Enable Control Select From Previously Disabled internal&#xd;&#xa;0: legacy protocol&#xd;&#xa;1: new protocol$
$$cfg_p2_stay_timer_en_lane$  $24$  $24$  $R421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Enable The P2 Stay Timer internal&#xd;&#xa;This timer keeps the PIPE PM state machine staying at P2 (or P1 sub-states) for a least 3us after previous entering this state and before exiting.&#xd;&#xa;0: disable the timer&#xd;&#xa;1: enable the timer$
$$RESERVED$  $23$  $18$  $R421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE$  $17$  $17$  $R421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PIPE Message Bus Protocol Selection&#xd;&#xa;0: select Synopsys MAC version 4.90a message bus protocol&#xd;&#xa;1: select PIPE spec version 4.4.1 message bus protocol$
$$cfg_pcie4_v7_support_lane$  $16$  $16$  $R421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PCIe 4.0 Version 0.7 Support Enable internal&#xd;&#xa;0: support version 0.5&#xd;&#xa;1: support version 0.7$
$$g3_align_count_max_lane[5:0]$  $15$  $10$  $R421Ch$  $Protocol Configuration 0$  $RW$  $3Fh$  $G3_align_count Max Value internal$
$$cfg_sal_com_lane[9:0]$  $9$  $0$  $R421Ch$  $Protocol Configuration 0$  $RW$  $FAh$  $Comma Pattern internal$
$$cfg_pm_short_wait_lane[7:0]$  $31$  $24$  $R4220h$  $Power Management Timing Parameter 1$  $RW$  $30h$  $Length Of The SHORT_WAIT In Sclk Cycles internal$
$$cfg_pm_rxdet_wait_lane[7:0]$  $23$  $16$  $R4220h$  $Power Management Timing Parameter 1$  $RW$  $14h$  $Amount Of Time To Wait While Txdetectrx_en=1 Before Rxpresent Is Sampled (takes Effect Only When Bit 7 Of Register 0x81 Is 1). internal&#xd;&#xa;PCIE mode:&#xd;&#xa;When bit 6 of register 0x81 is 0, in units of 5.12us;&#xd;&#xa;When bit 6 of register 0x81 is 1, in units of 40.96us.&#xd;&#xa;USB3 mode:&#xd;&#xa;When bit 6 of register 0x81 is 0, in units of 1.024us;&#xd;&#xa;When bit 6 of register 0x81 is 1, in units of 4.096us.$
$$CFG_PM_OSCCLK_WAIT_LANE[3:0]$  $15$  $12$  $R4220h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT_LANE[3:0]$  $11$  $8$  $R4220h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.&#xd;&#xa;PCIE mode:&#xd;&#xa;When bit 6 of register 0x8B is 0, in units of 0.32us;&#xd;&#xa;When bit 6 of register 0x8B is 1, in units of 40.96us&#xd;&#xa;USB3 mode:&#xd;&#xa;When bit 6 of register 0x8B is 0, not apply;&#xd;&#xa;When bit 6 of register 0x8B is 1, in units of 32.768us$
$$CFG_PM_RXDLOZ_WAIT_LANE[7:0]$  $7$  $0$  $R4220h$  $Power Management Timing Parameter 1$  $RW$  $1Eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.&#xd;&#xa;PCIE mode: In units of 5.12us (for sclk = REFCLK/4, where REFCLK = 100MHz)&#xd;&#xa;USB3 mode: In units of 2.048us$
$$COUNTER_SAMPLED_LANE[15:0]$  $31$  $16$  $R4224h$  $Counter Lane and Type Register$  $R$  $0h$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS_LANE$  $15$  $15$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy&#xd;&#xa;1'b0: normal operation&#xd;&#xa;1'b1: request to disable refclk at comphy$
$$PMO_PU_SQ_LANE$  $14$  $14$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector&#xd;&#xa;1'b0: power down&#xd;&#xa;1'b1: power up$
$$COUNTER_TYPE_LANE[5:0]$  $13$  $8$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Counter Type&#xd;&#xa;When signaling rate is 2.5 or 5.0 GT/s&#xd;&#xa;6'h0: 8b/10b error&#xd;&#xa;6'h1: disparity error&#xd;&#xa;6'h2: 8b/10b or disparity error&#xd;&#xa;6'h3: 8b/10b error (only during rxvalid)&#xd;&#xa;6'h4: disparity error (only during rxvalid)&#xd;&#xa;6'h5: 8b/10b or disparity error (only during rxvalid)&#xd;&#xa;6'h6: rxvalid=1&#xd;&#xa;6'h7: COM-SKP pairs&#xd;&#xa;6'h8: Comma detected&#xd;&#xa;6'h10: SKP added&#xd;&#xa;6'h11: SKP deleted&#xd;&#xa;6'h12: underflow&#xd;&#xa;6'h13: overflow&#xd;&#xa;6'h14: rxvalid transitions&#xd;&#xa;6'h15: reserved&#xd;&#xa;When signaling rate is 8.0, 10 or 16 GT/s&#xd;&#xa;6'h20: header error&#xd;&#xa;6'h21: header good&#xd;&#xa;6'h22: block error&#xd;&#xa;6'h23: block good&#xd;&#xa;6'h24: block detected&#xd;&#xa;6'h25: USB3 data error&#xd;&#xa;6'h26: USB3 header error&#xd;&#xa;6'h27: block align&#xd;&#xa;6'h30: SKP added&#xd;&#xa;6'h31: SKP deleted&#xd;&#xa;6'h32: underflow&#xd;&#xa;6'h33: overflow&#xd;&#xa;6'h34: rxvalid transitions&#xd;&#xa;6'h35: Skip block&#xd;&#xa;6'h36: pie8 SKPOS pm&#xd;&#xa;others: reserved$
$$spare_reg_1d2_7_lane$  $7$  $7$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1d2_6_lane$  $6$  $6$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1d2_5_lane$  $5$  $5$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register internal$
$$COUNTER_LANE_SEL_LANE[4:0]$  $4$  $0$  $R4224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Select The Lane Number$
$$pmo_ctrl_from_pin_lane$  $31$  $31$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Select Common PHY Control From Pins internal&#xd;&#xa;0: disable controls from input pins&#xd;&#xa;1: enable controls from input pins$
$$pmo_beacon_tx_en_lane$  $30$  $30$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_beacon_tx_en When Reg01c2[1]=1. internal&#xd;&#xa;0: no operation&#xd;&#xa;1: triggers comphy to transmit beacon$
$$pmo_tx_vcmhold_en_lane$  $29$  $29$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_vcmhold_en When Reg01c2[1]=1. Control Comphy Tx Common Mode internal&#xd;&#xa;0: disable comphy tx common mode holder&#xd;&#xa;1: enable comphy tx common mode holder$
$$pmo_pu_ivref_lane$  $28$  $28$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_ivref When Reg01c2[1]=1. Power Up Comphy Current And Voltage Reference internal&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$pmo_txdetectrx_en_lane$  $27$  $27$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_txdetectrx_en When Reg01c2[1]=1.control Comphy To Perform Tx Receiver Detection internal&#xd;&#xa;0: no operation&#xd;&#xa;1: triggers comphy to perform tx receiver detection$
$$pmo_tx_idle_hiz_lane$  $26$  $26$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_hiz When Reg01c2[1]=1.control Comphy Tx Driver Idle In High Impedance Mode internal&#xd;&#xa;0: tx driver at low impedance mode&#xd;&#xa;1: tx driver at high impedance mode$
$$pmo_tx_idle_loz_lane$  $25$  $25$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_loz When Reg01c2[1]=1.control Comphy Tx Driver internal&#xd;&#xa;0: tx driver output valid&#xd;&#xa;1: tx driver at common mode voltage (idle)$
$$pmo_rx_init_lane$  $24$  $24$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_rx_init When Reg01c2[1]=1. Control Comphy Receiver Initialazation internal&#xd;&#xa;0: no operation&#xd;&#xa;1: triggers the comphy to start acquisition for phase and or DFE, FFE$
$$pmo_rx_rate_sel_lane[1:0]$  $23$  $22$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_rx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate internal&#xd;&#xa;2'b00:use 2.5GT/s signaling rate&#xd;&#xa;2'b01:use 5GT/s signaling rate&#xd;&#xa;2'b10:use 8GT/s signaling rate&#xd;&#xa;2'b11:reserved$
$$pmo_tx_rate_sel_lane[1:0]$  $21$  $20$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate internal&#xd;&#xa;2'b00:use 2.5GT/s signaling rate&#xd;&#xa;2'b01:use 5GT/s signaling rate&#xd;&#xa;2'b10:use 8GT/s signaling rate&#xd;&#xa;2'b11:reserved$
$$pmo_pu_rx_lane$  $19$  $19$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_rx When Reg01c2[1]=1. internal&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$pmo_pu_tx_lane$  $18$  $18$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_tx When Reg01c2[1]=1. internal&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$pmo_pu_pll_lane$  $17$  $17$  $R4228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_pll When Reg01c2[1]=1. internal&#xd;&#xa;0: power down&#xd;&#xa;1: power up$
$$pmo_reset_lane$  $16$  $16$  $R4228h$  $Counter High Register$  $RW$  $1h$  $Replaces Dphy_ana_reset When Reg01c2[1]=1. Reset Comphy internal&#xd;&#xa;0: no operation&#xd;&#xa;1: reset mode$
$$COUNTER_SAMPLED_LANE[31:16]$  $15$  $0$  $R4228h$  $Counter High Register$  $R$  $0h$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE_LANE[1:0]$  $31$  $30$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.&#xd;&#xa;2'b00: counts every 1 REFCLK cycle&#xd;&#xa;2'b01: counts every 10 REFCLK cycles&#xd;&#xa;2'b10: counts every 50 REFCLK cycles&#xd;&#xa;2'b11: counts every 100 REFCLK cycles$
$$LOW_FREQ_PERIOD_MAX_LANE[6:0]$  $29$  $23$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN_LANE[6:0]$  $22$  $16$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$pmo_state_lane[5:0]$  $15$  $10$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $State Value Of PM State Machine internal$
$$pmo_clk_req_n_lane$  $9$  $9$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $PM State Machine CLKREQ# Indication internal&#xd;&#xa;0:REFCLK required by PM state machine&#xd;&#xa;1:REFCLK not required by PM state machine$
$$pmo_dpclk_125_lane$  $8$  $8$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Frequency (used With Cfg_fast_synch) internal&#xd;&#xa;0:250 MHz&#xd;&#xa;1:125 MHz$
$$pmo_pipe_32b_lane$  $7$  $7$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Width Mode internal&#xd;&#xa;0:16-bit mode&#xd;&#xa;1:32-bit mode$
$$pmo_pipe_8b_lane$  $6$  $6$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Width Mode internal&#xd;&#xa;0:16-bit mode&#xd;&#xa;1:8-bit mode$
$$pmo_async_rst_n_lane$  $5$  $5$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Asynchronous Datapath/PM Reset internal&#xd;&#xa;0:datapath and PM (pclk logic) is reset; use only when pclk/dpclk not running&#xd;&#xa;1:datapath and PM running$
$$pmo_dp_rst_n_lane$  $4$  $4$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Synchronous Datapath Reset internal&#xd;&#xa;0:datapath is reset (required when dpclk is OFF)&#xd;&#xa;1:datapath is running$
$$pmo_oscclk_aux_clk_en_lane$  $3$  $3$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control internal&#xd;&#xa;0:aux_clk not OR-ed with oscclk&#xd;&#xa;1:aux_clk OR-ed with oscclk$
$$pmo_oscclk_pclk_en_lane$  $2$  $2$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control internal&#xd;&#xa;0:pclk and aux_clk not OR-ed with oscclk&#xd;&#xa;1:pclk and aux_clk OR-ed with oscclk$
$$pmo_pclk_dpclk_en_lane$  $1$  $1$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Dpclk (datapath Clock) Gating Control internal&#xd;&#xa;0:dpclk (datapath clock) is OFF&#xd;&#xa;1:dpclk is generated from pclk$
$$pmo_txdclk_pclk_en_lane$  $0$  $0$  $R422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Pclk Gating Control internal&#xd;&#xa;0:pclk is OFF&#xd;&#xa;1:pclk is generated by inverting ana_dphy_txdclk$
$$RESERVED$  $31$  $31$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[35:30]$  $29$  $24$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $8h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$spare_reg_1d9_7_lane$  $23$  $23$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1d9_6_lane$  $22$  $22$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[11:6]$  $21$  $16$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$RESERVED$  $15$  $15$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[29:24]$  $13$  $8$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $1h$  $Weight For Each Good Block In SYNC_OK State$
$$spare_reg_1d8_7_lane$  $7$  $7$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1d8_6_lane$  $6$  $6$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[5:0]$  $5$  $0$  $R4230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Weight For Each Good Block In SYNC_FAIL State$
$$RESERVED$  $31$  $31$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[47:42]$  $29$  $24$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $30h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$spare_reg_1db_7_lane$  $23$  $23$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1db_6_lane$  $22$  $22$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[23:18]$  $21$  $16$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $1Fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$RESERVED$  $15$  $15$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[41:36]$  $13$  $8$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$spare_reg_1da_7_lane$  $7$  $7$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1da_6_lane$  $6$  $6$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[17:12]$  $5$  $0$  $R4234h$  $Block Alignment Bad Block Weight$  $RW$  $1Fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$RESERVED$  $31$  $16$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$cfg_bal_ignore_hdr_lane$  $14$  $14$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $EIEOS Pattern Detection Handling On Block Alignment internal&#xd;&#xa;0: check header when detecting EIEOS pattern&#xd;&#xa;1: ignore header when detecting EIEOS pattern$
$$RESERVED$  $13$  $13$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$spare_reg_1dc_b_lane$  $11$  $11$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[53:51]$  $10$  $8$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$spare_reg_1dc_7_lane$  $7$  $7$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1dc_6_lane$  $6$  $6$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1dc_5_lane$  $5$  $5$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1dc_4_lane$  $4$  $4$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$spare_reg_1dc_3_lane$  $3$  $3$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register internal$
$$CFG_BAL_WEIGHT_LANE[50:48]$  $2$  $0$  $R4238h$  $Block Alignment Squelch Detect$  $RW$  $5h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$RESERVED$  $31$  $31$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_ELB_THRESHOLD_LANE[3:0]$  $25$  $22$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS_LANE[5:0]$  $21$  $16$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK_LANE[3:0]$  $15$  $12$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_RXEQTRAINING_LANE$  $11$  $11$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_CLK_REQ_N_LANE$  $10$  $10$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS_LANE$  $9$  $9$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS_LANE$  $8$  $8$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY_LANE$  $7$  $7$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1&#xd;&#xa;0: no polarity inversion&#xd;&#xa;1: polarity inversion$
$$BIST_TXCOMPLIANCE_LANE$  $6$  $6$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE_LANE$  $5$  $5$  $R423Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1&#xd;&#xa;0: sending data or beacon&#xd;&#xa;1: set transmitter to electrical idle$
$$BIST_TXDETECTRX_LOOPBACK_LANE$  $4$  $4$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1&#xd;&#xa;0: normal operation&#xd;&#xa;1: trigger tx receiver detection or rx to tx loopback$
$$BIST_RATE_LANE[1:0]$  $3$  $2$  $R423Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1&#xd;&#xa;2'b00: use 2.5GT/s signal rate&#xd;&#xa;2'b01: use 5.0GT/s signal rate&#xd;&#xa;2'b10: use 8.0GT/s signal rate&#xd;&#xa;2'b11: reserved$
$$BIST_POWERDOWN_LANE[1:0]$  $1$  $0$  $R423Ch$  $BIST Control Input$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1&#xd;&#xa;2'b00: P0, normal operation&#xd;&#xa;2'b01: P0s, power saving state, low recovery time latency&#xd;&#xa;2'b10: P1, lower power state, longer recovery time latency&#xd;&#xa;2'b11: P2, lowest power state, longest recovery time latency$
$$BIST_DONE_LANE$  $31$  $31$  $R4240h$  $BIST Lane and Type$  $R$  $0h$  $Test Status&#xd;&#xa;0: Bist Test is busy, result data is not valid&#xd;&#xa;1: Bist Test is done, result data is valid$
$$BIST_PASS_LANE$  $30$  $30$  $R4240h$  $BIST Lane and Type$  $R$  $0h$  $Test Pass Status&#xd;&#xa;0: test is failed&#xd;&#xa;1: test is passed$
$$RESERVED$  $29$  $29$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_LANE_SEL_LANE[4:0]$  $28$  $24$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $Select Lane Number$
$$RESERVED$  $23$  $23$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_TYPE_LANE[1:0]$  $18$  $17$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type&#xd;&#xa;2'b00:sequence generated, just drive data&#xd;&#xa;2'b01:reserved&#xd;&#xa;2'b10:deterministic test (deep loopback only)&#xd;&#xa;2'b11: non-deterministic test (deep + SerDes loopback)$
$$BIST_SELF_CHECK_LANE$  $16$  $16$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result&#xd;&#xa;1'b0:do not compare CRC32 result&#xd;&#xa;1'b1:compare CRC32 result with a expected value from register value bist_mask[31:0] of GLOB_BIST_MASK_LO and GLOB_BIST_MASK_HI registers.$
$$BIST_TXDATA_LANE[15:0]$  $15$  $0$  $R4240h$  $BIST Lane and Type$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH_LANE[15:0]$  $31$  $16$  $R4244h$  $BIST Login Window Start Cycle$  $RW$  $1h$  $Deterministic Test Mode:Number Of Cycles Of The Login Window.&#xd;&#xa;A value of 1 means only a single cycle of output data is reflected in the result. Value of 0 means the result is not updated. CRC32 is enabled every cycle inside the window.&#xd;&#xa;Non-deterministic test mode:Number of data symbols of the login window.&#xd;&#xa;CRC32 is enabled only if it sees data symbols inside the window.$
$$BIST_WIN_DELAY_LANE[15:0]$  $15$  $0$  $R4244h$  $BIST Login Window Start Cycle$  $RW$  $0h$  $Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts.&#xd;&#xa;A value of 0 means that the 1st cycle AFTER the input data is presented is the first cycle that the output data is included in the result.$
$$BIST_MASK_LANE[31:16]$  $31$  $16$  $R4248h$  $BIST Result Mask$  $RW$  $FFFFh$  $When Bist_self_check = 0,&#xd;&#xa;Mask the output data before including in the result.&#xd;&#xa;When bist_self_check = 1,&#xd;&#xa;CRC32 expected value.$
$$BIST_MASK_LANE[15:0]$  $15$  $0$  $R4248h$  $BIST Result Mask$  $RW$  $FFFFh$  $When Bist_self_check = 0,&#xd;&#xa;Mask the output data before including in the result.&#xd;&#xa;When bist_self_check = 1,&#xd;&#xa;CRC32 expected value.$
$$BIST_CRC32_RESULT_LANE[31:16]$  $31$  $16$  $R424Ch$  $BIST CRC Result$  $R$  $0h$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT_LANE[15:0]$  $15$  $0$  $R424Ch$  $BIST CRC Result$  $R$  $0h$  $Lower 16bits Of The 32bit CRC Result$
$$RESERVED$  $31$  $31$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$BIST_LFSR_SEED_LANE[7:0]$  $23$  $16$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS_LANE[7:0]$  $15$  $8$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA_LANE[7:0]$  $7$  $0$  $R4250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Data Sequence Length$
$$debug_bus_out_lane[15:0]$  $31$  $16$  $R4254h$  $BIST Data High Input$  $R$  $0h$  $Debug Bus Output internal$
$$BIST_TXDATA_LANE[31:16]$  $15$  $0$  $R4254h$  $BIST Data High Input$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$RESERVED$  $31$  $8$  $R4258h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$PIPE_REVISION_LANE[7:0]$  $7$  $0$  $R4258h$  $PIPE Revision ID$  $R$  $20h$  $PIPE Revision ID$
$$RESERVED$  $31$  $15$  $R425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $$
$$CFG_PIPE43_ASYNC_HS_BYPASS_LANE$  $14$  $14$  $R425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $PIPE 4.3 Async Handshake Signal Bypass Handling&#xd;&#xa;0: use async handshake signal MAC_PHY_ASYNCPOWERCHANGEACK during L1 substates transition&#xd;&#xa;1: bypass async handshake signal MAC_PHY_ASYNCPOWERCHANGEACK during L1 substates transition$
$$CFG_USE_SIDE_BAND_LANE$  $13$  $13$  $R425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $Select Use Side-Band Signals To Define The L1 Substates&#xd;&#xa;0: use distinct MAC_PHY_POWERDOWN[3:0] encoding to define the L1 substates&#xd;&#xa;1: use side-band signals MAC_PHY_RXEIDETECT_DIS and MAC_PHY_TXCMN_MODE_DIS to define the L1 substates$
$$MODE_PIPE4X_L1SUB_LANE$  $12$  $12$  $R425Ch$  $L1 Substates Configuration$  $RW$  $1h$  $PIPE 4.4.1 L1 Substates Interface Mode Selection&#xd;&#xa;0: select PIPE4.2 + side-band signals mode&#xd;&#xa;1: select PIPE 4.3 or PIPE 4.4.1 mode$
$$CFG_PIPE43_P1_2_ENC_LANE[3:0]$  $11$  $8$  $R425Ch$  $L1 Substates Configuration$  $RW$  $6h$  $PIPE 4.3 Or Later P1.2 Encoding$
$$CFG_PIPE43_P1_1_ENC_LANE[3:0]$  $7$  $4$  $R425Ch$  $L1 Substates Configuration$  $RW$  $5h$  $PIPE 4.3 Or Later P1.1 Encoding$
$$CFG_PIPE43_P1CPM_ENC_LANE[3:0]$  $3$  $0$  $R425Ch$  $L1 Substates Configuration$  $RW$  $4h$  $PIPE 4.3 Or Later P1.CPM Encoding$
$$RESERVED$  $31$  $26$  $R6000h$  $Calibration Control Lane 1$  $RW$  $0h$  $internal$
$$pll_cal_ring_done_lane$  $25$  $25$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Ring PLL Calibration Done  internal$
$$cal_done_lane$  $24$  $24$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Calibration Done  internal$
$$RXDCLK_NT_SEL_LANE[1:0]$  $23$  $22$  $R6000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_RXDCLK_NT Selection&#xd;&#xa;2'b00: output 8T&#xd;&#xa;2'b01: output 32T&#xd;&#xa;2'b10: output 33T&#xd;&#xa;2'b11: output 34T$
$$TXDCLK_NT_SEL_LANE[1:0]$  $21$  $20$  $R6000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_TXDCLK_NT Selection&#xd;&#xa;2'b00: output 8T&#xd;&#xa;2'b01: output 32T&#xd;&#xa;2'b10: output 33T&#xd;&#xa;2'b11: output 34T$
$$align90_comp_cal_done_lane$  $19$  $19$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Align90 Comparator Calibration Done. internal&#xd;&#xa;0: Align90 Comparator Calibration is in progress or has not started.&#xd;&#xa;1: Align90 Comparator Calibration is done.$
$$sq_cal_done_lane$  $18$  $18$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Squelch Calibration Done. internal&#xd;&#xa;0: Squelch calibration is in progress or has not started.&#xd;&#xa;1: Squelch calibration is done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx DCC Post Divider Calibration Done Indicator.  internal&#xd;&#xa;0: TX DCC PDIV calibration is in progress or has not started.&#xd;&#xa;1: TX DCC PDIV calibration is done.$
$$txdcc_cal_done_lane$  $16$  $16$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx DCC Calibration Done Indicator.  internal&#xd;&#xa;0: TX DCC calibration is in progress or has not started.&#xd;&#xa;1: TX DCC calibration is done.$
$$vdd_cal_done_lane$  $15$  $15$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $VDD Calibration Done Indicator.  internal&#xd;&#xa;0: VDD calibration is in progress or has not started.&#xd;&#xa;1: VDD calibration is done.$
$$rximp_cal_done_lane$  $14$  $14$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx Impedance Calibration Done.  internal&#xd;&#xa;0: Rx impedance calibration is in progress or has not started.&#xd;&#xa;1: Rx impedance calibration is done.$
$$tximp_cal_done_lane$  $13$  $13$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx Impedance Calibration Done. internal&#xd;&#xa;0: Tx impedance calibration is in progress or has not started.&#xd;&#xa;1: Tx impedance calibration is done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Sampler Resolution Calibration Done. internal&#xd;&#xa;0: Sampler resolution calibration is in progress or has not started.&#xd;&#xa;1: Sampler resolution calibration is done.$
$$sampler_cal_done_lane$  $11$  $11$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Sampler Calibration Done. internal&#xd;&#xa;0: Sampler calibration is in progress or has not started.&#xd;&#xa;1: Sampler calibration is done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Eom Alignment Calibration Done. internal&#xd;&#xa;0: EOM alignment calibration is in progress or has not started.&#xd;&#xa;1: EOM alignment calibration is done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx Align90 Calibration Done. internal&#xd;&#xa;0: Rx align90 calibration is in progress or has not started.&#xd;&#xa;1: Rx align90 calibration is done.$
$$rxdcc_eom_cal_done_lane$  $8$  $8$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $RX DCC EOM Calibration Done. internal&#xd;&#xa;0: Rx DCC EOM calibration is in progress or has not started.&#xd;&#xa;1: Rx DCC EOM calibration is done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Rx DCC Center Calibration Done. internal&#xd;&#xa;0: Rx DCC center calibration is in progress or has not started.&#xd;&#xa;1: Rx DCC center calibration is done.$
$$rxdcc_dll_cal_done_lane$  $6$  $6$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $RX DCC DLL Calibration Done. internal&#xd;&#xa;0: Rx DCC DLL calibration is in progress or has not started.&#xd;&#xa;1: Rx DCC DLL calibration is done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $Tx Timing Detect Calibration Done. internal&#xd;&#xa;0: Tx timing detect calibration is in progress or has not started.&#xd;&#xa;1: Tx timing detect calibration is done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL EOM VDATA Calibration Done. internal&#xd;&#xa;0: DLL EOM VDATA calibration is in progress or has not started.&#xd;&#xa;1: DLL EOM VDATA calibration is done.$
$$dll_eom_gm_cal_done_lane$  $3$  $3$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL EOM Gm Calibration Done. internal&#xd;&#xa;0: DLL EOM gm calibration is in progress or has not started.&#xd;&#xa;1: DLL EOM gm calibration is done.$
$$dll_vdata_cal_done_lane$  $2$  $2$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL VDATA Calibration Done. internal&#xd;&#xa;0: DLL VDATA calibration is in progress or has not started.&#xd;&#xa;1: DLL VDATA calibration is done.$
$$dll_gm_cal_done_lane$  $1$  $1$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL Gm Calibration Done. internal&#xd;&#xa;0: DLL gm calibration is in progress or has not started.&#xd;&#xa;1: DLL gm calibration is done.$
$$dll_comp_cal_done_lane$  $0$  $0$  $R6000h$  $Calibration Control Lane 1$  $R$  $0h$  $DLL Comparator Calibration Done. internal&#xd;&#xa;0: DLL comparator calibration is in progress or has not started.&#xd;&#xa;1: DLL comparator calibration is done.$
$$RESERVED$  $31$  $31$  $R6004h$  $Calibration Control Lane 2$  $RW$  $0h$  $internal$
$$pll_cal_ring_pass_lane$  $30$  $30$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Ring PLL Calibration Pass Indicator internal$
$$txdcc_pdiv_cal_pass_lane$  $29$  $29$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $TXDCC Post Divider Calibration Pass Indicator. internal$
$$sellv_rxsampler_pass_lane$  $28$  $28$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_RXSAMPLER Pass Indicator. internal$
$$sellv_rxeomclk_pass_lane$  $27$  $27$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_RXEOMCLK Pass Indicator. internal$
$$sellv_rxdataclk_pass_lane$  $26$  $26$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_RXDATACLK Pass Indicator. internal$
$$sellv_rxintp_pass_lane$  $25$  $25$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_RXINTP Pass Indicator. internal$
$$sellv_txpre_pass_lane$  $24$  $24$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_TXPRE Pass Indicator. internal$
$$sellv_txdata_pass_lane$  $23$  $23$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_TXDATA Pass Indicator. internal$
$$sellv_txclk_pass_lane$  $22$  $22$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration SELLV_TXCLK Pass Indicator. internal$
$$sq_cal_pass_lane$  $21$  $21$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Squelch Calibration Pass internal$
$$txdcc_cal_pass_lane$  $20$  $20$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx DCC Calibration Pass Indicator. internal$
$$align90_tracking_pass_lane$  $19$  $19$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Phaseshifter Tracking Pass Indicator. internal$
$$align90_comp_pass_lane$  $18$  $18$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Comparator Calibration Pass Indicator. internal$
$$vdd_cal_pass_lane$  $17$  $17$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $VDD Calibration Pass Indicator. internal$
$$rximp_cal_pass_lane$  $16$  $16$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Impedance Calibration Pass Indicator. internal$
$$tximp_cal_pass_lane$  $15$  $15$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx Impedance Calibration Pass Indicator. internal$
$$sampler_cal_pass_lane$  $14$  $14$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Sampler Calibration Pass Indicator. internal$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator. internal$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator. internal$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator. internal$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $EOM Alignment Comparator Offset Calibration Pass Indicator. internal$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx Align90 Calibration Pass Indicator. internal$
$$rxdcc_eom_cal_pass_lane$  $8$  $8$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx DCC EOM Calibration Pass Indicator. internal$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx DCC Center Calibration Pass Indicator. internal$
$$rxdcc_dll_cal_pass_lane$  $6$  $6$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Rx DCC DLL Calibration Pass Indicator. internal$
$$txdetect_cal_pass_lane$  $5$  $5$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $Tx Timing Detect Calibration Pass Indicator. internal$
$$dll_eom_vdata_cal_pass_lane$  $4$  $4$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL EOM VDATA Calibration Pass Indicator. internal$
$$dll_eom_gm_cal_pass_lane$  $3$  $3$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL EOM Gm Calibration Pass Indicator. internal$
$$dll_vdata_cal_pass_lane$  $2$  $2$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL VDATA Calibration Pass Indicator. internal$
$$dll_gm_cal_pass_lane$  $1$  $1$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL Gm Calibration Pass Indicator. internal$
$$dll_comp_cal_pass_lane$  $0$  $0$  $R6004h$  $Calibration Control Lane 2$  $R$  $0h$  $DLL Comparator Calibration Pass Indicator. internal$
$$RESERVED$  $31$  $24$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Rx Impedance Calibration Timeout Indicator. internal$
$$tximp_cal_timeout_lane$  $22$  $22$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Tx Impedance Calibration Timeout Indicator. internal$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On. internal&#xd;&#xa;0: DLL VDDA tracking off.&#xd;&#xa;1: DLL VDDA tracking on.$
$$gain_train_with_sampler_lane$  $20$  $20$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Gain Train With Sampler Option internal$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R6008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable. internal&#xd;&#xa;0: VDD calibration continuous mode is disabled.&#xd;&#xa;1: VDD calibration continuous mode is enabled.$
$$tx_f0t_eo_based_lane$  $18$  $18$  $R6008h$  $Calibration Control Lane 3$  $RW$  $1h$  $Tx F0t Eye Open Based Mode internal$
$$rx_min_boost_mode_lane$  $17$  $17$  $R6008h$  $Calibration Control Lane 3$  $RW$  $1h$  $Rx Min Boost Mode internal$
$$ERROR_RESPONSE_TTIU_DETECTED_LANE$  $16$  $16$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Indicator For Local Phy Received Error Response TTIU$
$$APTA_TERMINATE_REASON_LANE[7:0]$  $15$  $8$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Indicator For The Reason Of Local Phy Send APTA_ADJUST(Terminate) Message&#xd;&#xa;0: Normal&#xd;&#xa;1: Local PHY received wrong remote control request&#xd;&#xa;2: Local PHY received APTA_ADJUST(START) control after enter coefficient adjust stage&#xd;&#xa;3: Local PHY received wrong remote status$
$$load_cal_on_lane[7:0]$  $7$  $0$  $R6008h$  $Calibration Control Lane 3$  $R$  $0h$  $Indicator For Speed Change Ongoing For MCU Debug internal$
$$TX_EM_PRE_MAX_LANE[3:0]$  $31$  $28$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $Fh$  $Tx Pre Emphasis Maximum$
$$TX_EM_PO_MAX_LANE[3:0]$  $27$  $24$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $Fh$  $Tx Post Emphasis Maximum$
$$TX_EM_PEAK_MIN_LANE[3:0]$  $23$  $20$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $0h$  $Tx Peak Emphasis Minimum$
$$TX_EM_PEAK_MAX_LANE[3:0]$  $19$  $16$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $Eh$  $Tx Peak Emphasis Maximum$
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N) internal&#xd;&#xa;0: 2^0&#xd;&#xa;1:  2^1&#xd;&#xa;2:  2^2&#xd;&#xa;3:  2^3&#xd;&#xa;4: 2^4&#xd;&#xa;5: 2^5&#xd;&#xa;6: 2^6&#xd;&#xa;All Others : N.A$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R600Ch$  $Calibration Control Lane 4$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug. internal&#xd;&#xa;0= Average sum of POS values average and NEG  values average.(default:0).&#xd;&#xa;1= POS average only.&#xd;&#xa;2= NEG average only.$
$$cal_sq_thresh_lane[7:0]$  $31$  $24$  $R6010h$  $cal_save_data1_lane Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result. internal$
$$cal_sq_offset_lane[7:0]$  $23$  $16$  $R6010h$  $cal_save_data1_lane Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result. internal$
$$cal_eom_align_comp_ofstdac_lane[7:0]$  $15$  $8$  $R6010h$  $cal_save_data1_lane Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result. internal$
$$cal_dll_cmp_offset_lane[7:0]$  $7$  $0$  $R6010h$  $cal_save_data1_lane Calibration Result 1$  $RW$  $0h$  $Rx DLL Comparator Calibration Result. internal$
$$TX_EM_PO_MIN_LANE[3:0]$  $31$  $28$  $R6014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Post Emphasis Minimum$
$$TX_EM_PRE_MIN_LANE[3:0]$  $27$  $24$  $R6014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Pre Emphasis Minimum$
$$cal_sampler_res_lane[7:0]$  $23$  $16$  $R6014h$  $Calibration Result 4$  $RW$  $0h$  $Sampler Resolution Result. internal$
$$cal_rx_imp_lane[7:0]$  $15$  $8$  $R6014h$  $Calibration Result 4$  $RW$  $Ch$  $Rx Impedance Calibration Result. internal$
$$cal_align90_cmp_offset_lane[7:0]$  $7$  $0$  $R6014h$  $Calibration Result 4$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result. internal$
$$cal_tximp_tunep0_lane[7:0]$  $31$  $24$  $R6018h$  $Calibration Result 5$  $RW$  $0h$  $Tx Impedance Cal Result For PMOS Side. internal$
$$cal_tximp_tunep_lane[7:0]$  $23$  $16$  $R6018h$  $Calibration Result 5$  $RW$  $7h$  $Tx Impedance Cal Result For PMOS Side. internal$
$$cal_tximp_tunen0_lane[7:0]$  $15$  $8$  $R6018h$  $Calibration Result 5$  $RW$  $0h$  $Tx Impedance Cal Result For NMOS Side. internal$
$$cal_tximp_tunen_lane[7:0]$  $7$  $0$  $R6018h$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side. internal$
$$PHY_REMOTE_CTRL_COMMAND_TYPE_LANE[7:0]$  $31$  $24$  $R601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Type For Command Interface$
$$RESERVED$  $23$  $16$  $R601Ch$  $$  $RW$  $0h$  $$
$$PHY_REMOTE_CTRL_COMMAND_CODE_LANE[15:0]$  $15$  $0$  $R601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Code For Command Interface$
$$PHY_REMOTE_CTRL_VALUE_LANE[31:0]$  $31$  $0$  $R6020h$  $$  $RW$  $0h$  $PHY Remote Control Value For Command Interface$
$$PHY_LOCAL_VALUE_LANE[31:0]$  $31$  $0$  $R6024h$  $$  $R$  $0h$  $PHY Local Value For Command Interface$
$$tx_train_status_det_timer_lane[7:0]$  $31$  $24$  $R6028h$  $$  $RW$  $3h$  $Status Detection Maximum Time. internal&#xd;&#xa;Unit is 0.5ms, use (n+1)/2 ms.$
$$TX_TRAIN_FRAME_DET_TIMER_LANE[7:0]$  $23$  $16$  $R6028h$  $$  $RW$  $1h$  $Frame Marker Detection Maximum Wait During TRx Training.&#xd;&#xa;Unit is 0.5ms, timeout duration is (n+1)*0.5ms.$
$$RX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R6028h$  $$  $RW$  $1F3h$  $Rx Train Maximum Time.&#xd;&#xa;Unit is 1ms, timeout duration is (n+1)*1mSec.$
$$DFE_RES_F0A_HIGH_THRES_INIT_LANE[7:0]$  $31$  $24$  $R602Ch$  $$  $RW$  $28h$  $DFE Resolution F0a High Threshold For Train Initial Stage$
$$PHY_LOCAL_STATUS_LANE[7:0]$  $23$  $16$  $R602Ch$  $$  $R$  $0h$  $PHY Local Status For Command Interface$
$$TRX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R602Ch$  $$  $RW$  $1F3h$  $Tx Trainning Maximum Time.&#xd;&#xa;Unit is 1ms, timeout duration is (n+1)*1mSec.$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R6030h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable. internal$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R6030h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R6030h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R6030h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R6030h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals. internal&#xd;&#xa;0: Use internal generated frame lock signal to start TRx train frame detection timers.&#xd;&#xa;1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R6030h$  $$  $R$  $0h$  $Tx Train Status Detect Timeout Out Indicator From MCU internal$
$$TX_G1_MIDPOINT_EN_LANE$  $25$  $25$  $R6030h$  $$  $RW$  $1h$  $TX G1 Midpoint Train Enable$
$$PHY_MCU_LOCAL_ACK_LANE$  $24$  $24$  $R6030h$  $$  $RW$  $0h$  $PHY MCU Local Acknowledge$
$$TRAIN_G0_LANE[7:0]$  $23$  $16$  $R6030h$  $$  $RW$  $0h$  $Tx Train G0 Value$
$$TRAIN_G1_LANE[7:0]$  $15$  $8$  $R6030h$  $$  $RW$  $0h$  $Tx Train G1 Value$
$$TRAIN_GN1_LANE[7:0]$  $7$  $0$  $R6030h$  $$  $RW$  $0h$  $Tx Train GN1 Value$
$$dfe_dbg_step_mode_lane[7:0]$  $31$  $24$  $R6034h$  $$  $RW$  $0h$  $DFE Debug Step By Step Mode Enable internal$
$$dfe_force_zero_lane[7:0]$  $23$  $16$  $R6034h$  $$  $RW$  $0h$  $Firmware Use Only. internal$
$$dfe_adapt_lp_num_load1_lane[15:0]$  $15$  $0$  $R6034h$  $$  $RW$  $0h$  $DFE Adapt Loop Number Load Value1 During Training (Value+1). internal$
$$phase_adapt_temp_thr_lane[7:0]$  $31$  $24$  $R6038h$  $$  $RW$  $Ch$  $Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code) internal$
$$rx_train_only_dfe_lane$  $23$  $23$  $R6038h$  $$  $RW$  $0h$  $Run Rx Train Only DFE Mode For Debug internal$
$$sq_auto_train_lane$  $22$  $22$  $R6038h$  $$  $RW$  $0h$  $SQ Auto TxTrain Enable internal$
$$phase_adapt_temp_auto_en_lane$  $21$  $21$  $R6038h$  $$  $RW$  $0h$  $Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr) internal$
$$phase_adapt_sat_detect_lane$  $20$  $20$  $R6038h$  $$  $R$  $0h$  $Detected F0/F1 Saturation During Phase Adapt internal$
$$dfe_init_reg_lane$  $19$  $19$  $R6038h$  $$  $RW$  $0h$  $Decision Feedback Equalization (DFE) Initial Register. internal&#xd;&#xa;0: DFE uses the F0-F5 values from the previous training result&#xd;&#xa;1: DFE uses the default values for F0-F5&#xd;&#xa;This control selects which DFE tap values are used as a starting point after PIN_RX_INIT is pulsed. Pulsing PIN_RX_INIT starts the initialization state machines for the receiver that locks the CDR, and trains the DFE.$
$$gain_train_init_en_lane$  $18$  $18$  $R6038h$  $$  $RW$  $1h$  $Gain Train Init Enable internal$
$$gain_train_end_en_lane$  $17$  $17$  $R6038h$  $$  $RW$  $1h$  $Gain Train Init Enable internal$
$$GAIN_TRAIN_WITH_C_LANE$  $16$  $16$  $R6038h$  $$  $RW$  $1h$  $Gain Train With Cap Enable$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R6038h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$dfe_cal_done_lane$  $7$  $7$  $R6038h$  $$  $R$  $0h$  $DFE Adaptation Calculation Done Indicator From MCU internal$
$$dfe_core_bypass_lane$  $6$  $6$  $R6038h$  $$  $RW$  $0h$  $Bypass DFE Logic internal$
$$TX_GN1_MIDPOINT_EN_LANE$  $5$  $5$  $R6038h$  $$  $RW$  $1h$  $TX GN1 Midpoint Train Enable$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R6038h$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R6038h$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready$
$$phase_control_func_en_lane$  $2$  $2$  $R6038h$  $$  $RW$  $0h$  $Enable Call Phase Control Function During RxTrain DFE Only Mode internal$
$$dfe_res_f5to15_max_spd_en_lane$  $1$  $1$  $R6038h$  $$  $RW$  $0h$  $Force To Load DFE RES F5-F15 Maximum Resolution During Speed Change internal$
$$CDR_MIDPOINT_EN_LANE$  $0$  $0$  $R6038h$  $$  $RW$  $1h$  $CDR Midpoint Train Enable$
$$adapt_slicer_en_lane[7:0]$  $31$  $24$  $R6040h$  $$  $RW$  $0h$  $DFE Slicer Sampler Enable For DFE Only Mode internal$
$$adapt_data_en_lane[7:0]$  $23$  $16$  $R6040h$  $$  $RW$  $0h$  $DFE Data Sampler Enable For DFE Only Mode internal$
$$adapt_phase_offset_data_lane[7:0]$  $15$  $8$  $R6040h$  $$  $RW$  $0h$  $Adapted Phase Offset Data. internal$
$$dfe_dbg_step_lane[7:0]$  $7$  $0$  $R6040h$  $$  $RW$  $0h$  $DFE Debug Step By Step internal$
$$thres_k_shift_lane[3:0]$  $31$  $28$  $R6044h$  $$  $RW$  $4h$  $Threshold K Shift internal$
$$same_set_always_update_lane$  $27$  $27$  $R6044h$  $$  $RW$  $0h$  $Train Update Selection For Same Set Always Update Option internal$
$$same_set_no_update_lane$  $26$  $26$  $R6044h$  $$  $RW$  $0h$  $Train Update Selection For Same Set No Update Option internal$
$$cdr_dfe_f0d_norm_adapt_en_lane$  $25$  $25$  $R6044h$  $$  $RW$  $0h$  $Enable F0d Measurement When DFE_ADAPT_NORMAL_FORCE_SKIP_LANE=0 During Data Tracking Mode internal$
$$force_phase_train_offset_en_lane$  $24$  $24$  $R6044h$  $$  $RW$  $0h$  $Force Phase Train Result To FORCE_PHASE_TRAIN_OFFSET_2C_LANE[7:0] For Test internal$
$$cal_phase_lane[7:0]$  $23$  $16$  $R6044h$  $$  $RW$  $0h$  $Align90_Ref Calibration Save For Current PLL Rate. internal$
$$cal_eom_dpher_lane[7:0]$  $15$  $8$  $R6044h$  $$  $RW$  $0h$  $EOM Align Calibration Save For Current PLL Rate. internal$
$$train_use_s_lane$  $7$  $7$  $R6044h$  $$  $RW$  $0h$  $Enable Train Use Slice Clock Path. internal$
$$train_use_d_lane$  $6$  $6$  $R6044h$  $$  $RW$  $0h$  $Enable Train Use Data Clock Path. internal$
$$train_ph_control_mode_lane[1:0]$  $5$  $4$  $R6044h$  $$  $RW$  $0h$  $Train Phase Control Mode. internal$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R6044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$f0d_measure_done_lane$  $2$  $2$  $R6044h$  $$  $RW$  $0h$  $Fod Measure Done Indicator For Debug Only internal$
$$force_phase_offset_data_en_lane$  $1$  $1$  $R6044h$  $$  $RW$  $0h$  $Force Phase Offset Data Enable For F0d Measurement, Debug Only internal$
$$f0d_accap_sel_refclk_lane$  $0$  $0$  $R6044h$  $$  $RW$  $0h$  $Select ACCAP To REFCLK Path During F0d Measurement internal$
$$train_f0b_lane[7:0]$  $31$  $24$  $R6048h$  $$  $RW$  $0h$  $Train F0b internal$
$$train_f0a_max_lane[7:0]$  $23$  $16$  $R6048h$  $$  $RW$  $0h$  $Tran_F0a Max. internal$
$$train_f0a_lane[7:0]$  $15$  $8$  $R6048h$  $$  $RW$  $0h$  $Train F0a. internal$
$$train_f0d_lane[7:0]$  $7$  $0$  $R6048h$  $$  $RW$  $0h$  $Train F0d. internal$
$$fast_dfe_timer_en_lane$  $31$  $31$  $R604Ch$  $$  $RW$  $0h$  $Fast DFE Timer Enable. internal$
$$eye_check_bypass_lane$  $30$  $30$  $R604Ch$  $$  $RW$  $0h$  $Eye Check Bypass Enable. internal$
$$thre_excellent_lane[5:0]$  $29$  $24$  $R604Ch$  $$  $RW$  $3Fh$  $DFE Level Check Threshold For Excellent. internal$
$$maxeo_adapt_normal_mode_en_lane$  $23$  $23$  $R604Ch$  $$  $RW$  $0h$  $Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain internal$
$$pattern_protect_en_lane$  $22$  $22$  $R604Ch$  $$  $RW$  $0h$  $Enable Pattern Protection internal$
$$eom_phase_ui_align_failed_lane$  $21$  $21$  $R604Ch$  $$  $R$  $0h$  $Debug For During Phase Adapt internal$
$$ctle_set_sel_lane$  $20$  $20$  $R604Ch$  $$  $RW$  $0h$  $Select CAP Table internal$
$$phase_adapt_ui_align_skip_lane$  $19$  $19$  $R604Ch$  $$  $RW$  $0h$  $UI Align Skip Enable During Phase Adapt internal$
$$thre_poor_lane[2:0]$  $18$  $16$  $R604Ch$  $$  $RW$  $1h$  $DFE Level Check Threshold For Poor. internal$
$$cdrphase_opt_en_lane$  $15$  $15$  $R604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable. internal$
$$saturate_disable_lane$  $14$  $14$  $R604Ch$  $$  $RW$  $0h$  $DFE Saturate Disable. internal$
$$edge_sampler_normal_en_lane$  $13$  $13$  $R604Ch$  $$  $RW$  $1h$  $1=Enable Edge Sampler Update Normal Mode internal$
$$thre_good_lane[4:0]$  $12$  $8$  $R604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good. internal$
$$f1_align_skip_lane$  $7$  $7$  $R604Ch$  $$  $RW$  $0h$  $EOM F1 Aligment Skip internal$
$$phase_adapt_mode_lane$  $6$  $6$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode internal$
$$phase_adapt_enable_lane$  $5$  $5$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Phase Adapt internal$
$$dfe_adapt_normal_soft_cont_en_lane$  $4$  $4$  $R604Ch$  $$  $RW$  $0h$  $1=Enable Software Contious Mode  internal$
$$dfe_adapt_normal_force_skip_lane$  $3$  $3$  $R604Ch$  $$  $RW$  $0h$  $1=Disable DFE Adaptation During Normal Mode internal$
$$TX_NO_INIT_LANE$  $2$  $2$  $R604Ch$  $$  $RW$  $0h$  $No TX Init During TxTrain$
$$RX_NO_INIT_LANE$  $1$  $1$  $R604Ch$  $$  $RW$  $0h$  $No RX Init During RxTrain$
$$ckfw_en_lane$  $0$  $0$  $R604Ch$  $$  $RW$  $0h$  $Enable ACCap CKFW Clock During Normal Mode internal$
$$midpoint_large_thres_k_lane[3:0]$  $31$  $28$  $R6050h$  $$  $RW$  $9h$  $MIDPOINT_LARGE_THRES_K internal$
$$midpoint_large_thres_c_lane[3:0]$  $27$  $24$  $R6050h$  $$  $RW$  $2h$  $MIDPOINT_LARGE_THRES_C internal$
$$midpoint_small_thres_k_lane[3:0]$  $23$  $20$  $R6050h$  $$  $RW$  $8h$  $MIDPOINT_SMALL_THRES_K internal$
$$midpoint_small_thres_c_lane[3:0]$  $19$  $16$  $R6050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C internal$
$$tx_gn1_midpoint_thres_k_lane[7:0]$  $15$  $8$  $R6050h$  $$  $RW$  $Fh$  $Tx Gn1 Midpoint Threshold K internal$
$$tx_gn1_midpoint_thres_c_lane[7:0]$  $7$  $0$  $R6050h$  $$  $RW$  $FDh$  $Tx Gn1 Midpoint Threshold C (2's Complement) internal$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R6054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K internal$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R6054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_C internal$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R6054h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS internal$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R6054h$  $$  $RW$  $0h$  $Initial Phase Offset For Train internal$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R6058h$  $$  $RW$  $4h$  $RX_RXFFE_R_INI internal$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R6058h$  $$  $RW$  $4h$  $RXFFE_R_GAIN_TRAIN internal$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R6058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$remote_multi_rsv_coe_req_err_int_lane$  $20$  $20$  $R6058h$  $$  $R$  $0h$  $TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error internal$
$$tx_train_remote_pattern_error_int_lane$  $19$  $19$  $R6058h$  $$  $R$  $0h$  $TX TRAIN Remote Control Pattern Error Detected  internal$
$$ESM_EN_LANE$  $18$  $18$  $R6058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R6058h$  $$  $R$  $0h$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode internal$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R6058h$  $$  $RW$  $1h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R6058h$  $$  $R$  $0h$  $TX Train Fail Indicator From MCU internal$
$$tx_train_complete_int_lane$  $14$  $14$  $R6058h$  $$  $R$  $0h$  $TX Train Complete Indicator From MCU internal$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R6058h$  $$  $RW$  $Ch$  $DFE Adapt Sampler Enable During EOM Draw$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R6058h$  $$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$eom_clk_offset_2c_lane[7:0]$  $31$  $24$  $R605Ch$  $$  $RW$  $0h$  $EOM Adapt Initial Offset For Debug internal$
$$eom_adapt_step_size_lane[7:0]$  $23$  $16$  $R605Ch$  $$  $RW$  $7h$  $EOM Adapt Step Size For EOM Clock Alignment internal$
$$eom_conv_num_lane[15:0]$  $15$  $0$  $R605Ch$  $$  $RW$  $400h$  $Number Of EOM Converge  internal$
$$ph_conv_num_lane[7:0]$  $31$  $24$  $R6060h$  $$  $RW$  $4h$  $Number Of Data Clock Phase Converge internal$
$$ph_adapt_step_size_lane[7:0]$  $23$  $16$  $R6060h$  $$  $RW$  $6h$  $Data Path Adapt Step Size internal$
$$f0d_thre_lane[7:0]$  $15$  $8$  $R6060h$  $$  $RW$  $4h$  $F0d Threshold For Data Path Adapt internal$
$$data_clk_offset_2c_lane[7:0]$  $7$  $0$  $R6060h$  $$  $RW$  $0h$  $Data Path Adapt Initial Offset For Debug internal$
$$DFE_F0_SAT_THRES_LANE[7:0]$  $31$  $24$  $R6064h$  $DLL Calibration$  $RW$  $3Dh$  $DFE F0 Saturation Threshold (0~63)$
$$dfe_f1_sat_thres_lane[7:0]$  $23$  $16$  $R6064h$  $DLL Calibration$  $RW$  $1Eh$  $DFE F1 Saturation Threshold internal$
$$thres_k_base_lane[3:0]$  $15$  $12$  $R6064h$  $DLL Calibration$  $RW$  $4h$  $Threshold K Base  internal$
$$dll_gmsel_min_lane[3:0]$  $11$  $8$  $R6064h$  $DLL Calibration$  $RW$  $3h$  $DLL_GM_SEL Minimum Value internal$
$$dll_eom_gmsel_min_lane[3:0]$  $7$  $4$  $R6064h$  $DLL Calibration$  $RW$  $3h$  $DLL_EOM_GM_SEL Minimum Value internal$
$$dll_sellv_rxdll_final_step_num_sel_lane[1:0]$  $3$  $2$  $R6064h$  $DLL Calibration$  $RW$  $1h$  $DLL_SELLV_RXDLL Final Step Number Selection internal&#xd;&#xa;2'b00: 16 steps&#xd;&#xa;2'b01: 24 steps&#xd;&#xa;2'b10: 32 steps&#xd;&#xa;2'b11: 48 steps$
$$dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]$  $1$  $0$  $R6064h$  $DLL Calibration$  $RW$  $1h$  $DLL_SELLV_RXEOMDLL Final Step Number Selection internal&#xd;&#xa;2'b00: 16 steps&#xd;&#xa;2'b01: 24 steps&#xd;&#xa;2'b10: 32 steps&#xd;&#xa;2'b11: 48 steps$
$$train_ph_os_data_2c_lane[7:0]$  $31$  $24$  $R6068h$  $Train Parameters 0$  $RW$  $0h$  $Phase_Offset_Data Input For Phase Control Function Test internal$
$$train_ph_os_esm_2c_lane[7:0]$  $23$  $16$  $R6068h$  $Train Parameters 0$  $RW$  $0h$  $Phase_Offset_ESM Input For Phase Control Function Test internal$
$$avg_f1_lane[7:0]$  $15$  $8$  $R6068h$  $Train Parameters 0$  $RW$  $0h$  $Phase Train Adv Clock Alignment F1 Average For Test internal$
$$tx_gn1_midpoint_index_os_lane[7:0]$  $7$  $0$  $R6068h$  $Train Parameters 0$  $RW$  $FCh$  $TX GN1 Midpoint Index Offset  internal$
$$dfe_f2_sat_thres_lane[7:0]$  $31$  $24$  $R606Ch$  $Train Parameters 1$  $RW$  $1Eh$  $DFE F2 Saturation Threshold internal$
$$dfe_f0_sat_protect_thres_lane[7:0]$  $23$  $16$  $R606Ch$  $Train Parameters 1$  $RW$  $3Dh$  $DFE F0 Saturation Protect Threshold internal$
$$dfe_fx_sum_sat_thres_lane[7:0]$  $15$  $8$  $R606Ch$  $Train Parameters 1$  $RW$  $0h$  $DFE Fx SUM Saturate Threshold internal$
$$DFE_RES_F0A_HIGH_THRES_END_LANE[7:0]$  $7$  $0$  $R606Ch$  $Train Parameters 1$  $RW$  $32h$  $DFE Resolution F0a High Threshold For Train End Stage$
$$eye_left_2c_lane[7:0]$  $31$  $24$  $R6070h$  $Train Parameters 2$  $R$  $0h$  $Phase Train/RTPA Eye Left Phase Offset Result For Test internal$
$$eye_right_2c_lane[7:0]$  $23$  $16$  $R6070h$  $Train Parameters 2$  $R$  $0h$  $Phase Train/RTPA Eye Right Phase Offset Reseult For Test internal$
$$eye_ph_2c_lane[7:0]$  $15$  $8$  $R6070h$  $Train Parameters 2$  $R$  $0h$  $Phase Train Eye Midpoint Opt Phase Offset/RTPA Phase_Offset_ESM Reseult For Test internal$
$$edge_sampler_adj_lane[1:0]$  $7$  $6$  $R6070h$  $Train Parameters 2$  $RW$  $0h$  $Edge Sampler Adjust Size  internal&#xd;&#xa;0 : Disable&#xd;&#xa;2: 1 times of Sampler changes&#xd;&#xa;3: 2 times of Sampler Changes$
$$RESERVED$  $5$  $4$  $R6070h$  $Train Parameters 2$  $RW$  $0h$  $$
$$RX_FFE_OVERBOOST_THRES_LANE[3:0]$  $3$  $0$  $R6070h$  $Train Parameters 2$  $RW$  $3h$  $Rx FFE Overboost Threshold$
$$rpta_f0d_offset_lane[7:0]$  $31$  $24$  $R6074h$  $Train Parameters 3$  $RW$  $0h$  $F0d Offset From MAX_F0D(2) And MIN_F0D(1) For Real Time Phase Adaptation, Debug Only internal$
$$RESERVED$  $23$  $20$  $R6074h$  $Train Parameters 3$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $R6074h$  $Train Parameters 3$  $RW$  $0h$  $$
$$cdr_midpoint_step_num_lane[2:0]$  $18$  $16$  $R6074h$  $Train Parameters 3$  $RW$  $0h$  $2^Number Of CDR_Midpoint Loop In Phase Train For Test internal$
$$DFE_RES_F0A_LOW_THRES_3_END_LANE[7:0]$  $15$  $8$  $R6074h$  $Train Parameters 3$  $RW$  $1Eh$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_2_END_LANE[7:0]$  $7$  $0$  $R6074h$  $Train Parameters 3$  $RW$  $1Eh$  $DFE Resolution F0a Low Threshold 1 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_01_END_LANE[7:0]$  $31$  $24$  $R6078h$  $$  $RW$  $1Eh$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_3_INIT_LANE[7:0]$  $23$  $16$  $R6078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 3 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_2_INIT_LANE[7:0]$  $15$  $8$  $R6078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_01_INIT_LANE[7:0]$  $7$  $0$  $R6078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train Initial Stage$
$$sq_thresh_ratio_g3_lane[7:0]$  $31$  $24$  $R607Ch$  $$  $RW$  $0h$  $TBD internal$
$$sq_thresh_ratio_g2_lane[7:0]$  $23$  $16$  $R607Ch$  $$  $RW$  $0h$  $TBD internal$
$$sq_thresh_ratio_g1_lane[7:0]$  $15$  $8$  $R607Ch$  $$  $RW$  $0h$  $TBD internal$
$$sq_thresh_ratio_g0_lane[7:0]$  $7$  $0$  $R607Ch$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $R6080h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $R6080h$  $$  $RW$  $0h$  $$
$$dfe_en_g4_lane$  $20$  $20$  $R6080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G4 internal$
$$dfe_en_g3_lane$  $19$  $19$  $R6080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G3 internal$
$$dfe_en_g2_lane$  $18$  $18$  $R6080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G2 internal$
$$dfe_en_g1_lane$  $17$  $17$  $R6080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G1 internal$
$$dfe_en_g0_lane$  $16$  $16$  $R6080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G0 internal$
$$RESERVED$  $15$  $13$  $R6080h$  $$  $RW$  $0h$  $$
$$dfe_en_sel_g4_lane$  $12$  $12$  $R6080h$  $$  $RW$  $0h$  $DFE Enable Select For G4 (0:PIN_DFE_EN, 1:From Command Interface) internal$
$$dfe_en_sel_g3_lane$  $11$  $11$  $R6080h$  $$  $RW$  $0h$  $DFE Enable Select For G3 (0:PIN_DFE_EN, 1:From Command Interface) internal$
$$dfe_en_sel_g2_lane$  $10$  $10$  $R6080h$  $$  $RW$  $0h$  $DFE Enable Select For G2 (0:PIN_DFE_EN, 1:From Command Interface) internal$
$$dfe_en_sel_g1_lane$  $9$  $9$  $R6080h$  $$  $RW$  $0h$  $DFE Enable Select For G1 (0:PIN_DFE_EN, 1:From Command Interface) internal$
$$dfe_en_sel_g0_lane$  $8$  $8$  $R6080h$  $$  $RW$  $0h$  $DFE Enable Select For G0 (0:PIN_DFE_EN, 1:From Command Interface) internal$
$$sq_thresh_ratio_g4_lane[7:0]$  $7$  $0$  $R6080h$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $R6084h$  $$  $RW$  $0h$  $$
$$gain_train_index_rd_lane[7:0]$  $23$  $16$  $R6084h$  $$  $R$  $0h$  $TBD internal$
$$tx_g1_midpoint_thres_k_lane[7:0]$  $15$  $8$  $R6084h$  $$  $RW$  $Fh$  $Tx G1 Midpoint Threshold K internal$
$$tx_g1_midpoint_thres_c_lane[7:0]$  $7$  $0$  $R6084h$  $$  $RW$  $FCh$  $Tx G1 Midpoint Threshold C (2's Complement) internal$
$$RESERVED$  $31$  $24$  $R6088h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $R6088h$  $$  $RW$  $0h$  $$
$$sumftap_sign_7_lane$  $15$  $15$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_7 For Train Debug internal$
$$sumftap_sign_6_lane$  $14$  $14$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_6 For Train Debug internal$
$$sumftap_sign_5_lane$  $13$  $13$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_5 For Train Debug internal$
$$sumftap_sign_4_lane$  $12$  $12$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_4 For Train Debug internal$
$$sumftap_sign_3_lane$  $11$  $11$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_3 For Train Debug internal$
$$sumftap_sign_2_lane$  $10$  $10$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_2 For Train Debug internal$
$$sumftap_sign_1_lane$  $9$  $9$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_1 For Train Debug internal$
$$sumftap_sign_0_lane$  $8$  $8$  $R6088h$  $$  $RW$  $0h$  $SUMFTAP_SIGN_0 For Train Debug internal$
$$sumftap_en_7_lane$  $7$  $7$  $R6088h$  $$  $RW$  $0h$  $SUMFTAP_EN_7 For Train Debug internal$
$$sumftap_en_6_lane$  $6$  $6$  $R6088h$  $$  $RW$  $0h$  $SUMFTAP_EN_6 For Train Debug internal$
$$sumftap_en_5_lane$  $5$  $5$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_EN_5 For Train Debug internal$
$$sumftap_en_4_lane$  $4$  $4$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_EN_4 For Train Debug internal$
$$sumftap_en_3_lane$  $3$  $3$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_EN_3 For Train Debug internal$
$$sumftap_en_2_lane$  $2$  $2$  $R6088h$  $$  $RW$  $1h$  $SUMFTAP_EN_2 For Train Debug internal$
$$sumftap_en_1_lane$  $1$  $1$  $R6088h$  $$  $RW$  $0h$  $SUMFTAP_EN_1 For Train Debug internal$
$$sumftap_en_0_lane$  $0$  $0$  $R6088h$  $$  $RW$  $0h$  $SUMFTAP_EN_0 For Train Debug internal$
$$rx_rxffe_c_ini_lane[3:0]$  $31$  $28$  $R608Ch$  $$  $RW$  $Fh$  $RX_RXFFE_C_INI For Train Debug internal$
$$rxffe_c_gain_train_lane[3:0]$  $27$  $24$  $R608Ch$  $$  $RW$  $4h$  $RXFFE_C_GAIN_TRAIN For Train Debug internal$
$$force_dfe_res_f0_lane[1:0]$  $23$  $22$  $R608Ch$  $$  $RW$  $3h$  $Force DFE RES F0 Value For Train Debug internal$
$$rx_cap_final_adjust_en_lane$  $21$  $21$  $R608Ch$  $$  $RW$  $0h$  $RX_CAP_FINAL_ADJUST_EN For Train Debug internal$
$$adjust_ffe_r2_lane$  $20$  $20$  $R608Ch$  $$  $RW$  $1h$  $ADJUST_FFE_R2 For Train Debug internal$
$$dfe_isi_res_adapt_en_lane$  $19$  $19$  $R608Ch$  $$  $RW$  $1h$  $DFE_ISI_RES_ADAPT_EN For Train Debug internal$
$$ofst_dis_lane$  $18$  $18$  $R608Ch$  $$  $RW$  $0h$  $Forced To Disable OFST Adapt In CDS For Train Debug internal$
$$force_ini_phase_offset_en_lane$  $17$  $17$  $R608Ch$  $$  $RW$  $0h$  $Forced To Enable Initial Phase Adaptation Phase Offset For Train Debug internal$
$$ofst_align_adv_clk_align_en_lane$  $16$  $16$  $R608Ch$  $$  $RW$  $0h$  $Use OFST Alignment During Advanced Clock Alignment For Train Debug internal$
$$RESERVED$  $15$  $8$  $R608Ch$  $$  $RW$  $0h$  $$
$$TX_G1_STEP_NUM_LANE[4:0]$  $7$  $3$  $R608Ch$  $$  $RW$  $8h$  $Tx G1 Step Number$
$$TX_TRAIN_END_PATTERN_DIS_LANE$  $2$  $2$  $R608Ch$  $$  $RW$  $0h$  $Disable TX train end pattern For train Debug internal$
$$DIS_SPEED_CHANGE_TX_IDLE_LANE$  $1$  $1$  $R608Ch$  $$  $RW$  $0h$  $Disable Speed Change TX idle internal$
$$RESERVED$  $0$  $0$  $R608Ch$  $$  $RW$  $0h$  $$
$$pcie_gn1_step_num_lane[7:0]$  $31$  $24$  $R6090h$  $$  $RW$  $4h$  $PCIe GN1 Decrese Step Number For Train Test internal$
$$pcie_gn1_fn1_thre_lane[7:0]$  $23$  $16$  $R6090h$  $$  $RW$  $5h$  $PCIe GN1 Step Number For Train Test internal$
$$ini_phase_adapt_offset_2c_lane[7:0]$  $15$  $8$  $R6090h$  $$  $RW$  $0h$  $Forced Initail Phase Adapt Phase Offset From Cal_align90 For Test, It is valid when INI_PHASE_ADAPT_OFFSET_2C_LANE=1 For Train Debug internal$
$$force_phase_train_offset_2c_lane[7:0]$  $7$  $0$  $R6090h$  $$  $RW$  $0h$  $Forced Phase Train Phase Offset From Cal_align90 For Test, It is valid when FORCE_PHASE_TRAIN_OFFSET_EN_LANE=1 For Train Debug$
$$eye_left_rtpa_2c_lane[7:0]$  $31$  $24$  $R6094h$  $$  $R$  $0h$  $RTPA Eye Right Phase ESM Offset Result For Test internal$
$$eye_right_rtpa_2c_lane[7:0]$  $23$  $16$  $R6094h$  $$  $R$  $0h$  $RTPA Eye Left Phase ESM Offset Reseult For Test internal$
$$eye_mid_rtpa_2c_lane[7:0]$  $15$  $8$  $R6094h$  $$  $R$  $0h$  $RTPA Eye Midpoint Phase ESM Offset Reseult For Test internal$
$$eye_mid_2c_lane[7:0]$  $7$  $0$  $R6094h$  $$  $R$  $0h$  $Phase Train Eye Midpoint Phase ESM Offset Reseult For Test internal$
$$dfe_adapt_lp_num_f0b_accu_lane[7:0]$  $31$  $24$  $R6098h$  $$  $RW$  $4h$  $DFE_ADAPT_LP_NUM For CDS DFE Adapt F0B ACCU internal$
$$pol_tb_lp_num_f0b_accu_lane[7:0]$  $23$  $16$  $R6098h$  $$  $RW$  $4h$  $POL_TB_LP_NUM For CDS DFE Adapt F0B ACCU internal$
$$cli_cmd_lane[7:0]$  $15$  $8$  $R6098h$  $$  $RW$  $0h$  $CLI Command For Test internal$
$$bypass_ctle_train_lane$  $7$  $7$  $R6098h$  $$  $RW$  $0h$  $Bypass CTLE Train For Test internal$
$$bypass_rxtrain_lane$  $6$  $6$  $R6098h$  $$  $RW$  $0h$  $Force Bypass RxTrain During TxTrain For Test internal$
$$skip_dfe_adapt_cdr_midpoint_lane$  $5$  $5$  $R6098h$  $$  $RW$  $0h$  $Skip DFE Adapt During CDR Midpoint In Phase Train For Debug  internal$
$$bypass_dfe_hang_check_lane$  $4$  $4$  $R6098h$  $$  $RW$  $0h$  $Bypass DFE Hang Check Timeout internal$
$$f1_adj_en_lane$  $3$  $3$  $R6098h$  $$  $RW$  $0h$  $F1/OFST Adjust During EOM Alignment In Real Time Phase Adaptation internal$
$$force_cds_state_lane$  $2$  $2$  $R6098h$  $$  $RW$  $0h$  $CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal) internal$
$$force_cds_ctrl_en_lane$  $1$  $1$  $R6098h$  $$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control Enable For Test internal$
$$cli_start_lane$  $0$  $0$  $R6098h$  $$  $RW$  $0h$  $CLI Start For Test internal$
$$dfe_adapt_lp_num_f0d_coarse_lane[7:0]$  $31$  $24$  $R609Ch$  $$  $RW$  $8h$  $DFE_ADAPT_LP_NUM For CDS DFE Adapt F0D COARSE internal$
$$pol_tb_lp_num_f0d_coarse_lane[7:0]$  $23$  $16$  $R609Ch$  $$  $RW$  $2h$  $POL_TB_LP_NUM For CDS DFE Adapt F0D ACCU COARSE internal$
$$force_cds_ctrl_lane[15:0]$  $15$  $0$  $R609Ch$  $$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control For Test  internal&#xd;&#xa;[0] reset_bypass&#xd;&#xa;[1] coarse_dtl_bypass&#xd;&#xa;[2] phase_move_with_dfe_en&#xd;&#xa;[3] ee_os_adapt_en (Not Used)&#xd;&#xa;[4] dfe_adapt_en&#xd;&#xa;[5] dfe_adapt_f0a_en&#xd;&#xa;[6] coarse_dfe_en&#xd;&#xa;[7] dis_adapt_f1&#xd;&#xa;[8] fine_dfe_en&#xd;&#xa;[9] accu_dfe_en&#xd;&#xa;[10] f0b_adapt_en&#xd;&#xa;[11] f0d_adapt_en&#xd;&#xa;[12] vh_eo_mode REG&#xd;&#xa;[13] eye_check_bypass&#xd;&#xa;[14] ofst_adapt_en&#xd;&#xa;[15] lock_dfe_on$
$$cds_err_code_lane[7:0]$  $31$  $24$  $R60A0h$  $$  $RW$  $0h$  $CDS Error Code internal$
$$cds_state_lane[7:0]$  $23$  $16$  $R60A0h$  $$  $RW$  $0h$  $CDS State internal$
$$rd_dfe_f0d_lane[7:0]$  $15$  $8$  $R60A0h$  $$  $R$  $0h$  $F0d Value Read internal$
$$RESERVED$  $7$  $7$  $R60A0h$  $$  $RW$  $0h$  $$
$$CDR_MAXF0P_EN_LANE$  $6$  $6$  $R60A0h$  $$  $RW$  $1h$  $CDR MaxF0p Train Enable$
$$rx_train_fail_int_lane$  $5$  $5$  $R60A0h$  $$  $RW$  $0h$  $TRX Train Failed Indicator internal$
$$eo_based_lane$  $4$  $4$  $R60A0h$  $$  $RW$  $1h$  $TBD internal$
$$vh_eo_mode_lane$  $3$  $3$  $R60A0h$  $$  $RW$  $0h$  $TBD internal$
$$lock_dfe_on_lane$  $2$  $2$  $R60A0h$  $$  $RW$  $0h$  $TBD internal$
$$dfe_save_en_lane$  $1$  $1$  $R60A0h$  $$  $RW$  $1h$  $TBD internal$
$$reset_ph_en_dtl_lane$  $0$  $0$  $R60A0h$  $$  $RW$  $1h$  $TBD internal$
$$rx_train_complete_int_lane$  $31$  $31$  $R60A4h$  $$  $RW$  $0h$  $RX Train Complete Indicator  internal$
$$TX_GN1_STEP_NUM_LANE[4:0]$  $30$  $26$  $R60A4h$  $$  $RW$  $10h$  $Tx Gn1 Step Number$
$$TX_G1_STEP_SIZE_LANE[1:0]$  $25$  $24$  $R60A4h$  $$  $RW$  $1h$  $Tx G1 Step Size$
$$TX_G0_STEP_SIZE_LANE[1:0]$  $23$  $22$  $R60A4h$  $$  $RW$  $1h$  $Tx G0 Step Size$
$$TX_GN1_STEP_SIZE_LANE[1:0]$  $21$  $20$  $R60A4h$  $$  $RW$  $1h$  $Tx Gn1 Step Size$
$$TX_G0_STEP_NUM_LANE[3:0]$  $19$  $16$  $R60A4h$  $$  $RW$  $8h$  $Tx G0 Step Number$
$$CDR_STEP_NUM_LANE[3:0]$  $15$  $12$  $R60A4h$  $$  $RW$  $8h$  $CDR Step Number$
$$EOM_BER_LANE[3:0]$  $11$  $8$  $R60A4h$  $$  $RW$  $4h$  $EOM Population Target$
$$TX_G1_MAXF0T_EN_LANE$  $7$  $7$  $R60A4h$  $$  $RW$  $1h$  $Tx G1 Max F0t Train Enable$
$$TX_GN1_MAXF0T_EN_LANE$  $6$  $6$  $R60A4h$  $$  $RW$  $1h$  $Tx GN1 Max F0t Train Enable$
$$cds_update_f_dis_lane$  $5$  $5$  $R60A4h$  $$  $RW$  $0h$  $DFE Update Disable For Floating Taps internal$
$$cds_update_odd_dis_lane$  $4$  $4$  $R60A4h$  $$  $RW$  $0h$  $DFE Update Disable For Odd Taps internal$
$$cds_adapt_splr_dis_lane[3:0]$  $3$  $0$  $R60A4h$  $$  $RW$  $0h$  $DFE Sampler Adapt Disable internal$
$$EOM_POP_P_CNT_LANE[31:0]$  $31$  $0$  $R60A8h$  $$  $RW$  $0h$  $EOM POP P Count Lower 32 Bits internal$
$$EOM_ERR_P_CNT_LANE[31:0]$  $31$  $0$  $R60ACh$  $$  $RW$  $0h$  $EOM ERR P Count Lower 32 Bits internal$
$$EOM_POP_N_CNT_LANE[39:32]$  $31$  $24$  $R60B0h$  $$  $RW$  $0h$  $EOM POP N Count Higher 8 Bits$
$$EOM_POP_P_CNT_LANE[39:32]$  $23$  $16$  $R60B0h$  $$  $RW$  $0h$  $EOM POP P Count Higher 8 Bits$
$$EOM_ERR_N_CNT_LANE[39:32]$  $15$  $8$  $R60B0h$  $$  $RW$  $0h$  $EOM ERR N Count Higher 8 Bits$
$$EOM_ERR_P_CNT_LANE[39:32]$  $7$  $0$  $R60B0h$  $$  $RW$  $0h$  $EOM ERR P Count Higher 8 Bits$
$$rxffe_res2_sel_e_g0_lane[3:0]$  $31$  $28$  $R60B4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G0 internal$
$$rxffe_cap2_sel_e_g0_lane[3:0]$  $27$  $24$  $R60B4h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Even For G0 internal$
$$rxffe_res2_sel_o_g0_lane[3:0]$  $23$  $20$  $R60B4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G0 internal$
$$rxffe_cap2_sel_o_g0_lane[3:0]$  $19$  $16$  $R60B4h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Odd For G0 internal$
$$rxffe_res1_sel_g0_lane[3:0]$  $15$  $12$  $R60B4h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G0 internal$
$$rxffe_cap1_sel_g0_lane[3:0]$  $11$  $8$  $R60B4h$  $$  $RW$  $Ch$  $RXFFE CAP1 Select Odd For G0 internal$
$$dfe_res_f567_g0_lane$  $7$  $7$  $R60B4h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G0 internal$
$$dfe_res_f8to15_g0_lane$  $6$  $6$  $R60B4h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G0 internal$
$$dfe_res_floating_g0_lane$  $5$  $5$  $R60B4h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G0 internal$
$$dfe_res_f0_g0_lane[1:0]$  $4$  $3$  $R60B4h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G0 internal$
$$dfe_res_f1_g0_lane[1:0]$  $2$  $1$  $R60B4h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G0 internal$
$$dfe_res_f234_g0_lane$  $0$  $0$  $R60B4h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G0 internal$
$$rxffe_res2_sel_e_g1_lane[3:0]$  $31$  $28$  $R60B8h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G1 internal$
$$rxffe_cap2_sel_e_g1_lane[3:0]$  $27$  $24$  $R60B8h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Even For G1 internal$
$$rxffe_res2_sel_o_g1_lane[3:0]$  $23$  $20$  $R60B8h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G1 internal$
$$rxffe_cap2_sel_o_g1_lane[3:0]$  $19$  $16$  $R60B8h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Odd For G1 internal$
$$rxffe_res1_sel_g1_lane[3:0]$  $15$  $12$  $R60B8h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G1 internal$
$$rxffe_cap1_sel_g1_lane[3:0]$  $11$  $8$  $R60B8h$  $$  $RW$  $Ch$  $RXFFE CAP1 Select Odd For G1 internal$
$$dfe_res_f567_g1_lane$  $7$  $7$  $R60B8h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G1 internal$
$$dfe_res_f8to15_g1_lane$  $6$  $6$  $R60B8h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G1 internal$
$$dfe_res_floating_g1_lane$  $5$  $5$  $R60B8h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G1 internal$
$$dfe_res_f0_g1_lane[1:0]$  $4$  $3$  $R60B8h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G1 internal$
$$dfe_res_f1_g1_lane[1:0]$  $2$  $1$  $R60B8h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G1 internal$
$$dfe_res_f234_g1_lane$  $0$  $0$  $R60B8h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G1 internal$
$$rxffe_res2_sel_e_g2_lane[3:0]$  $31$  $28$  $R60BCh$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G2 internal$
$$rxffe_cap2_sel_e_g2_lane[3:0]$  $27$  $24$  $R60BCh$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Even For G2 internal$
$$rxffe_res2_sel_o_g2_lane[3:0]$  $23$  $20$  $R60BCh$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G2 internal$
$$rxffe_cap2_sel_o_g2_lane[3:0]$  $19$  $16$  $R60BCh$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Odd For G2 internal$
$$rxffe_res1_sel_g2_lane[3:0]$  $15$  $12$  $R60BCh$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G2 internal$
$$rxffe_cap1_sel_g2_lane[3:0]$  $11$  $8$  $R60BCh$  $$  $RW$  $Ch$  $RXFFE CAP1 Select Odd For G2 internal$
$$dfe_res_f567_g2_lane$  $7$  $7$  $R60BCh$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G2 internal$
$$dfe_res_f8to15_g2_lane$  $6$  $6$  $R60BCh$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G2 internal$
$$dfe_res_floating_g2_lane$  $5$  $5$  $R60BCh$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G2 internal$
$$dfe_res_f0_g2_lane[1:0]$  $4$  $3$  $R60BCh$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G2 internal$
$$dfe_res_f1_g2_lane[1:0]$  $2$  $1$  $R60BCh$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G2 internal$
$$dfe_res_f234_g2_lane$  $0$  $0$  $R60BCh$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G2 internal$
$$rxffe_res2_sel_e_g3_lane[3:0]$  $31$  $28$  $R60C0h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G3 internal$
$$rxffe_cap2_sel_e_g3_lane[3:0]$  $27$  $24$  $R60C0h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Even For G3 internal$
$$rxffe_res2_sel_o_g3_lane[3:0]$  $23$  $20$  $R60C0h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G3 internal$
$$rxffe_cap2_sel_o_g3_lane[3:0]$  $19$  $16$  $R60C0h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Odd For G3 internal$
$$rxffe_res1_sel_g3_lane[3:0]$  $15$  $12$  $R60C0h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G3 internal$
$$rxffe_cap1_sel_g3_lane[3:0]$  $11$  $8$  $R60C0h$  $$  $RW$  $Ch$  $RXFFE CAP1 Select Odd For G3 internal$
$$dfe_res_f567_g3_lane$  $7$  $7$  $R60C0h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G3 internal$
$$dfe_res_f8to15_g3_lane$  $6$  $6$  $R60C0h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G3 internal$
$$dfe_res_floating_g3_lane$  $5$  $5$  $R60C0h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G3 internal$
$$dfe_res_f0_g3_lane[1:0]$  $4$  $3$  $R60C0h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G3 internal$
$$dfe_res_f1_g3_lane[1:0]$  $2$  $1$  $R60C0h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G3 internal$
$$dfe_res_f234_g3_lane$  $0$  $0$  $R60C0h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G3 internal$
$$rxffe_res2_sel_e_g4_lane[3:0]$  $31$  $28$  $R60C4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G4 internal$
$$rxffe_cap2_sel_e_g4_lane[3:0]$  $27$  $24$  $R60C4h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Even For G4 internal$
$$rxffe_res2_sel_o_g4_lane[3:0]$  $23$  $20$  $R60C4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G4 internal$
$$rxffe_cap2_sel_o_g4_lane[3:0]$  $19$  $16$  $R60C4h$  $$  $RW$  $Fh$  $RXFFE CAP2 Select Odd For G4 internal$
$$rxffe_res1_sel_g4_lane[3:0]$  $15$  $12$  $R60C4h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G4 internal$
$$rxffe_cap1_sel_g4_lane[3:0]$  $11$  $8$  $R60C4h$  $$  $RW$  $Ch$  $RXFFE CAP1 Select Odd For G4 internal$
$$dfe_res_f567_g4_lane$  $7$  $7$  $R60C4h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G4 internal$
$$dfe_res_f8to15_g4_lane$  $6$  $6$  $R60C4h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G4 internal$
$$dfe_res_floating_g4_lane$  $5$  $5$  $R60C4h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G4 internal$
$$dfe_res_f0_g4_lane[1:0]$  $4$  $3$  $R60C4h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G4 internal$
$$dfe_res_f1_g4_lane[1:0]$  $2$  $1$  $R60C4h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G4 internal$
$$dfe_res_f234_g4_lane$  $0$  $0$  $R60C4h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G4 internal$
$$rxffe_cap_save_g3_lane[3:0]$  $31$  $28$  $R60C8h$  $$  $R$  $0h$  $RXFFE CAP Train Index Save For G3 internal$
$$rxffe_res_save_g3_lane[3:0]$  $27$  $24$  $R60C8h$  $$  $R$  $0h$  $RXFFE RES Train Index Save For G3 internal$
$$rxffe_cap_save_g2_lane[3:0]$  $23$  $20$  $R60C8h$  $$  $R$  $0h$  $RXFFE CAP Train Index Save For G2 internal$
$$rxffe_res_save_g2_lane[3:0]$  $19$  $16$  $R60C8h$  $$  $R$  $0h$  $RXFFE RES Train Index Save For G2 internal$
$$rxffe_cap_save_g1_lane[3:0]$  $15$  $12$  $R60C8h$  $$  $R$  $0h$  $RXFFE CAP Train Index Save For G1 internal$
$$rxffe_res_save_g1_lane[3:0]$  $11$  $8$  $R60C8h$  $$  $R$  $0h$  $RXFFE RES Train Index Save For G1 internal$
$$rxffe_cap_save_g0_lane[3:0]$  $7$  $4$  $R60C8h$  $$  $R$  $0h$  $RXFFE CAP Train Index Save For G0 internal$
$$rxffe_res_save_g0_lane[3:0]$  $3$  $0$  $R60C8h$  $$  $R$  $0h$  $RXFFE RES Train Index Save For G0 internal$
$$RESERVED$  $31$  $29$  $R60CCh$  $$  $RW$  $0h$  $$
$$tx_train_pass_g4_lane$  $28$  $28$  $R60CCh$  $$  $R$  $0h$  $TX TRAIN Pass Save For G4 internal$
$$tx_train_pass_g3_lane$  $27$  $27$  $R60CCh$  $$  $R$  $0h$  $TX TRAIN Pass Save For G3 internal$
$$tx_train_pass_g2_lane$  $26$  $26$  $R60CCh$  $$  $R$  $0h$  $TX TRAIN Pass Save For G2 internal$
$$tx_train_pass_g1_lane$  $25$  $25$  $R60CCh$  $$  $R$  $0h$  $TX TRAIN Pass Save For G1 internal$
$$tx_train_pass_g0_lane$  $24$  $24$  $R60CCh$  $$  $R$  $0h$  $TX TRAIN Pass Save For G0 internal$
$$RX_TRAIN_TIMEOUT_LANE$  $23$  $23$  $R60CCh$  $$  $R$  $0h$  $Rx Train Timeout Indicator$
$$tx_train_frame_unlock_failed_timeout_int_lane$  $22$  $22$  $R60CCh$  $$  $R$  $0h$  $TX Train Frame Unlock Failed Indicator internal$
$$TX_TRAIN_TIMEOUT_LANE$  $21$  $21$  $R60CCh$  $$  $R$  $0h$  $Tx Train Timeout Indicator$
$$rxffe_force_en_g4_lane$  $20$  $20$  $R60CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G4 internal$
$$rxffe_force_en_g3_lane$  $19$  $19$  $R60CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G3 internal$
$$rxffe_force_en_g2_lane$  $18$  $18$  $R60CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G2 internal$
$$rxffe_force_en_g1_lane$  $17$  $17$  $R60CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G1 internal$
$$rxffe_force_en_g0_lane$  $16$  $16$  $R60CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G0 internal$
$$RESERVED$  $15$  $13$  $R60CCh$  $$  $RW$  $0h$  $$
$$rx_train_pass_g4_lane$  $12$  $12$  $R60CCh$  $$  $R$  $0h$  $RX TRAIN Pass Save For G4 internal$
$$rx_train_pass_g3_lane$  $11$  $11$  $R60CCh$  $$  $R$  $0h$  $RX TRAIN Pass Save For G3 internal$
$$rx_train_pass_g2_lane$  $10$  $10$  $R60CCh$  $$  $R$  $0h$  $RX TRAIN Pass Save For G2 internal$
$$rx_train_pass_g1_lane$  $9$  $9$  $R60CCh$  $$  $R$  $0h$  $RX TRAIN Pass Save For G1 internal$
$$rx_train_pass_g0_lane$  $8$  $8$  $R60CCh$  $$  $R$  $0h$  $RX TRAIN Pass Save For G0 internal$
$$rxffe_cap_save_g4_lane[3:0]$  $7$  $4$  $R60CCh$  $$  $R$  $0h$  $RXFFE CAP Train Index Save For G4 internal$
$$rxffe_res_save_g4_lane[3:0]$  $3$  $0$  $R60CCh$  $$  $R$  $0h$  $RXFFE RES Train Index Save For G4 internal$
$$txffe_em_peak_ctrl_g1_lane[3:0]$  $31$  $28$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Peak Select For G1 internal$
$$txffe_em_pre_ctrl_g1_lane[3:0]$  $27$  $24$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G1 internal$
$$txffe_em_po_ctrl_g1_lane[3:0]$  $23$  $20$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G1 internal$
$$txffe_em_peak_en_g1_lane$  $19$  $19$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G1 internal$
$$txffe_em_pre_en_g1_lane$  $18$  $18$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G1 internal$
$$txffe_em_po_en_g1_lane$  $17$  $17$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G1 internal$
$$txffe_force_en_g1_lane$  $16$  $16$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Force Enable For G1 internal$
$$txffe_em_peak_ctrl_g0_lane[3:0]$  $15$  $12$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Peak Select For G0 internal$
$$txffe_em_pre_ctrl_g0_lane[3:0]$  $11$  $8$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G0 internal$
$$txffe_em_po_ctrl_g0_lane[3:0]$  $7$  $4$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G0 internal$
$$txffe_em_peak_en_g0_lane$  $3$  $3$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G0 internal$
$$txffe_em_pre_en_g0_lane$  $2$  $2$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G0 internal$
$$txffe_em_po_en_g0_lane$  $1$  $1$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G0 internal$
$$txffe_force_en_g0_lane$  $0$  $0$  $R60D0h$  $$  $RW$  $0h$  $TXFFE Force Enable For G0 internal$
$$txffe_em_peak_ctrl_g3_lane[3:0]$  $31$  $28$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Peak Select For G3 internal$
$$txffe_em_pre_ctrl_g3_lane[3:0]$  $27$  $24$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G3 internal$
$$txffe_em_po_ctrl_g3_lane[3:0]$  $23$  $20$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G3 internal$
$$txffe_em_peak_en_g3_lane$  $19$  $19$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G3 internal$
$$txffe_em_pre_en_g3_lane$  $18$  $18$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G3 internal$
$$txffe_em_po_en_g3_lane$  $17$  $17$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G3 internal$
$$txffe_force_en_g3_lane$  $16$  $16$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Force Enable For G3 internal$
$$txffe_em_peak_ctrl_g2_lane[3:0]$  $15$  $12$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Peak Select For G2 internal$
$$txffe_em_pre_ctrl_g2_lane[3:0]$  $11$  $8$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G2 internal$
$$txffe_em_po_ctrl_g2_lane[3:0]$  $7$  $4$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G2 internal$
$$txffe_em_peak_en_g2_lane$  $3$  $3$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G2 internal$
$$txffe_em_pre_en_g2_lane$  $2$  $2$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G2 internal$
$$txffe_em_po_en_g2_lane$  $1$  $1$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G2 internal$
$$txffe_force_en_g2_lane$  $0$  $0$  $R60D4h$  $$  $RW$  $0h$  $TXFFE Force Enable For G2 internal$
$$RESERVED$  $31$  $31$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $R60D8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $R60D8h$  $$  $RW$  $0h$  $$
$$txffe_cmd_if_on_g4_lane$  $20$  $20$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G4 internal$
$$txffe_cmd_if_on_g3_lane$  $19$  $19$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G3 internal$
$$txffe_cmd_if_on_g2_lane$  $18$  $18$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G2 internal$
$$txffe_cmd_if_on_g1_lane$  $17$  $17$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G1 internal$
$$txffe_cmd_if_on_g0_lane$  $16$  $16$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G0 internal$
$$txffe_em_peak_ctrl_g4_lane[3:0]$  $15$  $12$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Peak Select For G4 internal$
$$txffe_em_pre_ctrl_g4_lane[3:0]$  $11$  $8$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G4 internal$
$$txffe_em_po_ctrl_g4_lane[3:0]$  $7$  $4$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G4 internal$
$$txffe_em_peak_en_g4_lane$  $3$  $3$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G4 internal$
$$txffe_em_pre_en_g4_lane$  $2$  $2$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G4 internal$
$$txffe_em_po_en_g4_lane$  $1$  $1$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G4 internal$
$$txffe_force_en_g4_lane$  $0$  $0$  $R60D8h$  $$  $RW$  $0h$  $TXFFE Force Enable For G4 internal$
$$EOM_POP_N_CNT_LANE[31:0]$  $31$  $0$  $R60DCh$  $$  $RW$  $0h$  $EOM POP N Count Lower 32 Bits internal$
$$EOM_ERR_N_CNT_LANE[31:0]$  $31$  $0$  $R60E0h$  $$  $RW$  $0h$  $EOM ERR N Count Lower 32 Bits internal$
$$RESERVED$  $31$  $24$  $R60E4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60E4h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g0_lane$  $22$  $22$  $R60E4h$  $$  $RW$  $0h$  $Align90_dm Train Save For G0 internal$
$$align90_dac_g0_lane[5:0]$  $21$  $16$  $R60E4h$  $$  $RW$  $0h$  $Align90_dac Train Save For G0 internal$
$$RESERVED$  $15$  $15$  $R60E4h$  $$  $RW$  $0h$  $$
$$align90_gm_g0_lane[2:0]$  $14$  $12$  $R60E4h$  $$  $RW$  $0h$  $Align90_gm Train Save For G0 internal$
$$RESERVED$  $11$  $8$  $R60E4h$  $$  $RW$  $0h$  $$
$$align90_ref_g0_lane[7:0]$  $7$  $0$  $R60E4h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G0 internal$
$$RESERVED$  $31$  $24$  $R60E8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60E8h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g1_lane$  $22$  $22$  $R60E8h$  $$  $RW$  $0h$  $Align90_dm Train Save For G1 internal$
$$align90_dac_g1_lane[5:0]$  $21$  $16$  $R60E8h$  $$  $RW$  $0h$  $Align90_dac Train Save For G1 internal$
$$RESERVED$  $15$  $15$  $R60E8h$  $$  $RW$  $0h$  $$
$$align90_gm_g1_lane[2:0]$  $14$  $12$  $R60E8h$  $$  $RW$  $0h$  $Align90_gm Train Save For G1 internal$
$$RESERVED$  $11$  $8$  $R60E8h$  $$  $RW$  $0h$  $$
$$align90_ref_g1_lane[7:0]$  $7$  $0$  $R60E8h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G1 internal$
$$RESERVED$  $31$  $24$  $R60ECh$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60ECh$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g2_lane$  $22$  $22$  $R60ECh$  $$  $RW$  $0h$  $Align90_dm Train Save For G2 internal$
$$align90_dac_g2_lane[5:0]$  $21$  $16$  $R60ECh$  $$  $RW$  $0h$  $Align90_dac Train Save For G2 internal$
$$RESERVED$  $15$  $15$  $R60ECh$  $$  $RW$  $0h$  $$
$$align90_gm_g2_lane[2:0]$  $14$  $12$  $R60ECh$  $$  $RW$  $0h$  $Align90_gm Train Save For G2 internal$
$$RESERVED$  $11$  $8$  $R60ECh$  $$  $RW$  $0h$  $$
$$align90_ref_g2_lane[7:0]$  $7$  $0$  $R60ECh$  $$  $RW$  $0h$  $Align90_Ref Train Save For G2 internal$
$$RESERVED$  $31$  $24$  $R60F0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60F0h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g3_lane$  $22$  $22$  $R60F0h$  $$  $RW$  $0h$  $Align90_dm Train Save For G3 internal$
$$align90_dac_g3_lane[5:0]$  $21$  $16$  $R60F0h$  $$  $RW$  $0h$  $Align90_dac Train Save For G3 internal$
$$RESERVED$  $15$  $15$  $R60F0h$  $$  $RW$  $0h$  $$
$$align90_gm_g3_lane[2:0]$  $14$  $12$  $R60F0h$  $$  $RW$  $0h$  $Align90_gm Train Save For G3 internal$
$$RESERVED$  $11$  $8$  $R60F0h$  $$  $RW$  $0h$  $$
$$align90_ref_g3_lane[7:0]$  $7$  $0$  $R60F0h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G3 internal$
$$RESERVED$  $31$  $24$  $R60F4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $R60F4h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g4_lane$  $22$  $22$  $R60F4h$  $$  $RW$  $0h$  $Align90_dm Train Save For G4 internal$
$$align90_dac_g4_lane[5:0]$  $21$  $16$  $R60F4h$  $$  $RW$  $0h$  $Align90_dac Train Save For G4 internal$
$$RESERVED$  $15$  $15$  $R60F4h$  $$  $RW$  $0h$  $$
$$align90_gm_g4_lane[2:0]$  $14$  $12$  $R60F4h$  $$  $RW$  $0h$  $Align90_gm Train Save For G4 internal$
$$RESERVED$  $11$  $8$  $R60F4h$  $$  $RW$  $0h$  $$
$$align90_ref_g4_lane[7:0]$  $7$  $0$  $R60F4h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G4 internal$
$$RESERVED$  $31$  $24$  $R60F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$pll_rate_sel_ring_lane[7:0]$  $23$  $16$  $R60F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $Current Ring PLL rate for lane internal$
$$pll_speed_thresh_ring_lane[15:0]$  $15$  $0$  $R60F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $RING PLL Speed Threshold[11:0]. internal$
$$RESERVED$  $31$  $8$  $R60FCh$  $$  $RW$  $0h$  $$
$$end_xdat_lane[7:0]$  $7$  $0$  $R60FCh$  $$  $RW$  $AAh$  $End Of XDATA Lane For Firmware Only internal$
$$cds_f0_s_n_e_lane[7:0]$  $31$  $24$  $R6100h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_s_p_e_lane[7:0]$  $23$  $16$  $R6100h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_d_n_e_lane[7:0]$  $15$  $8$  $R6100h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_d_p_e_lane[7:0]$  $7$  $0$  $R6100h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_s_n_e_lane[7:0]$  $31$  $24$  $R6104h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_s_p_e_lane[7:0]$  $23$  $16$  $R6104h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_d_n_e_lane[7:0]$  $15$  $8$  $R6104h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_d_p_e_lane[7:0]$  $7$  $0$  $R6104h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_s_n_e_lane[7:0]$  $31$  $24$  $R6108h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_s_p_e_lane[7:0]$  $23$  $16$  $R6108h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_d_n_e_lane[7:0]$  $15$  $8$  $R6108h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_d_p_e_lane[7:0]$  $7$  $0$  $R6108h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f6_e_lane[7:0]$  $31$  $24$  $R610Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f5_e_lane[7:0]$  $23$  $16$  $R610Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f4_e_lane[7:0]$  $15$  $8$  $R610Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f1_e_lane[7:0]$  $7$  $0$  $R610Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f10_e_lane[7:0]$  $31$  $24$  $R6110h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f9_e_lane[7:0]$  $23$  $16$  $R6110h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f8_e_lane[7:0]$  $15$  $8$  $R6110h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f7_e_lane[7:0]$  $7$  $0$  $R6110h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f14_e_lane[7:0]$  $31$  $24$  $R6114h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f13_e_lane[7:0]$  $23$  $16$  $R6114h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f12_e_lane[7:0]$  $15$  $8$  $R6114h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f11_e_lane[7:0]$  $7$  $0$  $R6114h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff2_e_lane[7:0]$  $31$  $24$  $R6118h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff1_e_lane[7:0]$  $23$  $16$  $R6118h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff0_e_lane[7:0]$  $15$  $8$  $R6118h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f15_e_lane[7:0]$  $7$  $0$  $R6118h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_dummy_e_lane[7:0]$  $31$  $24$  $R611Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff5_e_lane[7:0]$  $23$  $16$  $R611Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff4_e_lane[7:0]$  $15$  $8$  $R611Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff3_e_lane[7:0]$  $7$  $0$  $R611Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_s_n_o_lane[7:0]$  $31$  $24$  $R6120h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_s_p_o_lane[7:0]$  $23$  $16$  $R6120h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_d_n_o_lane[7:0]$  $15$  $8$  $R6120h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f0_d_p_o_lane[7:0]$  $7$  $0$  $R6120h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_s_n_o_lane[7:0]$  $31$  $24$  $R6124h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_s_p_o_lane[7:0]$  $23$  $16$  $R6124h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_d_n_o_lane[7:0]$  $15$  $8$  $R6124h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f2_d_p_o_lane[7:0]$  $7$  $0$  $R6124h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_s_n_o_lane[7:0]$  $31$  $24$  $R6128h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_s_p_o_lane[7:0]$  $23$  $16$  $R6128h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_d_n_o_lane[7:0]$  $15$  $8$  $R6128h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f3_d_p_o_lane[7:0]$  $7$  $0$  $R6128h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f6_o_lane[7:0]$  $31$  $24$  $R612Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f5_o_lane[7:0]$  $23$  $16$  $R612Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f4_o_lane[7:0]$  $15$  $8$  $R612Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f1_o_lane[7:0]$  $7$  $0$  $R612Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f10_o_lane[7:0]$  $31$  $24$  $R6130h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f9_o_lane[7:0]$  $23$  $16$  $R6130h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f8_o_lane[7:0]$  $15$  $8$  $R6130h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f7_o_lane[7:0]$  $7$  $0$  $R6130h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f14_o_lane[7:0]$  $31$  $24$  $R6134h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f13_o_lane[7:0]$  $23$  $16$  $R6134h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f12_o_lane[7:0]$  $15$  $8$  $R6134h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f11_o_lane[7:0]$  $7$  $0$  $R6134h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff2_o_lane[7:0]$  $31$  $24$  $R6138h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff1_o_lane[7:0]$  $23$  $16$  $R6138h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff0_o_lane[7:0]$  $15$  $8$  $R6138h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_f15_o_lane[7:0]$  $7$  $0$  $R6138h$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_dummy_o_lane[7:0]$  $31$  $24$  $R613Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff5_o_lane[7:0]$  $23$  $16$  $R613Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff4_o_lane[7:0]$  $15$  $8$  $R613Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_ff3_o_lane[7:0]$  $7$  $0$  $R613Ch$  $DFE TAP 2C READBACK$  $R$  $0h$  $DFE Tap Read Back In 2's Compliment Format. internal$
$$cds_dc_s_n_e_lane[7:0]$  $31$  $24$  $R6140h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_s_p_e_lane[7:0]$  $23$  $16$  $R6140h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_d_n_e_lane[7:0]$  $15$  $8$  $R6140h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_d_p_e_lane[7:0]$  $7$  $0$  $R6140h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_s_n_o_lane[7:0]$  $31$  $24$  $R6144h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_s_p_o_lane[7:0]$  $23$  $16$  $R6144h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_d_n_o_lane[7:0]$  $15$  $8$  $R6144h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_dc_d_p_o_lane[7:0]$  $7$  $0$  $R6144h$  $DFE DC 2C READBACK$  $R$  $0h$  $DC Read Back In 2's Compliment Format. internal$
$$cds_f0a_s_n_e_lane[7:0]$  $31$  $24$  $R6148h$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_s_p_e_lane[7:0]$  $23$  $16$  $R6148h$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_d_n_e_lane[7:0]$  $15$  $8$  $R6148h$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_d_p_e_lane[7:0]$  $7$  $0$  $R6148h$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_s_n_o_lane[7:0]$  $31$  $24$  $R614Ch$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_s_p_o_lane[7:0]$  $23$  $16$  $R614Ch$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_d_n_o_lane[7:0]$  $15$  $8$  $R614Ch$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0a_d_p_o_lane[7:0]$  $7$  $0$  $R614Ch$  $DFE F0A 2C READBACK$  $R$  $0h$  $F0A Read Back In 2's Compliment Format. internal$
$$cds_f0b_s_n_e_lane[7:0]$  $31$  $24$  $R6150h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_s_p_e_lane[7:0]$  $23$  $16$  $R6150h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_d_n_e_lane[7:0]$  $15$  $8$  $R6150h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_d_p_e_lane[7:0]$  $7$  $0$  $R6150h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_s_n_o_lane[7:0]$  $31$  $24$  $R6154h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_s_p_o_lane[7:0]$  $23$  $16$  $R6154h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_d_n_o_lane[7:0]$  $15$  $8$  $R6154h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0b_d_p_o_lane[7:0]$  $7$  $0$  $R6154h$  $DFE F0B 2C READBACK$  $R$  $0h$  $F0B Read Back In 2's Compliment Format. internal$
$$cds_f0d_s_n_e_lane[7:0]$  $31$  $24$  $R6158h$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_s_p_e_lane[7:0]$  $23$  $16$  $R6158h$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_d_n_e_lane[7:0]$  $15$  $8$  $R6158h$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_d_p_e_lane[7:0]$  $7$  $0$  $R6158h$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_s_n_o_lane[7:0]$  $31$  $24$  $R615Ch$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_s_p_o_lane[7:0]$  $23$  $16$  $R615Ch$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_d_n_o_lane[7:0]$  $15$  $8$  $R615Ch$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_d_p_o_lane[7:0]$  $7$  $0$  $R615Ch$  $DFE F0D 2C READBACK$  $R$  $0h$  $F0D Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_s_n_e_lane[7:0]$  $31$  $24$  $R6160h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_s_p_e_lane[7:0]$  $23$  $16$  $R6160h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_d_n_e_lane[7:0]$  $15$  $8$  $R6160h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_d_p_e_lane[7:0]$  $7$  $0$  $R6160h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_s_n_o_lane[7:0]$  $31$  $24$  $R6164h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_s_p_o_lane[7:0]$  $23$  $16$  $R6164h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_d_n_o_lane[7:0]$  $15$  $8$  $R6164h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_left_d_p_o_lane[7:0]$  $7$  $0$  $R6164h$  $DFE F0D LEFT 2C READBACK$  $R$  $0h$  $F0D LEFT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_s_n_e_lane[7:0]$  $31$  $24$  $R6168h$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_s_p_e_lane[7:0]$  $23$  $16$  $R6168h$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_d_n_e_lane[7:0]$  $15$  $8$  $R6168h$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_d_p_e_lane[7:0]$  $7$  $0$  $R6168h$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_s_n_o_lane[7:0]$  $31$  $24$  $R616Ch$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_s_p_o_lane[7:0]$  $23$  $16$  $R616Ch$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_d_n_o_lane[7:0]$  $15$  $8$  $R616Ch$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$cds_f0d_right_d_p_o_lane[7:0]$  $7$  $0$  $R616Ch$  $DFE F0D RIGHT 2C READBACK$  $R$  $0h$  $F0D RIGHT Read Back In 2's Compliment Format. internal$
$$RESERVED$  $31$  $24$  $R6170h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $R6170h$  $$  $RW$  $0h$  $$
$$cds_f0a_saturate_lane[7:0]$  $15$  $8$  $R6170h$  $$  $R$  $0h$  $CDS F0A Saturate Readback internal$
$$cds_eye_check_pass_lane[7:0]$  $7$  $0$  $R6170h$  $$  $R$  $0h$  $CDS Eye Check Pass Readback internal$
$$RESERVED$  $31$  $24$  $R6174h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $R6174h$  $$  $RW$  $0h$  $$
$$cds_tb_lane[15:0]$  $15$  $0$  $R6174h$  $$  $R$  $0h$  $CDS Input Argument internal$
$$RESERVED$  $31$  $27$  $R6304h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g0_lane[2:0]$  $26$  $24$  $R6304h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $R6304h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g0_lane$  $16$  $16$  $R6304h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6304h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g0_lane$  $8$  $8$  $R6304h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6304h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g0_lane[3:0]$  $3$  $0$  $R6304h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6308h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g0_lane$  $24$  $24$  $R6308h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6308h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g0_lane$  $16$  $16$  $R6308h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6308h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g0_lane[2:0]$  $10$  $8$  $R6308h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6308h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g0_lane[2:0]$  $2$  $0$  $R6308h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g0_lane[3:0]$  $27$  $24$  $R630Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g0_lane$  $16$  $16$  $R630Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $12$  $R630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g0_lane[3:0]$  $11$  $8$  $R630Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $7$  $1$  $R630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g0_lane$  $0$  $0$  $R630Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6310h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g0_lane[1:0]$  $25$  $24$  $R6310h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6310h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g0_lane[1:0]$  $17$  $16$  $R6310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6310h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g0_lane[1:0]$  $9$  $8$  $R6310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6310h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g0_lane[1:0]$  $1$  $0$  $R6310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6314h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g0_lane$  $24$  $24$  $R6314h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6314h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g0_lane$  $16$  $16$  $R6314h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6314h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g0_lane[8]$  $8$  $8$  $R6314h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g0_lane[7:0]$  $7$  $0$  $R6314h$  $TBD$  $RW$  $88h$  $TBD$
$$RESERVED$  $31$  $25$  $R6318h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g0_lane$  $24$  $24$  $R6318h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6318h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g0_lane$  $16$  $16$  $R6318h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6318h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g0_lane[3:0]$  $11$  $8$  $R6318h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6318h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g0_lane$  $0$  $0$  $R6318h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R631Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g0_lane[1:0]$  $25$  $24$  $R631Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R631Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g0_lane[3:0]$  $19$  $16$  $R631Ch$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $11$  $R631Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g0_lane[2:0]$  $10$  $8$  $R631Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R631Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g0_lane[2:0]$  $2$  $0$  $R631Ch$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $27$  $R6320h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g0_lane[2:0]$  $26$  $24$  $R6320h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6320h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g0_lane$  $16$  $16$  $R6320h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6320h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g0_lane[2:0]$  $10$  $8$  $R6320h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6320h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g0_lane[2:0]$  $2$  $0$  $R6320h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6324h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g0_lane[2:0]$  $26$  $24$  $R6324h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6324h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g0_lane[2:0]$  $18$  $16$  $R6324h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $11$  $R6324h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g0_lane[2:0]$  $10$  $8$  $R6324h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $1$  $R6324h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g0_lane$  $0$  $0$  $R6324h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6328h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g0_lane$  $24$  $24$  $R6328h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R6328h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g0_lane[1:0]$  $17$  $16$  $R6328h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $12$  $R6328h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g0_lane[3:0]$  $11$  $8$  $R6328h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6328h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g0_lane[3:0]$  $3$  $0$  $R6328h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g0_lane[7:0]$  $31$  $24$  $R632Ch$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $23$  $18$  $R632Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g0_lane[1:0]$  $17$  $16$  $R632Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R632Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g0_lane$  $8$  $8$  $R632Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_rxclk_25m_div_g0_lane[7:0]$  $7$  $0$  $R632Ch$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $31$  $25$  $R6330h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g0_lane$  $24$  $24$  $R6330h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R6330h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g0_lane[9:8]$  $17$  $16$  $R6330h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g0_lane[7:0]$  $15$  $8$  $R6330h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $6$  $R6330h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g0_lane[13:8]$  $5$  $0$  $R6330h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $25$  $R6334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g0_lane$  $24$  $24$  $R6334h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g0_lane$  $16$  $16$  $R6334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g0_lane$  $8$  $8$  $R6334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g0_lane$  $0$  $0$  $R6334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6338h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g0_lane$  $24$  $24$  $R6338h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g0_lane$  $16$  $16$  $R6338h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g0_lane$  $8$  $8$  $R6338h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g0_lane$  $0$  $0$  $R6338h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g0_lane$  $24$  $24$  $R633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g0_lane$  $16$  $16$  $R633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g0_lane$  $8$  $8$  $R633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g0_lane$  $0$  $0$  $R633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g0_lane$  $24$  $24$  $R6340h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g0_lane$  $16$  $16$  $R6340h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g0_lane$  $8$  $8$  $R6340h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g0_lane$  $0$  $0$  $R6340h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6344h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g0_lane[3:0]$  $27$  $24$  $R6344h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $18$  $R6344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g0_lane[1:0]$  $17$  $16$  $R6344h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $9$  $R6344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g0_lane$  $8$  $8$  $R6344h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g0_lane$  $0$  $0$  $R6344h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $16$  $R6348h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g0_lane[7:0]$  $15$  $8$  $R6348h$  $TBD$  $RW$  $A0h$  $TBD$
$$rxdll_temp_a_g0_lane[7:0]$  $7$  $0$  $R6348h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6354h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g1_lane[2:0]$  $26$  $24$  $R6354h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6354h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g1_lane$  $16$  $16$  $R6354h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6354h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g1_lane$  $8$  $8$  $R6354h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6354h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g1_lane[3:0]$  $3$  $0$  $R6354h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R6358h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g1_lane$  $24$  $24$  $R6358h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6358h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g1_lane$  $16$  $16$  $R6358h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6358h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g1_lane[2:0]$  $10$  $8$  $R6358h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R6358h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g1_lane[2:0]$  $2$  $0$  $R6358h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g1_lane[3:0]$  $27$  $24$  $R635Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $23$  $17$  $R635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g1_lane$  $16$  $16$  $R635Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $12$  $R635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g1_lane[3:0]$  $11$  $8$  $R635Ch$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $7$  $1$  $R635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g1_lane$  $0$  $0$  $R635Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R6360h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g1_lane[1:0]$  $25$  $24$  $R6360h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6360h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g1_lane[1:0]$  $17$  $16$  $R6360h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R6360h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g1_lane[1:0]$  $9$  $8$  $R6360h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $2$  $R6360h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g1_lane[1:0]$  $1$  $0$  $R6360h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R6364h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g1_lane$  $24$  $24$  $R6364h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6364h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g1_lane$  $16$  $16$  $R6364h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6364h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g1_lane[8]$  $8$  $8$  $R6364h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g1_lane[7:0]$  $7$  $0$  $R6364h$  $TBD$  $RW$  $88h$  $TBD$
$$RESERVED$  $31$  $25$  $R6368h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g1_lane$  $24$  $24$  $R6368h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6368h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g1_lane$  $16$  $16$  $R6368h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6368h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g1_lane[3:0]$  $11$  $8$  $R6368h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $1$  $R6368h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g1_lane$  $0$  $0$  $R6368h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R636Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g1_lane[1:0]$  $25$  $24$  $R636Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $R636Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g1_lane[3:0]$  $19$  $16$  $R636Ch$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $15$  $11$  $R636Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g1_lane[2:0]$  $10$  $8$  $R636Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $3$  $R636Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g1_lane[2:0]$  $2$  $0$  $R636Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $27$  $R6370h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g1_lane[2:0]$  $26$  $24$  $R6370h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $R6370h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g1_lane$  $16$  $16$  $R6370h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6370h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g1_lane[2:0]$  $10$  $8$  $R6370h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $3$  $R6370h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g1_lane[2:0]$  $2$  $0$  $R6370h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $27$  $R6374h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g1_lane[2:0]$  $26$  $24$  $R6374h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6374h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g1_lane[2:0]$  $18$  $16$  $R6374h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $11$  $R6374h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g1_lane[2:0]$  $10$  $8$  $R6374h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $1$  $R6374h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g1_lane$  $0$  $0$  $R6374h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6378h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g1_lane$  $24$  $24$  $R6378h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $R6378h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g1_lane[1:0]$  $17$  $16$  $R6378h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6378h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g1_lane[3:0]$  $11$  $8$  $R6378h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R6378h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g1_lane[3:0]$  $3$  $0$  $R6378h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g1_lane[7:0]$  $31$  $24$  $R637Ch$  $TBD$  $RW$  $4Dh$  $TBD$
$$RESERVED$  $23$  $18$  $R637Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g1_lane[1:0]$  $17$  $16$  $R637Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R637Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g1_lane$  $8$  $8$  $R637Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_rxclk_25m_div_g1_lane[7:0]$  $7$  $0$  $R637Ch$  $TBD$  $RW$  $7Dh$  $TBD$
$$RESERVED$  $31$  $25$  $R6380h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g1_lane$  $24$  $24$  $R6380h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6380h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g1_lane[9:8]$  $17$  $16$  $R6380h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g1_lane[7:0]$  $15$  $8$  $R6380h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $6$  $R6380h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g1_lane[13:8]$  $5$  $0$  $R6380h$  $TBD$  $RW$  $1Ah$  $TBD$
$$RESERVED$  $31$  $25$  $R6384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g1_lane$  $24$  $24$  $R6384h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g1_lane$  $16$  $16$  $R6384h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g1_lane$  $8$  $8$  $R6384h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g1_lane$  $0$  $0$  $R6384h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6388h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g1_lane$  $24$  $24$  $R6388h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g1_lane$  $16$  $16$  $R6388h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g1_lane$  $8$  $8$  $R6388h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g1_lane$  $0$  $0$  $R6388h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g1_lane$  $24$  $24$  $R638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g1_lane$  $16$  $16$  $R638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g1_lane$  $8$  $8$  $R638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g1_lane$  $0$  $0$  $R638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g1_lane$  $24$  $24$  $R6390h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g1_lane$  $16$  $16$  $R6390h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g1_lane$  $8$  $8$  $R6390h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g1_lane$  $0$  $0$  $R6390h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R6394h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g1_lane[3:0]$  $27$  $24$  $R6394h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $18$  $R6394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g1_lane[1:0]$  $17$  $16$  $R6394h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $9$  $R6394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g1_lane$  $8$  $8$  $R6394h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g1_lane$  $0$  $0$  $R6394h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $16$  $R6398h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g1_lane[7:0]$  $15$  $8$  $R6398h$  $TBD$  $RW$  $A0h$  $TBD$
$$rxdll_temp_a_g1_lane[7:0]$  $7$  $0$  $R6398h$  $TBD$  $RW$  $21h$  $TBD$
$$RESERVED$  $31$  $27$  $R63A4h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g2_lane[2:0]$  $26$  $24$  $R63A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $R63A4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g2_lane$  $16$  $16$  $R63A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R63A4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g2_lane$  $8$  $8$  $R63A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R63A4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g2_lane[3:0]$  $3$  $0$  $R63A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R63A8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g2_lane$  $24$  $24$  $R63A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R63A8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g2_lane$  $16$  $16$  $R63A8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R63A8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g2_lane[2:0]$  $10$  $8$  $R63A8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R63A8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g2_lane[2:0]$  $2$  $0$  $R63A8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R63ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g2_lane[3:0]$  $27$  $24$  $R63ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R63ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g2_lane$  $16$  $16$  $R63ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R63ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g2_lane[3:0]$  $11$  $8$  $R63ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R63ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g2_lane$  $0$  $0$  $R63ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R63B0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g2_lane[1:0]$  $25$  $24$  $R63B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R63B0h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g2_lane[1:0]$  $17$  $16$  $R63B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $R63B0h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g2_lane[1:0]$  $9$  $8$  $R63B0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $2$  $R63B0h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g2_lane[1:0]$  $1$  $0$  $R63B0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $R63B4h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g2_lane$  $24$  $24$  $R63B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63B4h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g2_lane$  $16$  $16$  $R63B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R63B4h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g2_lane[8]$  $8$  $8$  $R63B4h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g2_lane[7:0]$  $7$  $0$  $R63B4h$  $TBD$  $RW$  $88h$  $TBD$
$$RESERVED$  $31$  $25$  $R63B8h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g2_lane$  $24$  $24$  $R63B8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63B8h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g2_lane$  $16$  $16$  $R63B8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R63B8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g2_lane[3:0]$  $11$  $8$  $R63B8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R63B8h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g2_lane$  $0$  $0$  $R63B8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R63BCh$  $TBD$  $RW$  $0h$  $$
$$intpr_g2_lane[1:0]$  $25$  $24$  $R63BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R63BCh$  $TBD$  $RW$  $0h$  $$
$$intpi_g2_lane[3:0]$  $19$  $16$  $R63BCh$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $11$  $R63BCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g2_lane[2:0]$  $10$  $8$  $R63BCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $R63BCh$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g2_lane[2:0]$  $2$  $0$  $R63BCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $31$  $27$  $R63C0h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g2_lane[2:0]$  $26$  $24$  $R63C0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63C0h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g2_lane$  $16$  $16$  $R63C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R63C0h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g2_lane[2:0]$  $10$  $8$  $R63C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R63C0h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g2_lane[2:0]$  $2$  $0$  $R63C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R63C4h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g2_lane[2:0]$  $26$  $24$  $R63C4h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R63C4h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g2_lane[2:0]$  $18$  $16$  $R63C4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $11$  $R63C4h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g2_lane[2:0]$  $10$  $8$  $R63C4h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $1$  $R63C4h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g2_lane$  $0$  $0$  $R63C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R63C8h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g2_lane$  $24$  $24$  $R63C8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R63C8h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g2_lane[1:0]$  $17$  $16$  $R63C8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R63C8h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g2_lane[3:0]$  $11$  $8$  $R63C8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $4$  $R63C8h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g2_lane[3:0]$  $3$  $0$  $R63C8h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g2_lane[7:0]$  $31$  $24$  $R63CCh$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $23$  $18$  $R63CCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g2_lane[1:0]$  $17$  $16$  $R63CCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R63CCh$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g2_lane$  $8$  $8$  $R63CCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g2_lane[7:0]$  $7$  $0$  $R63CCh$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $31$  $25$  $R63D0h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g2_lane$  $24$  $24$  $R63D0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R63D0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g2_lane[9:8]$  $17$  $16$  $R63D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g2_lane[7:0]$  $15$  $8$  $R63D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $6$  $R63D0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g2_lane[13:8]$  $5$  $0$  $R63D0h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $25$  $R63D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g2_lane$  $24$  $24$  $R63D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g2_lane$  $16$  $16$  $R63D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R63D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g2_lane$  $8$  $8$  $R63D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R63D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g2_lane$  $0$  $0$  $R63D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R63D8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g2_lane$  $24$  $24$  $R63D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g2_lane$  $16$  $16$  $R63D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R63D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g2_lane$  $8$  $8$  $R63D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R63D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g2_lane$  $0$  $0$  $R63D8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R63DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g2_lane$  $24$  $24$  $R63DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g2_lane$  $16$  $16$  $R63DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R63DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g2_lane$  $8$  $8$  $R63DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R63DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g2_lane$  $0$  $0$  $R63DCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R63E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g2_lane$  $24$  $24$  $R63E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g2_lane$  $16$  $16$  $R63E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R63E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g2_lane$  $8$  $8$  $R63E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R63E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g2_lane$  $0$  $0$  $R63E0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $R63E4h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g2_lane[3:0]$  $27$  $24$  $R63E4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $18$  $R63E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g2_lane[1:0]$  $17$  $16$  $R63E4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R63E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g2_lane$  $8$  $8$  $R63E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R63E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g2_lane$  $0$  $0$  $R63E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $16$  $R63E8h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g2_lane[7:0]$  $15$  $8$  $R63E8h$  $TBD$  $RW$  $A0h$  $TBD$
$$rxdll_temp_a_g2_lane[7:0]$  $7$  $0$  $R63E8h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R63F4h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g3_lane[2:0]$  $26$  $24$  $R63F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R63F4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g3_lane$  $16$  $16$  $R63F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R63F4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g3_lane$  $8$  $8$  $R63F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R63F4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g3_lane[3:0]$  $3$  $0$  $R63F4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R63F8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g3_lane$  $24$  $24$  $R63F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R63F8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g3_lane$  $16$  $16$  $R63F8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R63F8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g3_lane[2:0]$  $10$  $8$  $R63F8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $R63F8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g3_lane[2:0]$  $2$  $0$  $R63F8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $R63FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g3_lane[3:0]$  $27$  $24$  $R63FCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R63FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g3_lane$  $16$  $16$  $R63FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R63FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g3_lane[3:0]$  $11$  $8$  $R63FCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R63FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g3_lane$  $0$  $0$  $R63FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6400h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g3_lane[1:0]$  $25$  $24$  $R6400h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6400h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g3_lane[1:0]$  $17$  $16$  $R6400h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6400h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g3_lane[1:0]$  $9$  $8$  $R6400h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6400h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g3_lane[1:0]$  $1$  $0$  $R6400h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6404h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g3_lane$  $24$  $24$  $R6404h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6404h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g3_lane$  $16$  $16$  $R6404h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6404h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g3_lane[8]$  $8$  $8$  $R6404h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g3_lane[7:0]$  $7$  $0$  $R6404h$  $TBD$  $RW$  $88h$  $TBD$
$$RESERVED$  $31$  $25$  $R6408h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g3_lane$  $24$  $24$  $R6408h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6408h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g3_lane$  $16$  $16$  $R6408h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6408h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g3_lane[3:0]$  $11$  $8$  $R6408h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6408h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g3_lane$  $0$  $0$  $R6408h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R640Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g3_lane[1:0]$  $25$  $24$  $R640Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R640Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g3_lane[3:0]$  $19$  $16$  $R640Ch$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $11$  $R640Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g3_lane[2:0]$  $10$  $8$  $R640Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $R640Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g3_lane[2:0]$  $2$  $0$  $R640Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6410h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g3_lane[2:0]$  $26$  $24$  $R6410h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6410h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g3_lane$  $16$  $16$  $R6410h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6410h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g3_lane[2:0]$  $10$  $8$  $R6410h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6410h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g3_lane[2:0]$  $2$  $0$  $R6410h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6414h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g3_lane[2:0]$  $26$  $24$  $R6414h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6414h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g3_lane[2:0]$  $18$  $16$  $R6414h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $11$  $R6414h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g3_lane[2:0]$  $10$  $8$  $R6414h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $1$  $R6414h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g3_lane$  $0$  $0$  $R6414h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6418h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g3_lane$  $24$  $24$  $R6418h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6418h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g3_lane[1:0]$  $17$  $16$  $R6418h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6418h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g3_lane[3:0]$  $11$  $8$  $R6418h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R6418h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g3_lane[3:0]$  $3$  $0$  $R6418h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g3_lane[7:0]$  $31$  $24$  $R641Ch$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $23$  $18$  $R641Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g3_lane[1:0]$  $17$  $16$  $R641Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R641Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g3_lane$  $8$  $8$  $R641Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g3_lane[7:0]$  $7$  $0$  $R641Ch$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $31$  $25$  $R6420h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g3_lane$  $24$  $24$  $R6420h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6420h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g3_lane[9:8]$  $17$  $16$  $R6420h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g3_lane[7:0]$  $15$  $8$  $R6420h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $6$  $R6420h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g3_lane[13:8]$  $5$  $0$  $R6420h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $25$  $R6424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g3_lane$  $24$  $24$  $R6424h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g3_lane$  $16$  $16$  $R6424h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g3_lane$  $8$  $8$  $R6424h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g3_lane$  $0$  $0$  $R6424h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6428h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g3_lane$  $24$  $24$  $R6428h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g3_lane$  $16$  $16$  $R6428h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g3_lane$  $8$  $8$  $R6428h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g3_lane$  $0$  $0$  $R6428h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g3_lane$  $24$  $24$  $R642Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g3_lane$  $16$  $16$  $R642Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g3_lane$  $8$  $8$  $R642Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g3_lane$  $0$  $0$  $R642Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g3_lane$  $24$  $24$  $R6430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g3_lane$  $16$  $16$  $R6430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g3_lane$  $8$  $8$  $R6430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g3_lane$  $0$  $0$  $R6430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6434h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g3_lane[3:0]$  $27$  $24$  $R6434h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $23$  $18$  $R6434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g3_lane[1:0]$  $17$  $16$  $R6434h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g3_lane$  $8$  $8$  $R6434h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g3_lane$  $0$  $0$  $R6434h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R6438h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g3_lane[7:0]$  $15$  $8$  $R6438h$  $TBD$  $RW$  $A0h$  $TBD$
$$rxdll_temp_a_g3_lane[7:0]$  $7$  $0$  $R6438h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $27$  $R6444h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g4_lane[2:0]$  $26$  $24$  $R6444h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6444h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g4_lane$  $16$  $16$  $R6444h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6444h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g4_lane$  $8$  $8$  $R6444h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $R6444h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g4_lane[3:0]$  $3$  $0$  $R6444h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6448h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g4_lane$  $24$  $24$  $R6448h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6448h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g4_lane$  $16$  $16$  $R6448h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $11$  $R6448h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g4_lane[2:0]$  $10$  $8$  $R6448h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $3$  $R6448h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g4_lane[2:0]$  $2$  $0$  $R6448h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $31$  $28$  $R644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g4_lane[3:0]$  $27$  $24$  $R644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g4_lane$  $16$  $16$  $R644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g4_lane[3:0]$  $11$  $8$  $R644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g4_lane$  $0$  $0$  $R644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $R6450h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g4_lane[1:0]$  $25$  $24$  $R6450h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $18$  $R6450h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g4_lane[1:0]$  $17$  $16$  $R6450h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $10$  $R6450h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g4_lane[1:0]$  $9$  $8$  $R6450h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $R6450h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g4_lane[1:0]$  $1$  $0$  $R6450h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6454h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g4_lane$  $24$  $24$  $R6454h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6454h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g4_lane$  $16$  $16$  $R6454h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6454h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g4_lane[8]$  $8$  $8$  $R6454h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g4_lane[7:0]$  $7$  $0$  $R6454h$  $TBD$  $RW$  $88h$  $TBD$
$$RESERVED$  $31$  $25$  $R6458h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g4_lane$  $24$  $24$  $R6458h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6458h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g4_lane$  $16$  $16$  $R6458h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6458h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g4_lane[3:0]$  $11$  $8$  $R6458h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6458h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g4_lane$  $0$  $0$  $R6458h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $R645Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g4_lane[1:0]$  $25$  $24$  $R645Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $20$  $R645Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g4_lane[3:0]$  $19$  $16$  $R645Ch$  $TBD$  $RW$  $8h$  $TBD$
$$RESERVED$  $15$  $11$  $R645Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g4_lane[2:0]$  $10$  $8$  $R645Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R645Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g4_lane[2:0]$  $2$  $0$  $R645Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $27$  $R6460h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g4_lane[2:0]$  $26$  $24$  $R6460h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6460h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g4_lane$  $16$  $16$  $R6460h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $11$  $R6460h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g4_lane[2:0]$  $10$  $8$  $R6460h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $R6460h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g4_lane[2:0]$  $2$  $0$  $R6460h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $27$  $R6464h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g4_lane[2:0]$  $26$  $24$  $R6464h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $23$  $19$  $R6464h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g4_lane[2:0]$  $18$  $16$  $R6464h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $11$  $R6464h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g4_lane[2:0]$  $10$  $8$  $R6464h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $1$  $R6464h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g4_lane$  $0$  $0$  $R6464h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6468h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g4_lane$  $24$  $24$  $R6468h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6468h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g4_lane[1:0]$  $17$  $16$  $R6468h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $R6468h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g4_lane[3:0]$  $11$  $8$  $R6468h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $4$  $R6468h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g4_lane[3:0]$  $3$  $0$  $R6468h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g4_lane[7:0]$  $31$  $24$  $R646Ch$  $TBD$  $RW$  $B3h$  $TBD$
$$RESERVED$  $23$  $18$  $R646Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g4_lane[1:0]$  $17$  $16$  $R646Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $9$  $R646Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g4_lane$  $8$  $8$  $R646Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g4_lane[7:0]$  $7$  $0$  $R646Ch$  $TBD$  $RW$  $89h$  $TBD$
$$RESERVED$  $31$  $25$  $R6470h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g4_lane$  $24$  $24$  $R6470h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $R6470h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g4_lane[9:8]$  $17$  $16$  $R6470h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g4_lane[7:0]$  $15$  $8$  $R6470h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $6$  $R6470h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g4_lane[13:8]$  $5$  $0$  $R6470h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $25$  $R6474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g4_lane$  $24$  $24$  $R6474h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R6474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g4_lane$  $16$  $16$  $R6474h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g4_lane$  $8$  $8$  $R6474h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g4_lane$  $0$  $0$  $R6474h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R6478h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g4_lane$  $24$  $24$  $R6478h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g4_lane$  $16$  $16$  $R6478h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R6478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g4_lane$  $8$  $8$  $R6478h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $1$  $R6478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g4_lane$  $0$  $0$  $R6478h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $R647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g4_lane$  $24$  $24$  $R647Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $R647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g4_lane$  $16$  $16$  $R647Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $R647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g4_lane$  $8$  $8$  $R647Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g4_lane$  $0$  $0$  $R647Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $R6480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g4_lane$  $24$  $24$  $R6480h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $R6480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g4_lane$  $16$  $16$  $R6480h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g4_lane$  $8$  $8$  $R6480h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g4_lane$  $0$  $0$  $R6480h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $R6484h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g4_lane[3:0]$  $27$  $24$  $R6484h$  $TBD$  $RW$  $Bh$  $TBD$
$$RESERVED$  $23$  $18$  $R6484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g4_lane[1:0]$  $17$  $16$  $R6484h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $R6484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g4_lane$  $8$  $8$  $R6484h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $1$  $R6484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g4_lane$  $0$  $0$  $R6484h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $16$  $R6488h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g4_lane[7:0]$  $15$  $8$  $R6488h$  $TBD$  $RW$  $A0h$  $TBD$
$$rxdll_temp_a_g4_lane[7:0]$  $7$  $0$  $R6488h$  $TBD$  $RW$  $1Bh$  $TBD$
$$cal_txdcc_pdiv_cont_rate1_lane[7:0]$  $31$  $24$  $R6764h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_cont_rate0_lane[7:0]$  $23$  $16$  $R6764h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate1_lane[7:0]$  $15$  $8$  $R6764h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate0_lane[7:0]$  $7$  $0$  $R6764h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate1_lane[7:0]$  $31$  $24$  $R6768h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate0_lane[7:0]$  $23$  $16$  $R6768h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_hg_rate1_lane[7:0]$  $15$  $8$  $R6768h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_pdiv_hg_rate0_lane[7:0]$  $7$  $0$  $R6768h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate1_lane[7:0]$  $31$  $24$  $R676Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate0_lane[7:0]$  $23$  $16$  $R676Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_cont_rate1_lane[7:0]$  $15$  $8$  $R676Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_cont_rate0_lane[7:0]$  $7$  $0$  $R676Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate1_lane[7:0]$  $31$  $24$  $R6770h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate0_lane[7:0]$  $23$  $16$  $R6770h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate1_lane[7:0]$  $15$  $8$  $R6770h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate0_lane[7:0]$  $7$  $0$  $R6770h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen1_lane[7:0]$  $31$  $24$  $R6774h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen0_lane[7:0]$  $23$  $16$  $R6774h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_hg_rate1_lane[7:0]$  $15$  $8$  $R6774h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_dll_hg_rate0_lane[7:0]$  $7$  $0$  $R6774h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_cont_gen0_lane[7:0]$  $31$  $24$  $R6778h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen4_lane[7:0]$  $23$  $16$  $R6778h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen3_lane[7:0]$  $15$  $8$  $R6778h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen2_lane[7:0]$  $7$  $0$  $R6778h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen4_lane[7:0]$  $31$  $24$  $R677Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen3_lane[7:0]$  $23$  $16$  $R677Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen2_lane[7:0]$  $15$  $8$  $R677Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen1_lane[7:0]$  $7$  $0$  $R677Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen3_lane[7:0]$  $31$  $24$  $R6780h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen2_lane[7:0]$  $23$  $16$  $R6780h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen1_lane[7:0]$  $15$  $8$  $R6780h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen0_lane[7:0]$  $7$  $0$  $R6780h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_rate2_lane[7:0]$  $31$  $24$  $R6784h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate1_lane[7:0]$  $23$  $16$  $R6784h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate0_lane[7:0]$  $15$  $8$  $R6784h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen4_lane[7:0]$  $7$  $0$  $R6784h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate1_lane[7:0]$  $31$  $24$  $R6788h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate0_lane[7:0]$  $23$  $16$  $R6788h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate4_lane[7:0]$  $15$  $8$  $R6788h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate3_lane[7:0]$  $7$  $0$  $R6788h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate0_lane[7:0]$  $31$  $24$  $R678Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate4_lane[7:0]$  $23$  $16$  $R678Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate3_lane[7:0]$  $15$  $8$  $R678Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate2_lane[7:0]$  $7$  $0$  $R678Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate4_lane[7:0]$  $31$  $24$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate3_lane[7:0]$  $23$  $16$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate2_lane[7:0]$  $15$  $8$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate1_lane[7:0]$  $7$  $0$  $R6790h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_vdda_dll_sel_rate1_lane[7:0]$  $31$  $24$  $R6794h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_rate0_lane[7:0]$  $23$  $16$  $R6794h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_dll_gmsel_rate1_lane[7:0]$  $15$  $8$  $R6794h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_gmsel_rate0_lane[7:0]$  $7$  $0$  $R6794h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate1_lane[7:0]$  $31$  $24$  $R6798h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate0_lane[7:0]$  $23$  $16$  $R6798h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_vdda_dll_sel_cont_rate1_lane[7:0]$  $15$  $8$  $R6798h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_cont_rate0_lane[7:0]$  $7$  $0$  $R6798h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate1_lane[7:0]$  $31$  $24$  $R679Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate0_lane[7:0]$  $23$  $16$  $R679Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate1_lane[7:0]$  $15$  $8$  $R679Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate0_lane[7:0]$  $7$  $0$  $R679Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_align90_dummy_clk_rate0_div1_lane[7:0]$  $31$  $24$  $R67A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate0_div0_lane[7:0]$  $23$  $16$  $R67A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_eom_dpher_rate1_lane[7:0]$  $15$  $8$  $R67A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_eom_dpher_rate0_lane[7:0]$  $7$  $0$  $R67A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div1_lane[7:0]$  $15$  $8$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div0_lane[7:0]$  $7$  $0$  $R67A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_rate0_div1_lane[7:0]$  $31$  $24$  $R67A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate0_div0_lane[7:0]$  $23$  $16$  $R67A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R67A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R67A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R67ACh$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R67ACh$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_rate1_div1_lane[7:0]$  $15$  $8$  $R67ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate1_div0_lane[7:0]$  $7$  $0$  $R67ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_gm_rate0_div1_lane[7:0]$  $31$  $24$  $R67B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate0_div0_lane[7:0]$  $23$  $16$  $R67B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R67B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R67B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R67B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R67B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div1_lane[7:0]$  $15$  $8$  $R67B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div0_lane[7:0]$  $7$  $0$  $R67B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_gen1_lane[7:0]$  $31$  $24$  $R67B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen0_lane[7:0]$  $23$  $16$  $R67B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_align90_gm_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R67B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R67B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_cont_gen0_lane[7:0]$  $31$  $24$  $R67BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen4_lane[7:0]$  $23$  $16$  $R67BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen3_lane[7:0]$  $15$  $8$  $R67BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen2_lane[7:0]$  $7$  $0$  $R67BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen4_lane[7:0]$  $31$  $24$  $R67C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen3_lane[7:0]$  $23$  $16$  $R67C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen2_lane[7:0]$  $15$  $8$  $R67C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen1_lane[7:0]$  $7$  $0$  $R67C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen3_lane[7:0]$  $31$  $24$  $R67C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen2_lane[7:0]$  $23$  $16$  $R67C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen1_lane[7:0]$  $15$  $8$  $R67C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen0_lane[7:0]$  $7$  $0$  $R67C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen2_lane[7:0]$  $31$  $24$  $R67C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen1_lane[7:0]$  $23$  $16$  $R67C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen0_lane[7:0]$  $15$  $8$  $R67C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen4_lane[7:0]$  $7$  $0$  $R67C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen1_lane[7:0]$  $31$  $24$  $R67CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen0_lane[7:0]$  $23$  $16$  $R67CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen4_lane[7:0]$  $15$  $8$  $R67CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen3_lane[7:0]$  $7$  $0$  $R67CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen0_lane[7:0]$  $31$  $24$  $R67D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen4_lane[7:0]$  $23$  $16$  $R67D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen3_lane[7:0]$  $15$  $8$  $R67D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen2_lane[7:0]$  $7$  $0$  $R67D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen4_lane[7:0]$  $31$  $24$  $R67D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen3_lane[7:0]$  $23$  $16$  $R67D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen2_lane[7:0]$  $15$  $8$  $R67D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen1_lane[7:0]$  $7$  $0$  $R67D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen3_lane[7:0]$  $31$  $24$  $R67D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen2_lane[7:0]$  $23$  $16$  $R67D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen1_lane[7:0]$  $15$  $8$  $R67D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen0_lane[7:0]$  $7$  $0$  $R67D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen2_lane[7:0]$  $31$  $24$  $R67DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen1_lane[7:0]$  $23$  $16$  $R67DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen0_lane[7:0]$  $15$  $8$  $R67DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen4_lane[7:0]$  $7$  $0$  $R67DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen1_lane[7:0]$  $31$  $24$  $R67E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen0_lane[7:0]$  $23$  $16$  $R67E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen4_lane[7:0]$  $15$  $8$  $R67E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen3_lane[7:0]$  $7$  $0$  $R67E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen0_lane[7:0]$  $31$  $24$  $R67E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen4_lane[7:0]$  $23$  $16$  $R67E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen3_lane[7:0]$  $15$  $8$  $R67E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen2_lane[7:0]$  $7$  $0$  $R67E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen4_lane[7:0]$  $31$  $24$  $R67E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen3_lane[7:0]$  $23$  $16$  $R67E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen2_lane[7:0]$  $15$  $8$  $R67E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen1_lane[7:0]$  $7$  $0$  $R67E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen3_lane[7:0]$  $31$  $24$  $R67ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen2_lane[7:0]$  $23$  $16$  $R67ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen1_lane[7:0]$  $15$  $8$  $R67ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen0_lane[7:0]$  $7$  $0$  $R67ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen2_lane[7:0]$  $31$  $24$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen1_lane[7:0]$  $23$  $16$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen0_lane[7:0]$  $15$  $8$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen4_lane[7:0]$  $7$  $0$  $R67F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_pll_speed_ring_rate0_lane[7:0]$  $31$  $24$  $R67F4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_preset_index_lane[7:0]$  $23$  $16$  $R67F4h$  $TBD$  $RW$  $2h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen4_lane[7:0]$  $15$  $8$  $R67F4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen3_lane[7:0]$  $7$  $0$  $R67F4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0_lane[7:0]$  $31$  $24$  $R67F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate1_lane[7:0]$  $23$  $16$  $R67F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0_lane[7:0]$  $15$  $8$  $R67F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1_lane[7:0]$  $7$  $0$  $R67F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0_lane[7:0]$  $31$  $24$  $R67FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1_lane[7:0]$  $23$  $16$  $R67FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0_lane[7:0]$  $15$  $8$  $R67FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1_lane[7:0]$  $7$  $0$  $R67FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0_lane[7:0]$  $31$  $24$  $R6800h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1_lane[15:8]$  $23$  $16$  $R6800h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1_lane[7:0]$  $15$  $8$  $R6800h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0_lane[15:8]$  $7$  $0$  $R6800h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $24$  $R6804h$  $TBD$  $RW$  $0h$  $$
$$cal_sllp_dac_fine_ring_cont_rate1_lane[15:8]$  $23$  $16$  $R6804h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1_lane[7:0]$  $15$  $8$  $R6804h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0_lane[15:8]$  $7$  $0$  $R6804h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $8$  $R8200h$  $Analog Register 128$  $RW$  $0h$  $$
$$bg_ring_speed[1:0]$  $7$  $6$  $R8200h$  $Analog Register 128$  $RW$  $2h$  $Bandgap Chopper Ring Frequency Selection$
$$vddr12_igen_sel[1:0]$  $5$  $4$  $R8200h$  $Analog Register 128$  $RW$  $1h$  $Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V$
$$tximpcal_en$  $3$  $3$  $R8200h$  $Analog Register 128$  $RW$  $0h$  $0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable$
$$rximpcal_en$  $2$  $2$  $R8200h$  $Analog Register 128$  $RW$  $0h$  $0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable$
$$RESERVED$  $1$  $1$  $R8200h$  $Analog Register 128$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8200h$  $Analog Register 128$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8204h$  $Analog Register 129$  $RW$  $0h$  $$
$$tximpcal_drvamp[2:0]$  $7$  $5$  $R8204h$  $Analog Register 129$  $RW$  $4h$  $Tx Amplitude Setting For Impedance Calibration$
$$vth_tximpcal[2:0]$  $4$  $2$  $R8204h$  $Analog Register 129$  $RW$  $4h$  $42+3.5(T-Coil)=45.5 Ohm$
$$RESERVED$  $1$  $1$  $R8204h$  $Analog Register 129$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8204h$  $Analog Register 129$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8208h$  $Analog Register 130$  $RW$  $0h$  $$
$$rximp_ivref[4:0]$  $7$  $3$  $R8208h$  $Analog Register 130$  $RW$  $Ch$  $Rx Impedance Calibration Current Setting$
$$RESERVED$  $2$  $2$  $R8208h$  $Analog Register 130$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8208h$  $Analog Register 130$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8208h$  $Analog Register 130$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R820Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$intpi_lcpll[3:0]$  $7$  $4$  $R820Ch$  $Analog Register 131$  $RW$  $9h$  $ICC Current Bias Setting For LCVCO PI.$
$$intpi_ring[3:0]$  $3$  $0$  $R820Ch$  $Analog Register 131$  $RW$  $9h$  $ICC Current Bias Setting For RINGVCO PI$
$$RESERVED$  $31$  $8$  $R8210h$  $Analog Register 132$  $RW$  $0h$  $$
$$lcvco_sf_icptat_sel[2:0]$  $7$  $5$  $R8210h$  $Analog Register 132$  $RW$  $2h$  $Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:$
$$bg_clken$  $4$  $4$  $R8210h$  $Analog Register 132$  $RW$  $1h$  $1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock$
$$bg_clkbypass_en$  $3$  $3$  $R8210h$  $Analog Register 132$  $RW$  $0h$  $1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider$
$$bg_div_sel[1:0]$  $2$  $1$  $R8210h$  $Analog Register 132$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32$
$$bg_chopper_en$  $0$  $0$  $R8210h$  $Analog Register 132$  $RW$  $1h$  $1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper$
$$RESERVED$  $31$  $8$  $R8214h$  $Analog Register 133$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R8214h$  $Analog Register 133$  $RW$  $3h$  $Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111$
$$bg_vbg_sel[1:0]$  $4$  $3$  $R8214h$  $Analog Register 133$  $RW$  $1h$  $Setting For Bandgap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V$
$$vref_processmon_sel[2:0]$  $2$  $0$  $R8214h$  $Analog Register 133$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$RESERVED$  $31$  $8$  $R8218h$  $Analog Register 134$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R8218h$  $Analog Register 134$  $RW$  $0h$  $VDDA CP Ring Current Setting:0x00: 30uA$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R8218h$  $Analog Register 134$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$regdvdd_stdby_sel$  $2$  $2$  $R8218h$  $Analog Register 134$  $RW$  $1h$  $Charge Pump Input 0.85V Regulation Standby Current Enable For$
$$reg_cp_brch_sel[1:0]$  $1$  $0$  $R8218h$  $Analog Register 134$  $RW$  $3h$  $Charge Pump Power On Branch Setting$
$$RESERVED$  $31$  $8$  $R821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R821Ch$  $Analog Register 135$  $RW$  $0h$  $Voltage Reference For PLL Master Regulation$
$$avddr12_sel$  $5$  $5$  $R821Ch$  $Analog Register 135$  $RW$  $1h$  $When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V$
$$vref_0p6v_lcvco_sel[1:0]$  $4$  $3$  $R821Ch$  $Analog Register 135$  $RW$  $1h$  $Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V$
$$RESERVED$  $2$  $2$  $R821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8220h$  $Analog Register 136$  $RW$  $0h$  $$
$$vref_vddadll_half_sel[3:0]$  $7$  $4$  $R8220h$  $Analog Register 136$  $RW$  $8h$  $Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;$
$$vthvcocal[2:0]$  $3$  $1$  $R8220h$  $Analog Register 136$  $RW$  $2h$  $Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V$
$$RESERVED$  $0$  $0$  $R8220h$  $Analog Register 136$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8224h$  $Analog Register 137$  $RW$  $0h$  $$
$$vthvcoptat[2:0]$  $7$  $5$  $R8224h$  $Analog Register 137$  $RW$  $7h$  $Temperature Compensation For VTHVCOCAL$
$$vref_vddacal_sel[2:0]$  $4$  $2$  $R8224h$  $Analog Register 137$  $RW$  $4h$  $Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V$
$$vcon_ref_sel_ring[1:0]$  $1$  $0$  $R8224h$  $Analog Register 137$  $RW$  $1h$  $Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V$
$$RESERVED$  $31$  $8$  $R8228h$  $Analog Register 138$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R8228h$  $Analog Register 138$  $RW$  $3h$  $Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V$
$$vth_rximpcal[2:0]$  $4$  $2$  $R8228h$  $Analog Register 138$  $RW$  $4h$  $Voltage Reference For RX Impedance Calibration$
$$vref_0p7v_sq_sel[1:0]$  $1$  $0$  $R8228h$  $Analog Register 138$  $RW$  $1h$  $Voltage Reference For SQ$
$$RESERVED$  $31$  $8$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$trx_impcal_clk$  $7$  $7$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $Tx & Rx Impedance Calibration Comparator Input Clock$
$$shrtr_force$  $6$  $6$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $Froce The SHRTR Singal$
$$pulup$  $5$  $5$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $Power Up$
$$shrtr$  $4$  $4$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$pullup_rxtx_sel[1:0]$  $3$  $2$  $R822Ch$  $Analog Register 139$  $RW$  $3h$  $Control PULUP Current$
$$isel_vgmaster_rxtx_buf$  $1$  $1$  $R822Ch$  $Analog Register 139$  $RW$  $1h$  $Master Regulator Buffer$
$$RESERVED$  $0$  $0$  $R822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8230h$  $Analog Register 140$  $RW$  $0h$  $$
$$sellv_rxintp_ch0[3:0]$  $7$  $4$  $R8230h$  $Analog Register 140$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH0$
$$sellv_rxintp_ch1[3:0]$  $3$  $0$  $R8230h$  $Analog Register 140$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH1$
$$RESERVED$  $31$  $8$  $R8234h$  $Analog Register 141$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[3:0]$  $7$  $4$  $R8234h$  $Analog Register 141$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH2$
$$sellv_rxintp_ch3[3:0]$  $3$  $0$  $R8234h$  $Analog Register 141$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH3$
$$RESERVED$  $31$  $8$  $R8238h$  $Analog Register 142$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch0[3:0]$  $7$  $4$  $R8238h$  $Analog Register 142$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH0$
$$sellv_rxdataclk_ch1[3:0]$  $3$  $0$  $R8238h$  $Analog Register 142$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH1$
$$RESERVED$  $31$  $8$  $R823Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch2[3:0]$  $7$  $4$  $R823Ch$  $Analog Register 143$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH2$
$$sellv_rxdataclk_ch3[3:0]$  $3$  $0$  $R823Ch$  $Analog Register 143$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH3$
$$RESERVED$  $31$  $8$  $R8240h$  $Analog Register 144$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch0[3:0]$  $7$  $4$  $R8240h$  $Analog Register 144$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH0$
$$sellv_rxeomclk_ch1[3:0]$  $3$  $0$  $R8240h$  $Analog Register 144$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH1$
$$RESERVED$  $31$  $8$  $R8244h$  $Analog Register 145$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch2[3:0]$  $7$  $4$  $R8244h$  $Analog Register 145$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH2$
$$sellv_rxeomclk_ch3[3:0]$  $3$  $0$  $R8244h$  $Analog Register 145$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH3$
$$RESERVED$  $31$  $8$  $R8248h$  $Analog Register 146$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch0[3:0]$  $7$  $4$  $R8248h$  $Analog Register 146$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH0$
$$sellv_rxsampelr_ch1[3:0]$  $3$  $0$  $R8248h$  $Analog Register 146$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH1$
$$RESERVED$  $31$  $8$  $R824Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch2[3:0]$  $7$  $4$  $R824Ch$  $Analog Register 147$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH2$
$$sellv_rxsampelr_ch3[3:0]$  $3$  $0$  $R824Ch$  $Analog Register 147$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH3$
$$RESERVED$  $31$  $8$  $R8250h$  $Analog Register 148$  $RW$  $0h$  $$
$$sellv_rxdll_ch0[5:0]$  $7$  $2$  $R8250h$  $Analog Register 148$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH0$
$$RESERVED$  $1$  $1$  $R8250h$  $Analog Register 148$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8250h$  $Analog Register 148$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8254h$  $Analog Register 149$  $RW$  $0h$  $$
$$sellv_rxdll_ch1[5:0]$  $7$  $2$  $R8254h$  $Analog Register 149$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH1$
$$RESERVED$  $1$  $1$  $R8254h$  $Analog Register 149$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8254h$  $Analog Register 149$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8258h$  $Analog Register 150$  $RW$  $0h$  $$
$$sellv_rxdll_ch2[5:0]$  $7$  $2$  $R8258h$  $Analog Register 150$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH2$
$$RESERVED$  $1$  $1$  $R8258h$  $Analog Register 150$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8258h$  $Analog Register 150$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$sellv_rxdll_ch3[5:0]$  $7$  $2$  $R825Ch$  $Analog Register 151$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH3$
$$RESERVED$  $1$  $1$  $R825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8260h$  $Analog Register 152$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch0[5:0]$  $7$  $2$  $R8260h$  $Analog Register 152$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH0$
$$RESERVED$  $1$  $1$  $R8260h$  $Analog Register 152$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8260h$  $Analog Register 152$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8264h$  $Analog Register 153$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch1[5:0]$  $7$  $2$  $R8264h$  $Analog Register 153$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH1$
$$RESERVED$  $1$  $1$  $R8264h$  $Analog Register 153$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8264h$  $Analog Register 153$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8268h$  $Analog Register 154$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch2[5:0]$  $7$  $2$  $R8268h$  $Analog Register 154$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH2$
$$RESERVED$  $1$  $1$  $R8268h$  $Analog Register 154$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8268h$  $Analog Register 154$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch3[5:0]$  $7$  $2$  $R826Ch$  $Analog Register 155$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH3$
$$RESERVED$  $1$  $1$  $R826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8270h$  $Analog Register 156$  $RW$  $0h$  $$
$$sellv_txclk_ch0[3:0]$  $7$  $4$  $R8270h$  $Analog Register 156$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH0$
$$sellv_txclk_ch1[3:0]$  $3$  $0$  $R8270h$  $Analog Register 156$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH1$
$$RESERVED$  $31$  $8$  $R8274h$  $Analog Register 157$  $RW$  $0h$  $$
$$sellv_txclk_ch2[3:0]$  $7$  $4$  $R8274h$  $Analog Register 157$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH2$
$$sellv_txclk_ch3[3:0]$  $3$  $0$  $R8274h$  $Analog Register 157$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH3$
$$RESERVED$  $31$  $8$  $R8278h$  $Analog Register 158$  $RW$  $0h$  $$
$$sellv_txdata_ch0[3:0]$  $7$  $4$  $R8278h$  $Analog Register 158$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH0$
$$sellv_txdata_ch1[3:0]$  $3$  $0$  $R8278h$  $Analog Register 158$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH1$
$$RESERVED$  $31$  $8$  $R827Ch$  $Analog Register 159$  $RW$  $0h$  $$
$$sellv_txdata_ch2[3:0]$  $7$  $4$  $R827Ch$  $Analog Register 159$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH2$
$$sellv_txdata_ch3[3:0]$  $3$  $0$  $R827Ch$  $Analog Register 159$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH3$
$$RESERVED$  $31$  $8$  $R8280h$  $Analog Register 160$  $RW$  $0h$  $$
$$sellv_txpre_ch0[3:0]$  $7$  $4$  $R8280h$  $Analog Register 160$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH0$
$$sellv_txpre_ch1[3:0]$  $3$  $0$  $R8280h$  $Analog Register 160$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH1$
$$RESERVED$  $31$  $8$  $R8284h$  $Analog Register 161$  $RW$  $0h$  $$
$$sellv_txpre_ch2[3:0]$  $7$  $4$  $R8284h$  $Analog Register 161$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH2$
$$sellv_txpre_ch3[3:0]$  $3$  $0$  $R8284h$  $Analog Register 161$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH3$
$$RESERVED$  $31$  $8$  $R8288h$  $Analog Register 162$  $RW$  $0h$  $$
$$selhv_vgmast[2:0]$  $7$  $5$  $R8288h$  $Analog Register 162$  $RW$  $6h$  $Slave Regulator High Voltage Selection$
$$selhv_cp_sllp[2:0]$  $4$  $2$  $R8288h$  $Analog Register 162$  $RW$  $3h$  $Slave Regulator Charge Pump High Voltage Selection$
$$RESERVED$  $1$  $1$  $R8288h$  $Analog Register 162$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8288h$  $Analog Register 162$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$sellv_fbdiv[2:0]$  $7$  $5$  $R828Ch$  $Analog Register 163$  $RW$  $2h$  $Slave Regulator Feedback Divider Voltage Selection$
$$sellv_clk_intp[2:0]$  $4$  $2$  $R828Ch$  $Analog Register 163$  $RW$  $3h$  $Slave Regulator Voltage Selection$
$$RESERVED$  $1$  $1$  $R828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8290h$  $Analog Register 164$  $RW$  $0h$  $$
$$sellv_pfd_ring[2:0]$  $7$  $5$  $R8290h$  $Analog Register 164$  $RW$  $3h$  $Slave Regulator PFD Voltage Selection$
$$sellv_vcap_ring[2:0]$  $4$  $2$  $R8290h$  $Analog Register 164$  $RW$  $2h$  $Slave Regulator Voltage Selection$
$$RESERVED$  $1$  $1$  $R8290h$  $Analog Register 164$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8290h$  $Analog Register 164$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8294h$  $Analog Register 165$  $RW$  $0h$  $$
$$selhv_vgffe_dfe[2:0]$  $7$  $5$  $R8294h$  $Analog Register 165$  $RW$  $3h$  $Slave Regulator FFE Voltage Selection$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R8294h$  $Analog Register 165$  $RW$  $4h$  $Master Regulator Current Selection$
$$RESERVED$  $1$  $1$  $R8294h$  $Analog Register 165$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8294h$  $Analog Register 165$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8298h$  $Analog Register 166$  $RW$  $0h$  $$
$$sellv_vgate_1gclk[2:0]$  $7$  $5$  $R8298h$  $Analog Register 166$  $RW$  $3h$  $Slave Regulator Voltage Selection$
$$sellv_vgate_lcpllclk[2:0]$  $4$  $2$  $R8298h$  $Analog Register 166$  $RW$  $3h$  $Slave Regulator Voltage Selection$
$$RESERVED$  $1$  $1$  $R8298h$  $Analog Register 166$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8298h$  $Analog Register 166$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R829Ch$  $Analog Register 167$  $RW$  $0h$  $$
$$sellv_vgate_ringpllclk[2:0]$  $7$  $5$  $R829Ch$  $Analog Register 167$  $RW$  $3h$  $Slave Regulator Voltage Selection$
$$selhv_lcpll_cp[2:0]$  $4$  $2$  $R829Ch$  $Analog Register 167$  $RW$  $3h$  $Slave Regulator Voltage Selection$
$$vind_band_sel$  $1$  $1$  $R829Ch$  $Analog Register 167$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$force_no_dll_rst$  $0$  $0$  $R829Ch$  $Analog Register 167$  $RW$  $0h$  $DLL Reset Force$
$$RESERVED$  $31$  $8$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$pllcal_en$  $7$  $7$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Calibration Enable$
$$pllampcal_en$  $6$  $6$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$fbdiv[9:8]$  $5$  $4$  $R82A0h$  $Analog Register 168$  $RW$  $1h$  $Feed-back Divider Ratio$
$$RESERVED$  $3$  $3$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82A4h$  $Analog Register 169$  $RW$  $0h$  $$
$$fbdiv[7:0]$  $7$  $0$  $R82A4h$  $Analog Register 169$  $RW$  $18h$  $Feed-back Divider Ratio$
$$RESERVED$  $31$  $8$  $R82A8h$  $Analog Register 170$  $RW$  $0h$  $$
$$refdiv[3:0]$  $7$  $4$  $R82A8h$  $Analog Register 170$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_lpfc[1:0]$  $3$  $2$  $R82A8h$  $Analog Register 170$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$pll_lpfr[1:0]$  $1$  $0$  $R82A8h$  $Analog Register 170$  $RW$  $0h$  $PLL Loop R Value Selection$
$$RESERVED$  $31$  $8$  $R82ACh$  $Analog Register 171$  $RW$  $0h$  $$
$$icp[3:0]$  $7$  $4$  $R82ACh$  $Analog Register 171$  $RW$  $Fh$  $Charge Pump Current, Floating!!!!!!!!!!$
$$pwexp_dis$  $3$  $3$  $R82ACh$  $Analog Register 171$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pwexp_dis_div1g$  $2$  $2$  $R82ACh$  $Analog Register 171$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$vind_bias_sel[1:0]$  $1$  $0$  $R82ACh$  $Analog Register 171$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$RESERVED$  $31$  $8$  $R82B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$vcon_ref_sel[2:0]$  $7$  $5$  $R82B0h$  $Analog Register 172$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$vcap_off_sel[1:0]$  $4$  $3$  $R82B0h$  $Analog Register 172$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$RESERVED$  $2$  $2$  $R82B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82B4h$  $Analog Register 173$  $RW$  $0h$  $$
$$lcvco_dac_lsb[4:0]$  $7$  $3$  $R82B4h$  $Analog Register 173$  $RW$  $1Fh$  $Dac LSB Value$
$$lcvco_dac_msb[2:0]$  $2$  $0$  $R82B4h$  $Analog Register 173$  $RW$  $3h$  $Dac MSB Value$
$$RESERVED$  $31$  $8$  $R82B8h$  $Analog Register 174$  $RW$  $0h$  $$
$$tempc_dac_sel[7:0]$  $7$  $0$  $R82B8h$  $Analog Register 174$  $RW$  $0h$  $Temperature Compensation Dac Selection$
$$RESERVED$  $31$  $8$  $R82BCh$  $Analog Register 175$  $RW$  $0h$  $$
$$tempc_mux_sel[3:0]$  $7$  $4$  $R82BCh$  $Analog Register 175$  $RW$  $7h$  $Temperature Compensation Mux Selection$
$$tempc_mux_hold_sel[3:0]$  $3$  $0$  $R82BCh$  $Analog Register 175$  $RW$  $2h$  $Temperature Compensation Hold Selection$
$$RESERVED$  $31$  $8$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$tempc_dac_valid$  $7$  $7$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Dac Valid$
$$tempc_rshrt_en$  $6$  $6$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$tempc_rshrt_sel$  $5$  $5$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$lccap_usb$  $4$  $4$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $LCVCO Capacitance USB$
$$RESERVED$  $3$  $3$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$lccap_lsb[4:0]$  $7$  $3$  $R82C4h$  $Analog Register 177$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$RESERVED$  $2$  $2$  $R82C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82C8h$  $Analog Register 178$  $RW$  $0h$  $$
$$lccap_msb[3:0]$  $7$  $4$  $R82C8h$  $Analog Register 178$  $RW$  $1h$  $LCVCO Capacitance MSB$
$$vcoamp_vth_sel[3:0]$  $3$  $0$  $R82C8h$  $Analog Register 178$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$RESERVED$  $31$  $8$  $R82CCh$  $Analog Register 179$  $RW$  $0h$  $$
$$vcon_max_sel[2:0]$  $7$  $5$  $R82CCh$  $Analog Register 179$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$vcon_min_sel[2:0]$  $4$  $2$  $R82CCh$  $Analog Register 179$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$ind_sw_dac_sel[1:0]$  $1$  $0$  $R82CCh$  $Analog Register 179$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$RESERVED$  $31$  $8$  $R82D0h$  $Analog Register 180$  $RW$  $0h$  $$
$$varac_bias_sel[2:0]$  $7$  $5$  $R82D0h$  $Analog Register 180$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$ind_sw_mode$  $4$  $4$  $R82D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$vind_bias_en$  $3$  $3$  $R82D0h$  $Analog Register 180$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$ind_gate_mode$  $2$  $2$  $R82D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$lcvcocal_buf_en$  $1$  $1$  $R82D0h$  $Analog Register 180$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$lcvco_nsf_iptat_en$  $0$  $0$  $R82D0h$  $Analog Register 180$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$RESERVED$  $31$  $8$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ring_ref_div_sel$  $7$  $7$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:low Speed Clock (no SSC). Selection Ring PLL Reference Clock Input.$
$$clk1g_refclk_sel$  $6$  $6$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:crystal Reference Clock .selection Ring PLL Reference Clock Input.$
$$lcpll_dcc_en$  $5$  $5$  $R82D4h$  $Analog Register 181$  $RW$  $1h$  $LCPLL DCC Enable$
$$RESERVED$  $4$  $4$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82D8h$  $Analog Register 182$  $RW$  $0h$  $$
$$lcpll_dcc[5:0]$  $7$  $2$  $R82D8h$  $Analog Register 182$  $RW$  $20h$  $LCPLL DCC Dac$
$$lcpll_dcc_hg$  $1$  $1$  $R82D8h$  $Analog Register 182$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$lcpll_dcc_clk$  $0$  $0$  $R82D8h$  $Analog Register 182$  $RW$  $0h$  $LCPLL DCC Clock$
$$RESERVED$  $31$  $8$  $R82DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$lcpll_dcc_cal_en$  $7$  $7$  $R82DCh$  $Analog Register 183$  $RW$  $0h$  $LC PLL Clock Duty Cycle Calibration Enable$
$$pll_reg_sel[2:0]$  $6$  $4$  $R82DCh$  $Analog Register 183$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$vco_slave_adj[2:0]$  $3$  $1$  $R82DCh$  $Analog Register 183$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$RESERVED$  $0$  $0$  $R82DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$vddr_dac_adj[2:0]$  $7$  $5$  $R82E0h$  $Analog Register 184$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$vco_reg_mid_sel[2:0]$  $4$  $2$  $R82E0h$  $Analog Register 184$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$div_1g_en$  $1$  $1$  $R82E0h$  $Analog Register 184$  $RW$  $1h$  $1G Divider Enable$
$$RESERVED$  $0$  $0$  $R82E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$div_1g[9:8]$  $7$  $6$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $1G Divider Ratio$
$$RESERVED$  $5$  $5$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82E8h$  $Analog Register 186$  $RW$  $0h$  $$
$$div_1g[7:0]$  $7$  $0$  $R82E8h$  $Analog Register 186$  $RW$  $38h$  $1G Divider Ratio$
$$RESERVED$  $31$  $8$  $R82ECh$  $Analog Register 187$  $RW$  $0h$  $$
$$tx_intpr[1:0]$  $7$  $6$  $R82ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator Resistor Selection$
$$tx_intpreset_ext$  $5$  $5$  $R82ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator External Reset$
$$dpherck_dly_sel[1:0]$  $4$  $3$  $R82ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Dpher Dly Selection$
$$clk_det_en$  $2$  $2$  $R82ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$ssc_clk_en$  $1$  $1$  $R82ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_openloop_en$  $0$  $0$  $R82ECh$  $Analog Register 187$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$RESERVED$  $31$  $8$  $R82F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_ring$  $7$  $7$  $R82F0h$  $Analog Register 188$  $RW$  $0h$  $PFD Pulse Width Delay$
$$pll_refdiv_ring[3:0]$  $6$  $3$  $R82F0h$  $Analog Register 188$  $RW$  $1h$  $Ring PLL Reference Divider Ratio$
$$pll_fbdiv_ring[9:8]$  $2$  $1$  $R82F0h$  $Analog Register 188$  $RW$  $0h$  $Ring PLL Feedback Divider Ratio$
$$RESERVED$  $0$  $0$  $R82F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82F4h$  $Analog Register 189$  $RW$  $0h$  $$
$$pll_fbdiv_ring[7:0]$  $7$  $0$  $R82F4h$  $Analog Register 189$  $RW$  $28h$  $Ring PLL Feedback Divider Ratio$
$$RESERVED$  $31$  $8$  $R82F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$icp_ring[3:0]$  $7$  $4$  $R82F8h$  $Analog Register 190$  $RW$  $Fh$  $Charge Pump Current Ring PLL$
$$pll_lpf_r1_sel_ring[2:0]$  $3$  $1$  $R82F8h$  $Analog Register 190$  $RW$  $1h$  $Ring PLL Loop Filter Resistor$
$$RESERVED$  $0$  $0$  $R82F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring[1:0]$  $7$  $6$  $R82FCh$  $Analog Register 191$  $RW$  $2h$  $Ring PLL Loop Filter C1 Cap$
$$pll_lpf_c2_sel_ring[1:0]$  $5$  $4$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $Ring PLL Loop Filter C2 Cap$
$$RESERVED$  $3$  $3$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R82FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8300h$  $Analog Register 192$  $RW$  $0h$  $$
$$pll_speed_ring[4:0]$  $7$  $3$  $R8300h$  $Analog Register 192$  $RW$  $0h$  $Ring PLL Speed Selection$
$$pll_band_sel_ring$  $2$  $2$  $R8300h$  $Analog Register 192$  $RW$  $0h$  $Ring PLL Frequency Band Selection$
$$pll_sllp_dac_bypass_en_ring$  $1$  $1$  $R8300h$  $Analog Register 192$  $RW$  $0h$  $Ring PLL Slow Loop DAC Bypass Enable$
$$pll_sllp_dis_ring$  $0$  $0$  $R8300h$  $Analog Register 192$  $RW$  $0h$  $Ring PLL Slow Loop Disable$
$$RESERVED$  $31$  $8$  $R8304h$  $Analog Register 193$  $RW$  $0h$  $$
$$pll_pwexp_dis_ring$  $7$  $7$  $R8304h$  $Analog Register 193$  $RW$  $0h$  $Ring PLL Feedback Divider Pulse Width Extention Disable$
$$pll_sllp_dac_valid_ring$  $6$  $6$  $R8304h$  $Analog Register 193$  $RW$  $0h$  $Ring PLL Slow Loop DAC Valid$
$$pll_sllp_dac_range_shift_ring[1:0]$  $5$  $4$  $R8304h$  $Analog Register 193$  $RW$  $2h$  $Ring PLL Slow Loop DAC Range Selection$
$$pll_sllp_dac_coarse_ring[3:0]$  $3$  $0$  $R8304h$  $Analog Register 193$  $RW$  $0h$  $Ring PLL Slow Loop DAC Coarse Code$
$$RESERVED$  $31$  $8$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[10:8]$  $7$  $5$  $R8308h$  $Analog Register 194$  $RW$  $4h$  $Ring PLL Slow Loop DAC Fine Code$
$$RESERVED$  $4$  $4$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8308h$  $Analog Register 194$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R830Ch$  $Analog Register 195$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[7:0]$  $7$  $0$  $R830Ch$  $Analog Register 195$  $RW$  $0h$  $Ring PLL Slow Loop DAC Fine Code$
$$RESERVED$  $31$  $8$  $R8310h$  $Analog Register 196$  $RW$  $0h$  $$
$$pll_cal_en_ring$  $7$  $7$  $R8310h$  $Analog Register 196$  $RW$  $0h$  $Ring PLL Calibration Enable$
$$pll_shrtr_ring$  $6$  $6$  $R8310h$  $Analog Register 196$  $RW$  $0h$  $Ring PLL Resistor Short Enable$
$$tx_intpr_ring[1:0]$  $5$  $4$  $R8310h$  $Analog Register 196$  $RW$  $0h$  $Ring PLL Phase Resistor Selection$
$$dpherck_dly_sel_ring[1:0]$  $3$  $2$  $R8310h$  $Analog Register 196$  $RW$  $1h$  $Ring PLL Dpher Code Delay Selection$
$$ssc_clk_en_ring$  $1$  $1$  $R8310h$  $Analog Register 196$  $RW$  $1h$  $Ring PLL SSC Clock Enable$
$$clk_det_en_ring$  $0$  $0$  $R8310h$  $Analog Register 196$  $RW$  $1h$  $Ring PLL Clock Detection Enable$
$$RESERVED$  $31$  $8$  $R8314h$  $Analog Register 197$  $RW$  $0h$  $$
$$tx_intpreset_ext_ring$  $7$  $7$  $R8314h$  $Analog Register 197$  $RW$  $0h$  $Ring PLL PI External Reset Enable$
$$sel_vthvco_ring$  $6$  $6$  $R8314h$  $Analog Register 197$  $RW$  $0h$  $Ring PLL VCO Threshold Selection$
$$sel_ipp_iptat_sllp_ring[1:0]$  $5$  $4$  $R8314h$  $Analog Register 197$  $RW$  $2h$  $Ring PLL Slow Loop Current Selection$
$$pll_sllp_dac1p2x_en_ring$  $3$  $3$  $R8314h$  $Analog Register 197$  $RW$  $1h$  $Ring PLL Slow Loop DAC Step Size Enable$
$$tsen_adc_mode[1:0]$  $2$  $1$  $R8314h$  $Analog Register 197$  $RW$  $0h$  $Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.$
$$RESERVED$  $0$  $0$  $R8314h$  $Analog Register 197$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8318h$  $Analog Register 198$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R8318h$  $Analog Register 198$  $RW$  $0h$  $Remote Diode Sensor Channel Select$
$$adc_ch_sel[2:0]$  $4$  $2$  $R8318h$  $Analog Register 198$  $RW$  $0h$  $ADC Input Channel Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R8318h$  $Analog Register 198$  $RW$  $3h$  $Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512$
$$RESERVED$  $31$  $8$  $R831Ch$  $Analog Register 199$  $RW$  $0h$  $$
$$tsen_adc_chop_en[1:0]$  $7$  $6$  $R831Ch$  $Analog Register 199$  $RW$  $3h$  $Chopper Enable Select.$
$$tsen_adc_chop_sel[1:0]$  $5$  $4$  $R831Ch$  $Analog Register 199$  $RW$  $0h$  $Chopper Frequency Select$
$$tsen_adc_avg_bypass$  $3$  $3$  $R831Ch$  $Analog Register 199$  $RW$  $0h$  $Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.$
$$tsen_adc_cal[1:0]$  $2$  $1$  $R831Ch$  $Analog Register 199$  $RW$  $2h$  $ADC Calibration Select$
$$tsen_bias$  $0$  $0$  $R831Ch$  $Analog Register 199$  $RW$  $0h$  $Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.$
$$RESERVED$  $31$  $8$  $R8320h$  $Analog Register 200$  $RW$  $0h$  $$
$$tsen_dem_en$  $7$  $7$  $R8320h$  $Analog Register 200$  $RW$  $1h$  $DEM Function Enable Select. 0: Disable; 1: Enable$
$$bg_trim[3:0]$  $6$  $3$  $R8320h$  $Analog Register 200$  $RW$  $8h$  $Bandgap Single-point Trim Select$
$$tsen_adc_atest_sel[1:0]$  $2$  $1$  $R8320h$  $Analog Register 200$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$RESERVED$  $0$  $0$  $R8320h$  $Analog Register 200$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8324h$  $Analog Register 201$  $RW$  $0h$  $$
$$tsen_adc_raw_sel[1:0]$  $7$  $6$  $R8324h$  $Analog Register 201$  $RW$  $0h$  $Digital Raw Data Select For Debug$
$$pcm_en$  $5$  $5$  $R8324h$  $Analog Register 201$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R8324h$  $Analog Register 201$  $RW$  $0h$  $Setting For Different Test Points Of PCM$
$$RESERVED$  $31$  $8$  $R8328h$  $Analog Register 202$  $RW$  $0h$  $$
$$dro_en$  $7$  $7$  $R8328h$  $Analog Register 202$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $6$  $3$  $R8328h$  $Analog Register 202$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$clk_direction_lcpll$  $2$  $2$  $R8328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of LCPLL$
$$clk_direction_ringpll$  $1$  $1$  $R8328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of RINGPLL$
$$clk_direction_refclk$  $0$  $0$  $R8328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of REFCLK Divided From LCPLL$
$$RESERVED$  $31$  $8$  $R832Ch$  $Analog Register 203$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R832Ch$  $Analog Register 203$  $RW$  $0h$  $CMN Analog Test Point Selection&#xd;&#xa;test[7] is the enable bit for CMN block, CMN test[7]  and TRX test_lane[7] can't be high at same time.&#xd;&#xa;test[6:0] is the CMN TP address, the corresponding TP is valid only if CMN test[7]=1 and all TRX test_lane[7]=0$
$$RESERVED$  $31$  $8$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $Enable PHY Analog Test Point. 0:disable; 1: Enable$
$$avdd1815_sel$  $6$  $6$  $R8330h$  $Analog Register 204$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$RESERVED$  $5$  $5$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $R8330h$  $Analog Register 204$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $R8334h$  $Analog Register 205$  $RW$  $0h$  $$
$$ref_clk_ring_sel$  $7$  $7$  $R8334h$  $Analog Register 205$  $RW$  $1h$  $1: External Clock; 0: LC PLL Divided Clock.$
$$clk500m_dig_en$  $6$  $6$  $R8334h$  $Analog Register 205$  $RW$  $1h$  $NA$
$$lcpll_pfd_pw_dly$  $5$  $5$  $R8334h$  $Analog Register 205$  $RW$  $0h$  $NA$
$$icp_lc[4:0]$  $4$  $0$  $R8334h$  $Analog Register 205$  $RW$  $1Fh$  $NA$
$$RESERVED$  $31$  $8$  $R8338h$  $Analog Register 206$  $RW$  $0h$  $$
$$unused_1$  $7$  $7$  $R8338h$  $Analog Register 206$  $RW$  $1h$  $Ana_rsvd4[7:0]$
$$unused_2$  $6$  $6$  $R8338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$unused_3$  $5$  $5$  $R8338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$unused_4$  $4$  $4$  $R8338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$FORCE_CLK_DIRECTION_RING$  $3$  $3$  $R8338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$unused_5$  $2$  $2$  $R8338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_LCPLL$  $1$  $1$  $R8338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_RINGPLL$  $0$  $0$  $R8338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R833Ch$  $Analog Register 207$  $RW$  $0h$  $$
$$unused_6$  $7$  $7$  $R833Ch$  $Analog Register 207$  $RW$  $1h$  $Ana_rsvd3[7:0]$
$$unused_7$  $6$  $6$  $R833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$unused_8$  $5$  $5$  $R833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$unused_9$  $4$  $4$  $R833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$FORCE_CLK_DIRECTION_LCPLL$  $3$  $3$  $R833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$MASTERREG_R_SHORT$  $2$  $2$  $R833Ch$  $Analog Register 207$  $RW$  $0h$  $Connected To Masterreg_r_short In R1P1$
$$LCPLLCLK_DIV2_SEL$  $1$  $1$  $R833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$REFCLK_BYPASS$  $0$  $0$  $R833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R8340h$  $Analog Register 208$  $RW$  $0h$  $$
$$unused_10$  $7$  $7$  $R8340h$  $Analog Register 208$  $RW$  $1h$  $ANA_RSVD2[7:0]$
$$CLK_FWD2_DIRECTION_LCPLL$  $6$  $6$  $R8340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_LCPLL$  $5$  $5$  $R8340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_FWD2_DIRECTION_RINGPLL$  $4$  $4$  $R8340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_RINGPLL$  $3$  $3$  $R8340h$  $Analog Register 208$  $RW$  $0h$  $NA$
$$intpi_pll5[2:0]$  $2$  $0$  $R8340h$  $Analog Register 208$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R8344h$  $Analog Register 209$  $RW$  $0h$  $$
$$vdd_cp_selb$  $7$  $7$  $R8344h$  $Analog Register 209$  $RW$  $1h$  $Already Have R1P0$
$$avddr12_sel_mast_reg$  $6$  $6$  $R8344h$  $Analog Register 209$  $RW$  $0h$  $ANA_RSVD1[7:0]$
$$intpi_pll2[2:0]$  $5$  $3$  $R8344h$  $Analog Register 209$  $RW$  $0h$  $NA$
$$intpi_pll3[2:0]$  $2$  $0$  $R8344h$  $Analog Register 209$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R8348h$  $Analog Register 210$  $RW$  $0h$  $$
$$intpi_pll4[2:0]$  $7$  $5$  $R8348h$  $Analog Register 210$  $RW$  $0h$  $ANA_RSVD0[7:0]$
$$cmn_ipp_sllp_cur_sel[2:0]$  $4$  $2$  $R8348h$  $Analog Register 210$  $RW$  $2h$  $NA$
$$lcpll_ind_range_sel$  $1$  $1$  $R8348h$  $Analog Register 210$  $RW$  $0h$  $Option To Fine Tune Inductor Range$
$$vddvco_vth_12nm_sel$  $0$  $0$  $R8348h$  $Analog Register 210$  $RW$  $0h$  $NA$
$$RESERVED$  $31$  $8$  $R834Ch$  $Analog Register 211$  $RW$  $0h$  $$
$$ana_rsvda[7:0]$  $7$  $0$  $R834Ch$  $Analog Register 211$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8350h$  $Analog Register 212$  $RW$  $0h$  $$
$$ana_rsvdb[7:0]$  $7$  $0$  $R8350h$  $Analog Register 212$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8354h$  $Analog Register 213$  $RW$  $0h$  $$
$$ana_rsvdc[7:0]$  $7$  $0$  $R8354h$  $Analog Register 213$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $8$  $R8358h$  $Analog Register 214$  $RW$  $0h$  $$
$$ana_rsvdd[7:0]$  $7$  $0$  $R8358h$  $Analog Register 214$  $RW$  $F0h$  $New Added In R1P2$
$$RESERVED$  $31$  $31$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA000h$  $_field description_$  $RW$  $0h$  $$
$$auto_tx_foffset$  $31$  $31$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $Auto Transmitter Frequency Offset. internal&#xd;&#xa;Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.&#xd;&#xa;0: No clock offset update to the transmitter&#xd;&#xa;1: Transmitter gets frequency offset from the receiver offset extraction logic$
$$SSC_DSPREAD_TX$  $30$  $30$  $RA008h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$tx_foff_inv$  $29$  $29$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert internal&#xd;&#xa;Invert TX frequency offset value when "tx_foff_inv_force == 1"&#xd;&#xa;0: TX frequency offset value is non-inverted.&#xd;&#xa;1: TX frequency offset value is inverted.$
$$tx_foff_inv_force$  $28$  $28$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control internal&#xd;&#xa;TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"&#xd;&#xa;0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"&#xd;&#xa;1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"$
$$RESERVED$  $27$  $27$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_acc_factor$  $26$  $26$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $SSC Accumulator Factor internal&#xd;&#xa;It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.&#xd;&#xa;0: SSC is updated every two clock cycle&#xd;&#xa;1: SSC is updated every four clock cycle$
$$rx2tx_foffset_lane_sel[1:0]$  $25$  $24$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $RX To TX Frequency Offset Select internal&#xd;&#xa;select foffset from different RX lane$
$$reset_dtx$  $23$  $23$  $RA008h$  $DTX Register 0$  $RW$  $1h$  $Reset DTX internal&#xd;&#xa;Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.$
$$ringpll_ssc_dis$  $22$  $22$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $Ring PLL SSC Disable internal&#xd;&#xa;Disable ring PLL SSC function. This register has highest priority.$
$$lcpll_ssc_dis$  $21$  $21$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $LC PLL SSC Disable internal&#xd;&#xa;Disable LC PLL SSC function. This register has highest priority.$
$$dpher_cal_mode_ring$  $20$  $20$  $RA008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode Ring PLL internal&#xd;&#xa;Decide how to calculate the Tx phase value&#xd;&#xa;0: Tx phase is calculated based on old analog circuit design for fractional bits.&#xd;&#xa;1: Tx phase is calculated based on 2's compliment values for fractional bits.$
$$dpher_cal_mode$  $19$  $19$  $RA008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode internal&#xd;&#xa;Decide how to calculate the Tx phase value&#xd;&#xa;0: Tx phase is calculated based on old analog circuit design for fractional bits.&#xd;&#xa;1: Tx phase is calculated based on 2's compliment values for fractional bits.$
$$RESERVED$  $18$  $18$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_step_125ppm[3:0]$  $13$  $10$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $SSC Step Value For 125PPM internal$
$$INIT_TXFOFFS[9:0]$  $9$  $0$  $RA008h$  $DTX Register 0$  $RW$  $0h$  $Initial TX Frequency Offset&#xd;&#xa;User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.$
$$RESERVED$  $31$  $31$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_m[12:0]$  $28$  $16$  $RA00Ch$  $DTX Register 1$  $RW$  $5CFh$  $SSC Parameter internal&#xd;&#xa;This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.$
$$RESERVED$  $15$  $15$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring[3:0]$  $3$  $0$  $RA00Ch$  $DTX Register 1$  $RW$  $0h$  $SSC Step Value For 125PPM For Ring PLL internal$
$$auto_tx_foffset_ring$  $31$  $31$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $Auto Transmitter Frequency Offset. internal&#xd;&#xa;Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.&#xd;&#xa;0: No clock offset update to the transmitter&#xd;&#xa;1: Transmitter gets frequency offset from the receiver offset extraction logic$
$$ssc_dspread_tx_ring$  $30$  $30$  $RA010h$  $DTX Register 2$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select For Ring. internal&#xd;&#xa;This signal follows the value of SSC_DSPREAD_TX by default&#xd;&#xa;0: Center-spread&#xd;&#xa;1: Down-spread$
$$tx_foff_ring_inv$  $29$  $29$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert internal&#xd;&#xa;Invert TX frequency offset value when "tx_foff_inv_force == 1"&#xd;&#xa;0: TX frequency offset value is non-inverted.&#xd;&#xa;1: TX frequency offset value is inverted.$
$$tx_foff_ring_inv_force$  $28$  $28$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert Force Control internal&#xd;&#xa;TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"&#xd;&#xa;0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"&#xd;&#xa;1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"$
$$RESERVED$  $27$  $27$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ssc_acc_factor_ring$  $26$  $26$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor For Ring PLL internal&#xd;&#xa;It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.&#xd;&#xa;0: SSC is updated every two clock cycle&#xd;&#xa;1: SSC is updated every four clock cycle$
$$rx2tx_foffset_ring_lane_sel[1:0]$  $25$  $24$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $RX To TX Frequency Offset Select For Ring PLL internal&#xd;&#xa;select foffset from different RX lane$
$$RESERVED$  $23$  $23$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $$
$$SSC_AMP[6:0]$  $22$  $16$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $SSC Amplitude Setting&#xd;&#xa;SSC Amplitude, Unit is around 125ppm, check user manual for detail$
$$DTX_CLAMPING_SEL[1:0]$  $15$  $14$  $RA010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Select&#xd;&#xa;DTX Clamping Select. This is valid only in repeat mode.&#xd;&#xa;2'b00: Clamp at +/- 122 ppm.&#xd;&#xa;2'b01: Clamp at +/- 244 ppm.&#xd;&#xa;2'b10: Clamp at +/- 488 ppm.&#xd;&#xa;2'b11: Clamp at +/- 976 ppm.$
$$DTX_CLAMPING_EN$  $13$  $13$  $RA010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Enable&#xd;&#xa;Enable DTX clamping protection logic. This is valid only in repeat mode.$
$$DTX_CLAMPING_TRIGGER_CLEAR$  $12$  $12$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $DTX Clamping Trigger Clear&#xd;&#xa;Manually clear DTX Clamping trigger flag.$
$$DTX_CLAMPING_TRIGGER$  $11$  $11$  $RA010h$  $DTX Register 2$  $R$  $0h$  $DTX Clamping Trigger&#xd;&#xa;A value of 1 in this register indicates the DTX clamping is triggered.$
$$reset_dtx_ring$  $10$  $10$  $RA010h$  $DTX Register 2$  $RW$  $1h$  $Reset DTX internal$
$$INIT_TXFOFFS_RING[9:0]$  $9$  $0$  $RA010h$  $DTX Register 2$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL&#xd;&#xa;User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.$
$$RESERVED$  $31$  $31$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ssc_m_ring[12:0]$  $28$  $16$  $RA014h$  $DTX Register 3$  $RW$  $5CFh$  $SSC Parameter For Ring PLL internal&#xd;&#xa;This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.$
$$RESERVED$  $15$  $15$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA014h$  $DTX Register 3$  $RW$  $0h$  $$
$$SSC_AMP_RING[6:0]$  $31$  $25$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $SSC Amplitude Setting For Ring PLL&#xd;&#xa;SSC Amplitude, Unit is around 125ppm, check user manual for detail$
$$RESERVED$  $24$  $24$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $$
$$dtx_floop_step_size_ring[1:0]$  $23$  $22$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For Ring PLL internal&#xd;&#xa;0: 1/512&#xd;&#xa;1: 1/1024&#xd;&#xa;2: 1/2048&#xd;&#xa;3: 1/4096$
$$dtx_floop_step_size[1:0]$  $21$  $20$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For LC PLL internal&#xd;&#xa;0: 1/512&#xd;&#xa;1: 1/1024&#xd;&#xa;2: 1/2048&#xd;&#xa;3: 1/4096$
$$DTX_FOFFSET_SEL_RING$  $19$  $19$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL&#xd;&#xa;0: Use Rx Frequency Offset&#xd;&#xa;1: Use Far End Loopback FIFO information generated frequency offset$
$$DTX_FOFFSET_SEL$  $18$  $18$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For LC PLL internal&#xd;&#xa;0: Use Rx Frequency Offset&#xd;&#xa;1: Use Far End Loopback FIFO information generated frequency offset$
$$DTX_FLOOP_EN_RING$  $17$  $17$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL&#xd;&#xa;0: use other frequency offset source, such as SSC and initial frequency offset&#xd;&#xa;1: use DTX frequency offset$
$$DTX_FLOOP_EN$  $16$  $16$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable&#xd;&#xa;0: use other frequency offset source, such as SSC and initial frequency offset&#xd;&#xa;1: use DTX frequency offset$
$$lane_align_poffset_ring_force$  $15$  $15$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force For Ring internal$
$$lane_align_poffset_ring[6:0]$  $14$  $8$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset For Ring internal$
$$lane_align_poffset_force$  $7$  $7$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force internal$
$$lane_align_poffset[6:0]$  $6$  $0$  $RA018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset internal$
$$phy_align_sample_sel$  $31$  $31$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $PHY Alignment Sample Selection internal&#xd;&#xa;0: Use analog sample point for alignment&#xd;&#xa;1: Use digital sample point for alignment$
$$align_coarse_timeout_en$  $30$  $30$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $Alignment Coarse Stage Timeout Enable internal$
$$lane_align_fast_done_sel[1:0]$  $29$  $28$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $Lane Alignment Fast Done Selection internal&#xd;&#xa;Lane alignment fast done. Asserts alignment ready indicator earlier.&#xd;&#xa;2'h0: Lane alignment ready signal is asserts after fine step adjustment.&#xd;&#xa;2'h1: Lane alignment ready signal is asserts after approach average state and 2 us.&#xd;&#xa;2'h2: Lane alignment ready signal is asserts after approach average state and 4 us.&#xd;&#xa;2'h3: Lane alignment ready signal is asserts after approach average state and 6 us.$
$$dtx_floop_foffset_rd_req$  $27$  $27$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request internal&#xd;&#xa;when this bit is high, dtx_floop_foffset read value is updated.$
$$dtx_floop_foffset[10:0]$  $26$  $16$  $RA01Ch$  $DTX PHY Alignment 0$  $R$  $0h$  $DTX Frequency Loop Offset internal&#xd;&#xa;It is 2's complement value. This is from far end loopback FIFO status&#xd;&#xa;The unit is 15.2588ppm$
$$RESERVED$  $15$  $15$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$dtx_floop_foffset_rd_req_ring$  $11$  $11$  $RA01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request For Ring PLL internal&#xd;&#xa;when this bit is high, dtx_floop_foffset read value is updated.$
$$dtx_floop_foffset_ring[10:0]$  $10$  $0$  $RA01Ch$  $DTX PHY Alignment 0$  $R$  $0h$  $DTX Frequence Loop Offset For Ring PLL internal&#xd;&#xa;It is 2's complement value. This is from far end loopback FIFO status&#xd;&#xa;The unit is 15.2588ppm$
$$align_settle_time_sel[2:0]$  $31$  $29$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $1h$  $Alignment Settle Time Selection internal&#xd;&#xa;Settle time is needed if PI inside PLL loop and there is phase code change&#xd;&#xa;3'h0: 1us&#xd;&#xa;3'h1: 2us&#xd;&#xa;3'h2: 3us&#xd;&#xa;3'h3: 4us&#xd;&#xa;3'h4: 5us&#xd;&#xa;3'h5: 6us&#xd;&#xa;3'h6: 7us&#xd;&#xa;3'h7: 8us$
$$align_accurate_en$  $28$  $28$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Accurate State Enable internal$
$$phy_align_valid_width_force$  $27$  $27$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Valid Signal Width Force internal$
$$phy_align_valid_width[1:0]$  $26$  $25$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Valid Signal Width internal$
$$align_coarse_step[2:0]$  $24$  $22$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $3h$  $Alignment Coarse Step Size Selection internal&#xd;&#xa;3'h0: 1/8&#xd;&#xa;3'h1: 1/4&#xd;&#xa;3'h2: 1/2&#xd;&#xa;3'h3: 1&#xd;&#xa;3'h4: 2&#xd;&#xa;3'h5: 4&#xd;&#xa;3'h6: 8&#xd;&#xa;3'h7: reserved$
$$align_accurate_step[1:0]$  $21$  $20$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $Alignment Accurate Step Size Selection internal&#xd;&#xa;2'h0: 1/1024&#xd;&#xa;2'h1: 1/512&#xd;&#xa;2'h2: 1/256&#xd;&#xa;2'h3: 1/128$
$$align_fine_step[1:0]$  $19$  $18$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $3h$  $Alignment Fine Step Size Selection internal&#xd;&#xa;2'h0: 1&#xd;&#xa;2'h1: 1/2&#xd;&#xa;2'h2: 1/4&#xd;&#xa;2'h3: 1/8$
$$cnt1m_ini_txclk_force$  $17$  $17$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Settle Time Counter Setting Force internal$
$$align_cmpsat_en$  $16$  $16$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Compesation Enable internal$
$$cnt1m_ini_txclk[8:0]$  $15$  $7$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $7Dh$  $PHY Alignment Settle Time Counter Setting internal&#xd;&#xa;This register is used in the design to generate 1us counter from TXCLK&#xd;&#xa;This register value need to be set based on TXCLK frequency = TXCLK frequency -1.&#xd;&#xa;If TXCLK freq is 125M, set this value to 124 in decimal.$
$$align_comp_phase[6:0]$  $6$  $0$  $RA024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Compesation Phase Number internal&#xd;&#xa;The total phase needed during compesation state. 1 phase is added each step.&#xd;&#xa;Total is -64~63 phase$
$$RESERVED$  $31$  $31$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$lane_align_freeze_force$  $31$  $31$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Alignment Accurate State Phase Step Select. internal&#xd;&#xa;Force lane alignment freeze signal. Freeze signal gets value from lane_align_freeze.$
$$lane_align_freeze$  $30$  $30$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Freeze Lane Alignment Function.   internal&#xd;&#xa;This field freezes the lane alignment function, but is only valid when lane_align_freeze_force  = 1.$
$$lane_align_ready_out_force$  $29$  $29$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_out Force Enable internal&#xd;&#xa;1'b0: use internal logic&#xd;&#xa;1'b1: use register lane_align_ready_out$
$$lane_align_ready_out$  $28$  $28$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Value For Pin_lane_align_ready_out. internal&#xd;&#xa;This bit is only used when lane_align_ready_out_force is set to 1$
$$lane_align_ready_in_force$  $27$  $27$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_in Force Enable internal&#xd;&#xa;1'b0: use PIN_LANE_ALIGN_READY_IN&#xd;&#xa;1'b1: use register lane_align_ready_in$
$$lane_align_ready_in$  $26$  $26$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_in Forced Value internal$
$$ssc_run_out_force$  $25$  $25$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_out Force Enable internal&#xd;&#xa;1'b0: use internal logic&#xd;&#xa;1'b1: use register ssc_run_out$
$$ssc_run_out$  $24$  $24$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_out Forced Value internal&#xd;&#xa;This bit is only used when ssc_run_out_force is set to 1$
$$ssc_run_in_force$  $23$  $23$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Force Enable internal&#xd;&#xa;1'b0: ssc_run_in use PIN_SSC_RUN_IN&#xd;&#xa;1'b1: ssc_run_in use register ssc_run_in value$
$$ssc_run_in$  $22$  $22$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Forced Value internal&#xd;&#xa;This bit is only used when ssc_run_in_force is set to 1$
$$lane_align_ready_mode$  $21$  $21$  $RA02Ch$  $SRIS 0$  $RW$  $1h$  $Lane Align Ready Mode internal&#xd;&#xa;0: lane alignment ready is controlled by fixed timer lane_align_ready_timer&#xd;&#xa;1: lane alignment ready is controlled by phase offset tracking algorithm which is controlled by lane_align_ready_window. lane_align_ready_timer is also used in this mode for timeout function.&#xd;&#xa;This is used in the initial lane alignment.$
$$lane_align_ready_timeout_en$  $20$  $20$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Align Ready Timeout Enable internal&#xd;&#xa;This bit is used when lane_align_ready_mode is set to 1&#xd;&#xa;1'b0: lane_align_ready is not controlled by a timeout timer&#xd;&#xa;1'b1: lane_align_ready is controlled by a timeout timer$
$$max_poffset_jump_reset$  $19$  $19$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Reset Max_poffset_jump internal&#xd;&#xa;1'b0: normal mode&#xd;&#xa;1'b1: reset max_poffset_jump value.$
$$ssc_run_in_loop$  $18$  $18$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Loopback Enable internal&#xd;&#xa;Connect ssc_run_out to ssc_run_in internally.&#xd;&#xa;It has higher priority than ssc_run_in_force.$
$$sris_realign_ready_timeout_en$  $17$  $17$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Realign Ready Timeout Enable. internal&#xd;&#xa;This bit is used when sris_realign_ready_mode is set to 1.&#xd;&#xa;1'b0: Lane_align_ready is not controlled by a timeout timer&#xd;&#xa;1'b1: Lane_align_ready is controlled by a timeout timer$
$$sris_realign_ready_mode$  $16$  $16$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Realign Ready Mode. internal&#xd;&#xa;0: Lane alignment ready is controlled by a fixed timer, sris_realign_timer.&#xd;&#xa;1: Lane alignment ready is controlled by the phase offset tracking algorithm which is controlled by the lane_align_ready_window. sris_realign_timer is also used in this mode for the timeout function.&#xd;&#xa;This is used when doing realignment between SSC cycles$
$$SRIS_DIS_FORCE$  $15$  $15$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $SRIS_DIS FORCE Enable.&#xd;&#xa;1'b0: When SSC_EN is 1 and LANE_ALIGN_OFF is 0, SRIS_DIS is 0.&#xd;&#xa;1'b1: Use register SRIS_DIS$
$$SRIS_DIS$  $14$  $14$  $RA02Ch$  $SRIS 0$  $RW$  $1h$  $SRIS_DIS Forced Value.&#xd;&#xa;This bit is only used when SRIS_DIS_FORCE is set to 1.&#xd;&#xa;If SRIS_DIS = 0 the SRIS control logic inside the PHY is enabled.&#xd;&#xa;If SRIS_DIS = 1  the SRIS control logic inside the PHY is disabled.$
$$one_us_dtx_force$  $13$  $13$  $RA02Ch$  $SRIS 0$  $RW$  $0h$  $Force One_us_dtx To Register Value. internal&#xd;&#xa;0: one_us_dtx use calculated value for PCIE mode&#xd;&#xa;1: one_us_dtx use register value&#xd;&#xa;When in SerDes mode, set this bit to 1 if lane alignment is turned on.$
$$one_us_dtx[9:0]$  $12$  $3$  $RA02Ch$  $SRIS 0$  $RW$  $138h$  $Number Of DTX_CLK Cycles In 1us internal&#xd;&#xa;This F7217is used when one_us_dtx_force is set to 1&#xd;&#xa;If DTX_CLK frequency is 312MHz, set this register to 10'd311.$
$$lane_align_ready_timer[2:0]$  $2$  $0$  $RA02Ch$  $SRIS 0$  $RW$  $2h$  $Lane Alignment Done Timer. internal&#xd;&#xa;3'b000: 5 us&#xd;&#xa;3'b001: 7 us&#xd;&#xa;3'b010: 14 us&#xd;&#xa;3'b011: 25 us&#xd;&#xa;3'b100: 34 us&#xd;&#xa;3'b101: 50 us&#xd;&#xa;3'b110: 85 us&#xd;&#xa;3'b111: 100 us&#xd;&#xa;This field indicates the end of lane alignment and is used during the initial lane alignment.&#xd;&#xa;When lane_align_ready_mode is 0, this field operates as a fixed timer. When lane_align_ready_mode is 1, this register is used for the timeout function.$
$$int_lane_align_ready_in$  $31$  $31$  $RA030h$  $SRIS 1$  $R$  $0h$  $Read Value Of Internal Lane_align_ready_in internal$
$$int_lane_align_ready_out$  $30$  $30$  $RA030h$  $SRIS 1$  $R$  $0h$  $Read Value Of Internal Lane_align_ready_out internal$
$$int_ssc_run_in$  $29$  $29$  $RA030h$  $SRIS 1$  $R$  $0h$  $Read Value Of Internal SSC_RUN_IN internal$
$$int_ssc_run_out$  $28$  $28$  $RA030h$  $SRIS 1$  $R$  $0h$  $Read Value Of Internal SSC_RUN_OUT internal$
$$int_lane_ready$  $27$  $27$  $RA030h$  $SRIS 1$  $R$  $0h$  $Lane Align Ready internal$
$$max_poffset_jump[5:0]$  $26$  $21$  $RA030h$  $SRIS 1$  $R$  $0h$  $Maximum Alignment Phase Offset Jump After Lane Alignment Done.  internal$
$$poff_foff_en$  $20$  $20$  $RA030h$  $SRIS 1$  $RW$  $1h$  $Enable Both Phase Offset And Frequency Offset Together internal&#xd;&#xa;0: Cannot support both lane alignment phase offset and frequency offset enable at the same time.&#xd;&#xa;1: Support both lane alignment phase offset and frequency offset enable at the same time.$
$$INIT_TXFOFFS_EN$  $19$  $19$  $RA030h$  $SRIS 1$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.&#xd;&#xa;0: Disable Tx initial frequency offset. Tx initial frequency offset is 0 no matter of the reference clock frequency.&#xd;&#xa;1: Enable Tx initial frequency offset.$
$$RESERVED$  $18$  $18$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA030h$  $SRIS 1$  $RW$  $0h$  $$
$$SRIS_SSC_CYCLE_DISABLE$  $11$  $11$  $RA030h$  $SRIS 1$  $RW$  $0h$  $Disable SSC Cycles&#xd;&#xa;0:Lane alignment and SSC works alternatively&#xd;&#xa;1: After lane alignment, always do SSC&#xd;&#xa;When this bit is set to 1, after first lane alignment, SSC runs continuously.&#xd;&#xa;Before setting the  EOM function, the user must set this register to 1.$
$$sris_ssc_cycle[2:0]$  $10$  $8$  $RA030h$  $SRIS 1$  $RW$  $4h$  $Total SSC Cylces For SSC Mode. internal&#xd;&#xa;3'b000: 1&#xd;&#xa;3'b001: 5&#xd;&#xa;3'b010: 10&#xd;&#xa;3'b011: 50&#xd;&#xa;3'b100: 100&#xd;&#xa;3'b101: 400&#xd;&#xa;3'b110: 700&#xd;&#xa;3'b111: 1000&#xd;&#xa;By default, every 100 SSC cycles redo lane alignment$
$$sris_refclk_align_start_time2[2:0]$  $7$  $5$  $RA030h$  $SRIS 1$  $RW$  $6h$  $Time To Start Refclk Alignment In Small Step Jump Mode. internal&#xd;&#xa;This field represents the time needed to start refclk alignment in small step jump mode.&#xd;&#xa;3'b000: 21 us&#xd;&#xa;3'b001: 26 us&#xd;&#xa;3'b010: 27 us&#xd;&#xa;3'b011: 28 us&#xd;&#xa;3'b100: 29 us&#xd;&#xa;3'b101: 30 us&#xd;&#xa;3'b110: 31 us&#xd;&#xa;3'b111: 36 us&#xd;&#xa;If the time needed is less than 17 us then this time is used for refclk alignment.&#xd;&#xa;If the time needed  is larger than 31 us, the refclk alignment never starts.$
$$sris_refclk_align_start_time1[1:0]$  $4$  $3$  $RA030h$  $SRIS 1$  $RW$  $2h$  $Time To Start Refclk Alignment In The  Big Step Jump Mode. internal&#xd;&#xa;2'b00: 0 us&#xd;&#xa;2'b01: 12 us&#xd;&#xa;2'b10: 24 us&#xd;&#xa;2'b11: 36 us&#xd;&#xa;If the time needed is less than 17 us then this time is used for refclk alignment.&#xd;&#xa;If the time needed  is larger than 31 us, the refclk alignment never starts.$
$$sris_realign_timer[2:0]$  $2$  $0$  $RA030h$  $SRIS 1$  $RW$  $4h$  $Lane Alignment Time Between Two SSC Modes. internal&#xd;&#xa;3'b000: 2 us&#xd;&#xa;3'b001: 4 us&#xd;&#xa;3'b010: 6 us&#xd;&#xa;3'b011: 8 us&#xd;&#xa;3'b100: 10 us&#xd;&#xa;3'b101: 20 us&#xd;&#xa;3'b110: 40 us&#xd;&#xa;3'b111: 60 us&#xd;&#xa;This field is used when performing realignment between SSC cycles&#xd;&#xa;When sris_realign_ready_mode is 0, this field operates as a fixed timer. When sris_realign_ready_mode is 1, this field is used for the timeout function.$
$$RESERVED$  $31$  $10$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU&#xd;&#xa;1: MCU moves xdata from pram to PHY memory&#xd;&#xa;0: SoC downloads xdata to PHY$
$$INIT_DONE_CMN$  $8$  $8$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$RESERVED$  $7$  $5$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE3$  $3$  $3$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE2$  $2$  $2$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE1$  $1$  $1$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1&#xd;&#xa;Do not enable MCU before program is loaded$
$$MCU_EN_LANE0$  $0$  $0$  $RA200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 0&#xd;&#xa;Do not enable MCU before program is loaded$
$$cmn_mcu_restart$  $31$  $31$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart&#xd;&#xa;Setting this register 0 then 1 resets and restarts MCU$
$$RESERVED$  $30$  $17$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_cmn$  $16$  $16$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $15$  $9$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $1$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE0$  $0$  $0$  $RA204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Interrupt MCU Lane0$
$$RESERVED$  $31$  $9$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $1$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE1$  $0$  $0$  $RA208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $Interrupt MCU Lane1$
$$RESERVED$  $31$  $9$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $1$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE2$  $0$  $0$  $RA20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $Interrupt MCU Lane2$
$$RESERVED$  $31$  $9$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request internal&#xd;&#xa;Force the CPU to stop program execution and enter the Hold Mode$
$$RESERVED$  $7$  $1$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE3$  $0$  $0$  $RA210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $Interrupt MCU Lane3$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $RA214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $RA218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $31$  $25$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$PRAM_ECC_1ERR$  $24$  $24$  $RA21Ch$  $Memory Control Register 0$  $R$  $0h$  $PRAM 16384x32 Memory ECC 1 Bit Correctable Error Detected$
$$PRAM_ECC_2ERR$  $23$  $23$  $RA21Ch$  $Memory Control Register 0$  $R$  $0h$  $PRAM 16384x32 Memory ECC 2 bits Uncorrectable Error Detected$
$$ROM_PARITY_ERR$  $22$  $22$  $RA21Ch$  $Memory Control Register 0$  $R$  $0h$  $8192x32 ROM PARITY Error Detected$
$$PRAM_ECC_1ERR_CLEAR$  $21$  $21$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$PRAM_ECC_1ERR_ENABLE$  $20$  $20$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$PRAM_ECC_1ERR_SET$  $19$  $19$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Set&#xd;&#xa;Rising edge to set error status$
$$PRAM_ECC_2ERR_CLEAR$  $18$  $18$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$PRAM_ECC_2ERR_ENABLE$  $17$  $17$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$PRAM_ECC_2ERR_SET$  $16$  $16$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Set&#xd;&#xa;Rising edge to set error status$
$$prom_tm$  $15$  $15$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM Timing Control For Debug Only internal$
$$prom_trb[1:0]$  $14$  $13$  $RA21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only internal$
$$prom_rtsel[1:0]$  $12$  $11$  $RA21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only internal$
$$prom_ptsel[1:0]$  $10$  $9$  $RA21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only internal$
$$pram_rtsel[1:0]$  $8$  $7$  $RA21Ch$  $Memory Control Register 0$  $RW$  $1h$  $Program Memory Read Timing Control For Debug Only internal$
$$pram_wtsel[1:0]$  $6$  $5$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $Program Memory Write Timing Control For Debug Only internal$
$$PROG_RAM_SEL[1:0]$  $4$  $3$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PHY Program Memory Access Selection&#xd;&#xa;2'b00: APB and SIF access PHY internal program ram&#xd;&#xa;2'b01: APB and SIF access PHY internal program rom&#xd;&#xa;2'b10: APB and SIF access OFF-PHY program ram$
$$ROM_PARITY_ERR_CLEAR$  $2$  $2$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Error Clear&#xd;&#xa;Set 1 to clear error status$
$$ROM_PARITY_ERR_ENABLE$  $1$  $1$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Check Enable&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$ROM_PARITY_ERR_SET$  $0$  $0$  $RA21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Error Set&#xd;&#xa;Rising edge to set error status$
$$RESERVED$  $31$  $12$  $RA220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Read Timing Control internal&#xd;&#xa;RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control internal&#xd;&#xa;WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only internal$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $RA220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Read Timing Control For Debug Only internal$
$$PMEM_CHECKSUM_EXP[31:0]$  $31$  $0$  $RA224h$  $Memory Control Register 2$  $RW$  $FFFFFFFFh$  $Program Memory Expected Checksum Value&#xd;&#xa;User shall calculate firmware checksum and write to this register$
$$PMEM_CHECKSUM[31:0]$  $31$  $0$  $RA228h$  $Memory Control Register 3$  $R$  $0h$  $Program Memory Checksum Result&#xd;&#xa;Checksum Calculated During Firmware Loading$
$$RESERVED$  $31$  $29$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error&#xd;&#xa;Rising edge to set error status$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear&#xd;&#xa;Set 1 to clear error status$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $Xdata Mem ECC 1 Bit Error Detected$
$$RESERVED$  $4$  $3$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ecc_enable$  $2$  $2$  $RA22Ch$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function internal&#xd;&#xa;1: Enable Memory ECC Function&#xd;&#xa;0: Disable Memory ECC Function$
$$PMEM_CHECKSUM_PASS$  $1$  $1$  $RA22Ch$  $Memory Control Register 4$  $R$  $0h$  $PRAM Checksum Comparison Result&#xd;&#xa;Checksum Comparison Result Between PMEM_CHECKSUM_EXP[31:0] And PMEM_CHECKSUM[31:0]&#xd;&#xa;1: Checksum is correct&#xd;&#xa;0: Checksum is not correct$
$$PMEM_CHECKSUM_RESET$  $0$  $0$  $RA22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Checksum Reset&#xd;&#xa;Reset Checksum Calculation Of PMEM_CHECKSUM[31:0]&#xd;&#xa;1: Reset PMEM_CHECKSUM[31:0]&#xd;&#xa;0: Normal Checksum Operation$
$$RESERVED$  $31$  $2$  $RA230h$  $MCU Clock Control Register$  $RW$  $0h$  $$
$$mcu_clk_div$  $1$  $1$  $RA230h$  $MCU Clock Control Register$  $RW$  $0h$  $MCU Clock Source Divider internal&#xd;&#xa;Divide MCU Clock Source By 2&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$mcu_clk_sel$  $0$  $0$  $RA230h$  $MCU Clock Control Register$  $RW$  $0h$  $MCU Clock Source Selection internal&#xd;&#xa;1: ANA_DIG_REF_CLK&#xd;&#xa;0: PIN_MCU_CLK$
$$set_mcu_command_lane0[31:0]$  $31$  $0$  $RA234h$  $MCU Information Register 0$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane1[31:0]$  $31$  $0$  $RA238h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane2[31:0]$  $31$  $0$  $RA23Ch$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)$
$$set_mcu_command_lane3[31:0]$  $31$  $0$  $RA240h$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use internal&#xd;&#xa;[0] : POWERUP_SIMPLE&#xd;&#xa;1= power up simple&#xd;&#xa;0= normal (default)&#xd;&#xa;[1] : FORCE_EXIT_CAL&#xd;&#xa;1= forced exit calibration&#xd;&#xa;0= normal (default)&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0&#xd;&#xa;[5] : BYPASS_power on_DELAY&#xd;&#xa;1=bypass power on delay&#xd;&#xa;0=normal (default)&#xd;&#xa;[6] : BYPASS_XDAT_INIT&#xd;&#xa;1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)&#xd;&#xa;0=normal (default)&#xd;&#xa;[7] : BYPASS_speed table_LOAD&#xd;&#xa;1=bypass speed table load&#xd;&#xa;0=normal (default)&#xd;&#xa;[8] : Check_Speed_Table_Load&#xd;&#xa;1=check speed table enable&#xd;&#xa;FW sweeps all the speed table value by using mcu_debug**:&#xd;&#xa;MCU_DEBUG2_LANE = table index count for each gen&#xd;&#xa;MCU_DEBUG4_LANE = gen&#xd;&#xa;MCU_DEBUG3_LANE = speed data value&#xd;&#xa;0=normal (default)$
$$RESERVED$  $31$  $25$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $24$  $17$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $16$  $9$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $RA244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $0h$  $Xdata LANE ECC Error Address$
$$RESERVED$  $31$  $25$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_ack$  $24$  $24$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Acknowledge internal$
$$mcu_local_status[7:0]$  $23$  $16$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Status internal$
$$RESERVED$  $15$  $9$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_req$  $8$  $8$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Request internal$
$$mcu_local_command[7:0]$  $7$  $0$  $RA2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Command internal$
$$RESERVED$  $31$  $25$  $RA2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_ack_rd$  $24$  $24$  $RA2E0h$  $MCU Sync 2$  $R$  $0h$  $External MCU Remote Acknowledge internal$
$$mcu_remote_status_rd[7:0]$  $23$  $16$  $RA2E0h$  $MCU Sync 2$  $R$  $0h$  $External MCU Remote Status internal$
$$RESERVED$  $15$  $9$  $RA2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_req_rd$  $8$  $8$  $RA2E0h$  $MCU Sync 2$  $R$  $0h$  $External MCU Remote Request internal$
$$mcu_remote_command_rd[7:0]$  $7$  $0$  $RA2E0h$  $MCU Sync 2$  $R$  $0h$  $External MCU Remote Command internal$
$$RESERVED$  $31$  $4$  $RA2E4h$  $memory irq$  $RW$  $0h$  $$
$$mcu_remote_ack_isr$  $3$  $3$  $RA2E4h$  $memory irq$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt internal$
$$mcu_remote_req_isr$  $2$  $2$  $RA2E4h$  $memory irq$  $RW$  $0h$  $External MCU Remote Request Interrupt internal$
$$RESERVED$  $1$  $1$  $RA2E4h$  $memory irq$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA2E4h$  $memory irq$  $RW$  $0h$  $$
$$RESERVED$  $31$  $4$  $RA2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$mcu_remote_ack_mask$  $3$  $3$  $RA2E8h$  $memory irq mask$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Mask internal$
$$mcu_remote_req_mask$  $2$  $2$  $RA2E8h$  $memory irq mask$  $RW$  $0h$  $External MCU Remote Request Interrupt Mask internal$
$$RESERVED$  $1$  $1$  $RA2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$ana_reg_cmn_addr[7:0]$  $31$  $24$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register ADDR Input internal&#xd;&#xa;Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input internal&#xd;&#xa;Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $RA2ECh$  $Analog Interface Register 0$  $R$  $0h$  $Common Analog Register RD_OUT Output internal$
$$ana_reg_cmn_rst$  $7$  $7$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input internal&#xd;&#xa;Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_we$  $6$  $6$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input internal&#xd;&#xa;Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_re$  $5$  $5$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input internal&#xd;&#xa;Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1$
$$ana_reg_cmn_force$  $4$  $4$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register Force internal$
$$RESERVED$  $3$  $3$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_su_dly_sel[2:0]$  $2$  $0$  $RA2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Analog Register Setup Time Select internal$
$$ana_reg_hd_dly_sel[2:0]$  $31$  $29$  $RA2F0h$  $APB Bus Control Register$  $RW$  $0h$  $Analog Register Hold Time Select internal$
$$RESERVED$  $28$  $1$  $RA2F0h$  $APB Bus Control Register$  $RW$  $0h$  $$
$$APB_BURST_EN$  $0$  $0$  $RA2F0h$  $APB Bus Control Register$  $RW$  $0h$  $APB Bus Burst Mode Enable&#xd;&#xa;1: Enable APB burst mode for firmware and speed table download. APB Burst mode only works for write operation. Use normal APB protocol to write this register to 1.&#xd;&#xa;0: Normal APB mode. Use APB Burst protocol to write this register to 0 after firmware and speed table download is done.$
$$RESERVED$  $31$  $4$  $RA2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$mcu_remote_ack_isr_clear$  $3$  $3$  $RA2F4h$  $memory irq clear$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Clear internal$
$$mcu_remote_req_isr_clear$  $2$  $2$  $RA2F4h$  $memory irq clear$  $RW$  $0h$  $External MCU Remote Request Interrupt Clear internal$
$$RESERVED$  $1$  $1$  $RA2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RA2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$RESERVED$  $31$  $24$  $RA2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$RESERVED$  $23$  $1$  $RA2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_cmn_cal_force$  $0$  $0$  $RA2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register Force internal$
$$dig_rsvd0[15:0]$  $31$  $16$  $RA300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0 internal$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $RA300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Internal Reserved Registers 0 internal$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $RA304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0 internal$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $RA304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 1 internal$
$$stresstest_en$  $31$  $31$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable internal&#xd;&#xa;This is used for analog port STRESSTEST_EN in normal function mode&#xd;&#xa;0: Normal voltage&#xd;&#xa;1: Voltage stress test$
$$RESERVED$  $30$  $30$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$RESERVED$  $23$  $22$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1_cmn[5:0]$  $21$  $16$  $RA308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result internal&#xd;&#xa;Selects Module Level Signals. Refer To The Testbus Structure Document For Details$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $RA308h$  $Common Test Registers 2$  $RW$  $FF00h$  $Analog CMN_ANA_RSVD_IN Input internal$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result&#xd;&#xa;3'b000 : Lane 0&#xd;&#xa;3'b001 : Lane 1&#xd;&#xa;3'b010 : Lane 2&#xd;&#xa;3'b011 : Lane 3$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $28$  $23$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$testbus_lane_sel1[2:0]$  $22$  $20$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result internal&#xd;&#xa;3'b000 : Lane 0&#xd;&#xa;3'b001 : Lane 1&#xd;&#xa;3'b010 : Lane 2&#xd;&#xa;3'b011 : Lane 3$
$$testbus_sel_hi1_cmn[5:0]$  $19$  $14$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result.  internal&#xd;&#xa;Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.&#xd;&#xa;0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]&#xd;&#xa;1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]$
$$RESERVED$  $12$  $8$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_order0[3:0]$  $7$  $4$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left internal&#xd;&#xa;0: [15:0]&#xd;&#xa;1: [14:0][15]&#xd;&#xa;2: [13:0][15:14]&#xd;&#xa;. . .$
$$testbus_sel_order1[3:0]$  $3$  $0$  $RA30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left internal&#xd;&#xa;0: [15:0]&#xd;&#xa;1: [14:0][15]&#xd;&#xa;2: [13:0][15:14]&#xd;&#xa;. . .$
$$testbus_sel_swap[15:0]$  $31$  $16$  $RA310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped internal&#xd;&#xa;0: Select Testbus&#xd;&#xa;1: Select Optional Testbus$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $RA310h$  $Common Test Registers 4$  $R$  $0h$  $Digital Test Bus Register Read Out.&#xd;&#xa;User Can Read The Selected 16-bit Testbus Value From This Register.&#xd;&#xa;Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]$
$$LANE_SEL[2:0]$  $31$  $29$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.&#xd;&#xa;These registers select which lane to program.&#xd;&#xa;3'b000: First lane&#xd;&#xa;3'b001: Second lane&#xd;&#xa;Others: N-1 lane$
$$RESERVED$  $28$  $28$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $RA314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.&#xd;&#xa;This register indicates that the PHY is in Broadcast mode&#xd;&#xa;0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.&#xd;&#xa;1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.$
$$PHY_MODE[2:0]$  $26$  $24$  $RA314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode&#xd;&#xa;These registers select the current PHY mode&#xd;&#xa;3'b000: SATA&#xd;&#xa;3'b001: SAS&#xd;&#xa;3'b010: RESERVED&#xd;&#xa;3'b011: PCIE&#xd;&#xa;3'b100: SERDES&#xd;&#xa;3'b101: USB3&#xd;&#xa;All other values: modes currently not supported.$
$$PHY_ISOLATE_MODE$  $23$  $23$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode&#xd;&#xa;0: PHY is in Normal mode&#xd;&#xa;1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)$
$$RESERVED$  $22$  $22$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.&#xd;&#xa;Soft reset internal logic except control registers. It shall be set to 0 to release reset&#xd;&#xa;0: Not reset&#xd;&#xa;1: Reset$
$$SFT_RST_ONLY_REG$  $20$  $20$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.&#xd;&#xa;This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers.&#xd;&#xa;0: No reset&#xd;&#xa;1: Reset$
$$PHY_MODE_FM_REG$  $19$  $19$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers&#xd;&#xa;PHY mode is determined by register instead of input pins&#xd;&#xa;1'b1 : PHY mode is determined by register PHY_MODE[2:0]&#xd;&#xa;1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $RA314h$  $Common System Registers$  $R$  $4h$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0] internal&#xd;&#xa;These registers show the result of phy mode&#xd;&#xa;3'b000: SATA&#xd;&#xa;3'b001: SAS&#xd;&#xa;3'b010: RESERVED&#xd;&#xa;3'b011: PCIE&#xd;&#xa;3'b100: SERDES&#xd;&#xa;3'b101: USB3&#xd;&#xa;All other values: modes currently not supported.$
$$RESERVED$  $15$  $10$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$ana_cmn_phy_x2_master_en[1:0]$  $9$  $8$  $RA314h$  $Common System Registers$  $RW$  $3h$  $Analog Input CMN_PHY_X2_MASTER_EN Control Register internal$
$$PHY_CONFIG[1:0]$  $7$  $6$  $RA314h$  $Common System Registers$  $RW$  $0h$  $PLL Configuration Between Multiple PHY&#xd;&#xa;2'b00: Use its own PLL clock. Do not send PLL clock out.&#xd;&#xa;2'b01: Reserved&#xd;&#xa;2'b10: Use its own PLL clock. Send PLL clock out to another X2 IP.&#xd;&#xa;2'b11: Use PLL clock from another X2 IP.$
$$SLAVE_ALIGN_REFCLK_FM_SIDE_A$  $5$  $5$  $RA314h$  $Common System Registers$  $RW$  $1h$  $Slave PHY TX Alignment Reference Clock From Side A&#xd;&#xa;0: slave PHY TX alignment reference clock is from side B (lane3 side)&#xd;&#xa;1: slave PHY TX alignment reference clock is from side A (lane0 side)$
$$RESERVED$  $4$  $4$  $RA314h$  $Common System Registers$  $RW$  $0h$  $$
$$MASTER_PHY_EN$  $3$  $3$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Master PHY Enable&#xd;&#xa;0: This PHY is not master PHY&#xd;&#xa;1: This PHY is master PHY$
$$PHY_ALIGN_OFF$  $2$  $2$  $RA314h$  $Common System Registers$  $RW$  $1h$  $PHY Alignment Disable&#xd;&#xa;This signal is used to control TX alignment between master PHY and slave PHY&#xd;&#xa;0: PHY alignment is enabled&#xd;&#xa;1: PHY alignment is disabled$
$$RESERVED$  $1$  $1$  $RA314h$  $Common System Registers$  $RW$  $0h$  $internal$
$$rst_reg_clk_cmn$  $0$  $0$  $RA314h$  $Common System Registers$  $RW$  $0h$  $Reset Common Control Registers internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$refclk_dis_fm_pm$  $31$  $31$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Disable Reference Clock internal&#xd;&#xa;Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;0: Not disable REFCLK&#xd;&#xa;1: Disable REFCLK$
$$ana_pu_bg_force$  $30$  $30$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register pu_bg$
$$pin_pu_ivref_rd$  $29$  $29$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Internal Pu_ivref Read Value internal$
$$ana_pu_bg$  $28$  $28$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG internal&#xd;&#xa;1: Power up analog BG&#xd;&#xa;0: Power down analog BG$
$$pcie_use_sata_mode$  $27$  $27$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PCIE Test Mode internal&#xd;&#xa;0: PCIE/USB follows PIPE power state&#xd;&#xa;1: PCIE/USB follows SATA power state$
$$ana_pu_pll$  $26$  $26$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog PLL&#xd;&#xa;0: Power down analog PLL$
$$RESERVED$  $25$  $25$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_pll_dly$  $24$  $24$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL Delay internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog PLL Delay&#xd;&#xa;0: Power down analog PLL Delay$
$$ana_pu_ivref_force$  $23$  $23$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref$
$$ana_pu_pll_force$  $22$  $22$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use registers ana_pu_pll to control ana_pu_pll&#xd;&#xa;ana_pu_pll_ring to control ana_pu_pll_ring&#xd;&#xa;ana_pu_pll_dly to control ana_pu_pll_dly&#xd;&#xa;ana_pu_pll_dly_ring to control ana_pu_pll_dly_ring$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly1$
$$pu_pll_or$  $20$  $20$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Logic OR Of All PU PLL Value internal&#xd;&#xa;This register indicates any PIN_PU_PLL is high in multiple lane design&#xd;&#xa;1'b0: All PIN_PU_PLL is low&#xd;&#xa;1'b1: At least one PIN_PU_PLL is high$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly2$
$$ana_txclk_sync_en_pll_ring$  $18$  $18$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For Ring PLL internal&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection internal&#xd;&#xa;0: Controlled by internal logic&#xd;&#xa;1: Use register ana_pu_ivref_dly3$
$$pin_refclk_dis_rd$  $16$  $16$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PIN Referece Clock Disable Value internal$
$$ana_pll_lock_ring_rd$  $15$  $15$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PLL Lock Indicator For Ring PLL internal&#xd;&#xa;0: PLL is not locked. Real time signal.&#xd;&#xa;1: PLL is locked.&#xd;&#xa;It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.$
$$ANA_PLL_LOCK_RD$  $14$  $14$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PLL Lock Indicator&#xd;&#xa;0: PLL is not locked. Real time signal.&#xd;&#xa;1: PLL is locked.&#xd;&#xa;It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.$
$$REFCLK_SEL$  $13$  $13$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection&#xd;&#xa;0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE&#xd;&#xa;1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2$
$$reset_ana$  $12$  $12$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $Reset Analog Circuitry internal&#xd;&#xa;This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.$
$$pu_bg_rdy_rd$  $11$  $11$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PIN BG READY Value Read internal$
$$ana_ld_cal_data$  $10$  $10$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog Load Calibration Data internal&#xd;&#xa;This register is used to control analog input LD_CAL_DATA$
$$ANA_FBCK_SEL$  $9$  $9$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection&#xd;&#xa;Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.&#xd;&#xa;0: Feedback clock is not from phase interpolator. The phase interpolator is off.&#xd;&#xa;1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.$
$$dtx_clk_off$  $8$  $8$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $DTX Clock Off internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$pin_refclk_sel_rd$  $7$  $7$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $Reference Clock Selection Read Value internal$
$$ana_refclk_sel$  $6$  $6$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection internal&#xd;&#xa;0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE&#xd;&#xa;1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2$
$$pwron_seq$  $5$  $5$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $Power Up Sequence Status internal&#xd;&#xa;This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.&#xd;&#xa;0: Power up sequence is done.&#xd;&#xa;1: Power up sequence is not done.$
$$ana_txclk_sync_en_pll$  $4$  $4$  $RA318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL internal&#xd;&#xa;This register control analog input TXCLK_SYNC_EN_PLL$
$$pu_bg_fell$  $3$  $3$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PU_BG Fell internal&#xd;&#xa;PU_BG falling edge was captured. This register is used by firmware.$
$$ANA_FBCK_SEL_RING$  $2$  $2$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection For Ring PLL&#xd;&#xa;This register selects the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.&#xd;&#xa;0: Feedback clock is not from phase interpolator. The phase interpolator is off.&#xd;&#xa;1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.$
$$pu_ivref_fell$  $1$  $1$  $RA318h$  $Power Control Common Register 1$  $R$  $0h$  $PU_ivref Fell internal&#xd;&#xa;PU_ivref falling edge was captured. This register is used by firmware.$
$$dtx_clk_off_ring$  $0$  $0$  $RA318h$  $Power Control Common Register 1$  $RW$  $1h$  $DTX Clock Off For Ring PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $31$  $26$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reset_dtx_fm_master$  $25$  $25$  $RA31Ch$  $Input Interface Register0$  $RW$  $1h$  $Reset DTX Control By Master Lane. internal&#xd;&#xa;Enables the DTX control from the master lane. If the master lane reset dtx is asserted, then reset_dtx  in all slave lanes are forced to assert&#xd;&#xa;1'b0: Disable reset_dtx control from master.&#xd;&#xa;1'b1: Enable reset_dtx control from master.$
$$RESERVED$  $24$  $24$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input internal&#xd;&#xa;Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.$
$$reserved_input_fm_reg$  $6$  $6$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection internal&#xd;&#xa;1: From registers reserved_input[15:0]&#xd;&#xa;0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1$
$$bg_rdy$  $5$  $5$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready internal&#xd;&#xa;Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.$
$$bg_rdy_fm_reg$  $4$  $4$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection internal&#xd;&#xa;1: From register bg_rdy&#xd;&#xa;0: From PIN_BG_RDY when PHY_ISOLATE_MODE = 0 or from register bg_rdy when PHY_ISOLATE_MODE=1$
$$RESERVED$  $3$  $3$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$refclk_sel_fm_reg$  $2$  $2$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection internal&#xd;&#xa;1: From register refclk_sel&#xd;&#xa;0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE = 0 or from register refclk_sel when PHY_ISOLATE_MODE=1$
$$pu_ivref$  $1$  $1$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF internal&#xd;&#xa;Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.$
$$pu_ivref_fm_reg$  $0$  $0$  $RA31Ch$  $Input Interface Register0$  $RW$  $0h$  $Pu_ivref Control From Register Selection internal&#xd;&#xa;1: From register pu_ivref&#xd;&#xa;0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output internal&#xd;&#xa;Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection internal$
$$refclk_dis$  $14$  $14$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Reference Clock Disable internal&#xd;&#xa;Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.&#xd;&#xa;1: Disable reference clock&#xd;&#xa;0: Not disable reference clock$
$$refclk_dis_fm_reg$  $13$  $13$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Register Selection. internal&#xd;&#xa;1: Controlled by register refclk_dis&#xd;&#xa;0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)$
$$ana_processmon_fclk_rdy$  $12$  $12$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready internal&#xd;&#xa;Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.$
$$ana_processmon_fclk_rdy_fm_reg$  $11$  $11$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection internal&#xd;&#xa;Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.$
$$RESERVED$  $10$  $8$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status internal&#xd;&#xa;The rising edge of this register clear phy_fm_rst register&#xd;&#xa;MCU shall write 0 then 1 to reset phy_fm_rst$
$$phy_fm_rst$  $6$  $6$  $RA320h$  $Input Interface Register1$  $R$  $0h$  $PHY Reset Status internal&#xd;&#xa;1: PHY has been reset&#xd;&#xa;0: PHY has not been reset$
$$ref_fref_sel_fm_reg$  $5$  $5$  $RA320h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection internal&#xd;&#xa;1: Controlled by register REF_FREF_SEL[4:0]&#xd;&#xa;0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $RA320h$  $Input Interface Register1$  $RW$  $7h$  $Reference Clock Frequency Select.&#xd;&#xa;This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic.&#xd;&#xa;5'h00: 25&#xd;&#xa;5'h01: 30&#xd;&#xa;5'h02: 40&#xd;&#xa;5'h03: 50&#xd;&#xa;5'h04: 62.5&#xd;&#xa;5'h05: 100&#xd;&#xa;5'h06: 125&#xd;&#xa;5'h07: 156.25$
$$RESERVED[3:0]$  $31$  $28$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$txclk_sync_start_out$  $27$  $27$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_START_OUT internal$
$$txclk_sync_en_pll_out$  $26$  $26$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_PLL_OUT internal$
$$txclk_sync_en_out$  $25$  $25$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_OUT internal$
$$txclk_sync_start_in_rd$  $24$  $24$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PIN_TXCLK_SYNC_START_IN Input Read Value internal$
$$txclk_sync_en_pll_in_rd$  $23$  $23$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value internal$
$$txclk_sync_en_in_rd$  $22$  $22$  $RA324h$  $Input Interface Register2$  $R$  $0h$  $PIN_TXCLK_SYNC_EN_IN Input Read Value internal$
$$txclk_sync_start_in_fm_reg$  $21$  $21$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_START_IN From Register Force internal$
$$txclk_sync_start_in$  $20$  $20$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_START_IN From Register Value internal$
$$txclk_sync_en_pll_in_fm_reg$  $19$  $19$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN From Register Force internal$
$$txclk_sync_en_pll_in$  $18$  $18$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN From Register Value internal$
$$txclk_sync_en_in_fm_reg$  $17$  $17$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_IN From Register Force internal$
$$txclk_sync_en_in$  $16$  $16$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_IN From Register Value internal$
$$RESERVED$  $15$  $15$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_tempc_level_todig[1:0]$  $14$  $13$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital internal&#xd;&#xa;Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_tempc_level_todig_fm_reg$  $12$  $12$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital Control From Register Selection internal&#xd;&#xa;Force value of ana_tempc_level_todig from register ana_tempc_level_todig.$
$$RESERVED$  $11$  $11$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $8$  $8$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable internal&#xd;&#xa;Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1$
$$iddq_fm_reg$  $7$  $7$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection internal&#xd;&#xa;1: IDDQ mode is controlled by register iddq&#xd;&#xa;0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0$
$$RESERVED$  $6$  $6$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_pu_pll_ring$  $5$  $5$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Power Up Analog PLL Ring internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.&#xd;&#xa;1: Power up analog PLL Ring&#xd;&#xa;0: Power down analog PLL Ring$
$$ana_pll_lock_ring$  $4$  $4$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock_ring  internal&#xd;&#xa;This register is valid when register ana_pll_lock_ring_fm_reg is 1 or PHY is in isolation/scan Mode.$
$$ana_pll_lock_ring_fm_reg$  $3$  $3$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock_ring Control From Register Selection internal&#xd;&#xa;This register is used with register ana_pll_lock_ring$
$$ana_pll_lock$  $2$  $2$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock  internal&#xd;&#xa;This register is valid when register ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.$
$$ana_pll_lock_fm_reg$  $1$  $1$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock Control From Register Selection. internal&#xd;&#xa;This register is used with register ana_pll_lock$
$$ring_pll_disable$  $0$  $0$  $RA324h$  $Input Interface Register2$  $RW$  $0h$  $Ring PLL Disable internal&#xd;&#xa;This register is used by firmware$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $Reference Frequency Selection Read internal$
$$ana_tsen_adc_rdy$  $26$  $26$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy  internal&#xd;&#xa;Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_tsen_adc_rdy_fm_reg$  $25$  $25$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection internal&#xd;&#xa;This register is used with register ana_tsen_adc_rdy$
$$ana_cmn_impcal_out$  $24$  $24$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_cmn_impcal_out internal&#xd;&#xa;Set value of ana_cmn_impcal_out when register ana_cmn_impcal_out_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_cmn_impcal_out_fm_reg$  $23$  $23$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Ana_cmn_impcal_out Control From Register Selection internal&#xd;&#xa;This register is used with register ana_cmn_impcal_out$
$$RESERVED$  $22$  $22$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ana_vcoamp_hi$  $20$  $20$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High internal&#xd;&#xa;Set value of ana_vcoamp_hi when register ana_vcoamp_hi_fm_reg is 1 or PH is in isolation/scan mode.$
$$ana_vcoamp_hi_fm_reg$  $19$  $19$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High Control From Register Selection internal&#xd;&#xa;This register is used with register ana_vcoamp_hi$
$$burn_in_test$  $18$  $18$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode internal&#xd;&#xa;Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.$
$$burn_in_test_fm_reg$  $17$  $17$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection internal&#xd;&#xa;This register is used with register burn_in_test$
$$burn_in_test_rd$  $16$  $16$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $BURN_IN Test Mode Read Out internal$
$$RESERVED$  $15$  $12$  $RA328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$tsen_adc_rd_req$  $11$  $11$  $RA328h$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request internal&#xd;&#xa;0: Freeze ana_tsen_adc_data&#xd;&#xa;1: Keep updating ana_tsen_adc_data$
$$tsen_adc_rdy$  $10$  $10$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $TSEN Ready Signal For MCU internal&#xd;&#xa;0: tsen_adc_data is invalid&#xd;&#xa;1: tsen_adc_data is ready$
$$tsen_adc_data[9:0]$  $9$  $0$  $RA328h$  $Input Interface Register3$  $R$  $0h$  $TSEN_ADC_DATA Output For MCU internal$
$$fbc_pllcal_cnt[15:0]$  $31$  $16$  $RA32Ch$  $PLL Calibration Related Register 0$  $R$  $0h$  $Analog Feedback Clock Count Result internal&#xd;&#xa;This value is used to compare feedback clock frequency against speed_thresh&#xd;&#xa;When processmon_fclk_en = 1, this register is the count result for ANA_PROCESSMON_FCLK during process calibration&#xd;&#xa;When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 0, this register is the count result for ANA_FBC_PLLCAL during LC PLL calibration&#xd;&#xa;When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 1, this register is the count result for ANA_FBC_PLLCAL_RING during ring PLL calibration$
$$fbc_cnt_timer[15:0]$  $15$  $0$  $RA32Ch$  $PLL Calibration Related Register 0$  $RW$  $4Fh$  $Analog Feedback Clock Count Timer internal&#xd;&#xa;The counters are based on reference clock. Count period is 1us or 4us&#xd;&#xa;If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us&#xd;&#xa;If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us$
$$ana_pll_vcon_overth_ring$  $31$  $31$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING Register Value internal&#xd;&#xa;Set value of pll_vcon_overth_ring when register ana_pll_vcon_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_pll_vcon_overth_ring_fm_reg$  $30$  $30$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING From Register Selecton internal&#xd;&#xa;This register is used with register ana_pll_vcon_overth_ring$
$$ana_pll_vddvco_overth_ring$  $29$  $29$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING Register Value internal&#xd;&#xa;Set value of pll_vddvco_overth_ring when register ana_pll_vddvco_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.$
$$ana_pll_vddvco_overth_ring_fm_reg$  $28$  $28$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING From Register Force internal&#xd;&#xa;This register is used with register ana_pll_vddvco_overth_ring$
$$reset_ana_ring$  $27$  $27$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $Reset Analog Ring PLL internal&#xd;&#xa;Analog interface RESET_ANA_RING control register$
$$RESERVED$  $26$  $15$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $$
$$vddvco_overth_ring_req$  $14$  $14$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VDDVCO Over Threshold Analog Flag Request internal&#xd;&#xa;Toggle this signal before read ana_vddvco_overth_ring&#xd;&#xa;0: Analog signal can't pass to digital side&#xd;&#xa;1: Analog signal is latched and pass to digital side$
$$vcon_overth_ring_req$  $13$  $13$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCON Over Threshold Analog Flag Request internal&#xd;&#xa;Toggle this signal before read ana_vcon_overth_ring&#xd;&#xa;0: Analog signal can't pass to digital side&#xd;&#xa;1: Analog signal is latched and pass to digital side$
$$vcoamp_hi_req$  $12$  $12$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCO Amplitude High Analog Flag Request internal&#xd;&#xa;Toggle this signal before read ana_vcoamp_hi_rd&#xd;&#xa;0: Analog signal can't pass to digital side&#xd;&#xa;1: Analog signal is latched and pass to digital side$
$$ana_vddvco_overth_ring$  $11$  $11$  $RA330h$  $PLL Calibration Related Register 1$  $R$  $0h$  $VDDVCO Over Threshold Flag For Ring PLL During Calibration internal&#xd;&#xa;0: VDDVCO not over threshold&#xd;&#xa;1: VDDVCO over threshold$
$$ana_vcon_overth_ring$  $10$  $10$  $RA330h$  $PLL Calibration Related Register 1$  $R$  $0h$  $VCON Over Threshold Flag For Ring PLL During Calibration internal&#xd;&#xa;0: VCON not over threshold&#xd;&#xa;1: VCON over threshold$
$$fbc_pllcal_ring_en$  $9$  $9$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $PLL Calibration Clock Selection internal&#xd;&#xa;0: Select FBC_PLLCAL from LC PLL in PLL calibration (set processmon_fclk_en = 0)&#xd;&#xa;1: Select FBC_PLLCAL_RING from Ring PLL in PLL calibration (set processmon_fclk_en = 0)$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $RA330h$  $PLL Calibration Related Register 1$  $R$  $0h$  $Analog Process Monitor FCLK Ready Readback internal&#xd;&#xa;Analog ANA_PROCESSMON_FCLK_RDY Readback Value$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog&#xd;&#xa;Typically, this field holds the result of process calibration$
$$processmon_fclk_en$  $3$  $3$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $Process Calibration Clock Selection internal&#xd;&#xa;0: Select FBC_PLLCAL or FBC_PLLCAL_RING in PLL calibration (depend on fbc_pllcal_ring_en)&#xd;&#xa;1: Select PROCESSMON_FCLK in process calibration$
$$ana_vcoamp_hi_rd$  $2$  $2$  $RA330h$  $PLL Calibration Related Register 1$  $R$  $0h$  $Analog VCO Amplitude Flag internal&#xd;&#xa;Analog feedback flag VCOAMP_HI in PLL amplitude calibration$
$$fbc_pllcal_cnt_ready$  $1$  $1$  $RA330h$  $PLL Calibration Related Register 1$  $R$  $0h$  $Feedback Clock Count Result Ready internal&#xd;&#xa;This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read$
$$fbc_cnt_start$  $0$  $0$  $RA330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $Feedback Clock Count Start internal&#xd;&#xa;Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt$
$$RESERVED$  $31$  $31$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$refclk_dis_ack_force$  $29$  $29$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection internal&#xd;&#xa;0: PIN_REFCLK_DIS_ACK is controlled by internal logic&#xd;&#xa;1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack$
$$refclk_dis_ack$  $28$  $28$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value internal&#xd;&#xa;Valid only when register refclk_dis_ack_forceis 1.$
$$ref_clk_en$  $27$  $27$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable.  internal&#xd;&#xa;This register has highest priority and ignores the PIN_REFCLK_DIS value.$
$$rst_fbc_pllcal_clk$  $26$  $26$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset FBC PLL Calibration Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$rst_pm_150m_clk$  $25$  $25$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$rst_ref_clk$  $24$  $24$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock internal&#xd;&#xa;1: Reset&#xd;&#xa;0: Not reset$
$$pm_150m_clk_en$  $23$  $23$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable internal&#xd;&#xa;This Clock is for power control module&#xd;&#xa;1: Enable&#xd;&#xa;0: Disable$
$$RESERVED$  $22$  $5$  $RA334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $4$  $4$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Common Module$
$$EN_LANE3$  $3$  $3$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $RA334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 0$
$$pin_reserved_input_rd[15:0]$  $31$  $16$  $RA338h$  $Speed control common register 1$  $R$  $0h$  $PIN_RESERVED_INPUT read out value internal$
$$RESERVED$  $15$  $10$  $RA338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$BEACON_DIVIDER[1:0]$  $9$  $8$  $RA338h$  $Speed control common register 1$  $RW$  $2h$  $Clock Beacon Divider. internal&#xd;&#xa;The beacon frequency is 1/(beacon_divider + 1)/6 of MCU clock frequency.&#xd;&#xa;2'h0: Beacon frequency is 1/6 of MCU clock.&#xd;&#xa;2'h1: Beacon frequency is 1/12 of MCU clock.&#xd;&#xa;2'h2: Beacon frequency is 1/18 of MCU clock.&#xd;&#xa;2'h3: Reserved$
$$RESERVED$  $7$  $0$  $RA338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$RESERVED$  $31$  $3$  $RA33Ch$  $$  $RW$  $0h$  $$
$$ANA_CLK100M_125M_SEL$  $2$  $2$  $RA33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection&#xd;&#xa;0: Outputs 100MHz clock on PIN_CLK100M_125M&#xd;&#xa;1: Outputs 125MHz clock on PIN_CLK100M_125M$
$$ANA_CLK100M_125M_EN$  $1$  $1$  $RA33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Enable&#xd;&#xa;0: Not enable&#xd;&#xa;1: Enable$
$$ana_clk100m_125m_div$  $0$  $0$  $RA33Ch$  $$  $RW$  $0h$  $Analog 100M 125M Clock Divider internal&#xd;&#xa;0: Divide by 16 to generate 500M clock&#xd;&#xa;1: Divide by 20 to generate 500M clock$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $RA340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count internal&#xd;&#xa;Set ana_tsen_adc_clk frequency based on refclk$
$$RESERVED$  $15$  $12$  $RA340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $RA340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable internal&#xd;&#xa;Enable ana_tsen_adc_clk for analog temp. sensor$
$$ana_tsen_adc_start$  $10$  $10$  $RA340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control internal$
$$ana_tsen_adc_reset$  $9$  $9$  $RA340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control internal$
$$ana_tsen_adc_en$  $8$  $8$  $RA340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control internal$
$$RESERVED$  $7$  $6$  $RA340h$  $_field description_$  $RW$  $0h$  $$
$$ana_phy_ivref_sel$  $5$  $5$  $RA340h$  $_field description_$  $RW$  $0h$  $Sets Analog PHY IVREF internal&#xd;&#xa;0: 28G PHY&#xd;&#xa;1: P4PHY$
$$ana_cmn_impcal_out_req$  $4$  $4$  $RA340h$  $_field description_$  $RW$  $1h$  $Analog IMP Calibration Read Out Request internal&#xd;&#xa;Common register shared between Tx impedance calibration and Rx impedance calibration.&#xd;&#xa;0: Freeze ana_cmn_impcal_out_rd&#xd;&#xa;1: Continue updating ana_cmn_impcal_out_rd$
$$ana_cmn_impcal_out_rd$  $3$  $3$  $RA340h$  $_field description_$  $R$  $0h$  $Analog ANA_CMN_IMPCAL_OUT internal$
$$ana_tempc_level_todig_rd_req$  $2$  $2$  $RA340h$  $_field description_$  $RW$  $1h$  $Temperature Calibration Analog Feedback Read Request internal&#xd;&#xa;0: Freeze ana_tempc_level_todig_rd&#xd;&#xa;1: Keep updating ana_tempc_level_todig_rd$
$$ana_tempc_level_todig_rd[1:0]$  $1$  $0$  $RA340h$  $_field description_$  $R$  $0h$  $Analog Temp Calibration Level To Digital Indicator internal&#xd;&#xa;Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration$
$$RESERVED$  $31$  $11$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_tsen_adc_data_fm_reg$  $10$  $10$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register. internal$
$$ana_tsen_adc_data[9:0]$  $9$  $0$  $RA348h$  $Input Interface Register4$  $RW$  $0h$  $Ana_tsen_adc_data internal&#xd;&#xa;Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.$
$$RESERVED$  $31$  $29$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$pu_tx_or_force$  $28$  $28$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR internal$
$$pu_tx_or$  $27$  $27$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals internal&#xd;&#xa;Logic OR All PU_TX Signals Together And Send To Analog CMN Block$
$$ana_pll_clk_ready_pre0$  $26$  $26$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For LC PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pll_clk_ready_pre1$  $25$  $25$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For LC PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pll_clk_ready$  $24$  $24$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pll_clk_ready_pre0_ring$  $23$  $23$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For Ring PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pll_clk_ready_pre1_ring$  $22$  $22$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For Ring PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pll_clk_ready_ring$  $21$  $21$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL For Ring PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $20$  $20$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly1$  $18$  $18$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly2$  $17$  $17$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$ana_pu_ivref_dly3$  $16$  $16$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $15$  $11$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_pll_dly_ring$  $10$  $10$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Power Up Pll Delay For Ring PLL internal&#xd;&#xa;This register must follow power control and speed change sequence. It is controlled by firmware.$
$$RESERVED$  $9$  $2$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_txclk_sync_en_pll_ring_force$  $1$  $1$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Tx Clock Sync Enable For Ring PLL Force internal$
$$ana_txclk_sync_en_pll_force$  $0$  $0$  $RA34Ch$  $Power control common register 2$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL Force internal$
$$testbus_dbg[15:0]$  $31$  $16$  $RA354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register.  internal&#xd;&#xa;Used For Shadow Register During Debug$
$$RESERVED$  $15$  $0$  $RA354h$  $_field description_$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $RA358h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $FFFFFFFFh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $RA35Ch$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $R$  $0h$  $Xdata Memory CMN Checksum Readback$
$$RESERVED$  $31$  $2$  $RA360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $RA360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $0h$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $RA360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ROM_ERR_ADDR[15:0]$  $31$  $16$  $RA364h$  $CMN MCU Watch Dong Timer Control Register 1$  $R$  $0h$  $ROM Parity Error Address$
$$mcu_wdt_en_cmn$  $15$  $15$  $RA364h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable internal$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $RA364h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter internal$
$$RESERVED$  $31$  $25$  $RA368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mcu_wdt_reset_cmn$  $24$  $24$  $RA368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $MCU Watch Dog Timer RESET. internal$
$$mem_line_sel1_cmn[4:0]$  $23$  $19$  $RA368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$mem_line_sel0_cmn[4:0]$  $18$  $14$  $RA368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $RA368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select one of 32 line tags for read back$
$$line_tag_cmn[8:0]$  $8$  $0$  $RA368h$  $CMN Cache Control Debug Register 0$  $R$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Cache line tag readback value$
$$int9_enable_cmn$  $31$  $31$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT9 Enable internal$
$$int8_enable_cmn$  $30$  $30$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT8 Enable internal$
$$int7_enable_cmn$  $29$  $29$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT7 Enable internal$
$$int6_enable_cmn$  $28$  $28$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT6 Enable internal$
$$int5_enable_cmn$  $27$  $27$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT5 Enable internal$
$$int4_enable_cmn$  $26$  $26$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT4 Enable internal$
$$int3_enable_cmn$  $25$  $25$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT3 Enable internal$
$$int2_enable_cmn$  $24$  $24$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT2 Enable internal$
$$int0_enable_cmn$  $23$  $23$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT0 Enable internal$
$$RESERVED$  $22$  $0$  $RA36Ch$  $MCU Interrupt Register$  $RW$  $0h$  $$
$$RESERVED$  $31$  $25$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr$  $24$  $24$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt$
$$RESERVED$  $23$  $17$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr$  $16$  $16$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt$
$$RESERVED$  $15$  $9$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr$  $8$  $8$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$RESERVED$  $7$  $1$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr$  $0$  $0$  $RA370h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$RESERVED$  $31$  $25$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_mask$  $24$  $24$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Mask$
$$RESERVED$  $23$  $17$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_mask$  $16$  $16$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Mask$
$$RESERVED$  $15$  $9$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_mask$  $8$  $8$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$RESERVED$  $7$  $1$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_mask$  $0$  $0$  $RA374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$RESERVED$  $31$  $25$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr_clear$  $24$  $24$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Clear$
$$RESERVED$  $23$  $17$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr_clear$  $16$  $16$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Clear$
$$RESERVED$  $15$  $9$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr_clear$  $8$  $8$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$RESERVED$  $7$  $1$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr_clear$  $0$  $0$  $RA378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$RESERVED$  $31$  $26$  $RA37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $RA37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register internal&#xd;&#xa;Set value of GPI CMN when register gpi_cmn_fm_reg is 1 or in isolation and scan mode.$
$$gpo_sel_cmn$  $24$  $24$  $RA37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select internal&#xd;&#xa;1: PIN_GPO_CMN is controlled by CMN MCU output ports&#xd;&#xa;0: PIN_GPO_CMN is controlled by registers pin_gpo_cmn[7:0]$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $RA37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register internal&#xd;&#xa;Set PIN_GPO_CMN value when register gpo_sel_lane=1$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $RA37Ch$  $CMN MCU GPIO Control Register$  $R$  $0h$  $PIN_GPO_CMN Read Back Value internal$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $RA37Ch$  $CMN MCU GPIO Control Register$  $R$  $0h$  $PIN_GPI_CMN Read Back Value internal$
$$RESERVED$  $31$  $24$  $RA380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$gpi_cmn[7:0]$  $23$  $16$  $RA380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN internal$
$$RESERVED$  $15$  $10$  $RA380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $9$  $5$  $RA380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $RA380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register internal&#xd;&#xa;Select memory line index for debug$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3 internal&#xd;&#xa;01: MCU clock$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2 internal&#xd;&#xa;01: MCU clock$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1 internal&#xd;&#xa;01: MCU clock$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0 internal&#xd;&#xa;01: MCU clock$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection internal&#xd;&#xa;00:Select MCU timer clock source from hardware clock source generation function 0&#xd;&#xa;01:Select MCU timer clock source from hardware clock source generation function 1&#xd;&#xa;10:Select MCU timer clock source from hardware clock source generation function 2&#xd;&#xa;11:Select MCU timer clock source from hardware clock source generation function 3$
$$RESERVED$  $7$  $5$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer internal&#xd;&#xa;Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled&#xd;&#xa;1: Enable MCU watchdog timer&#xd;&#xa;0: Disable MCU watchdog timer$
$$timer_3_en_cmn$  $3$  $3$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3 internal&#xd;&#xa;1: Enable Timer 3&#xd;&#xa;0: Disable Timer 3$
$$timer_2_en_cmn$  $2$  $2$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2 internal&#xd;&#xa;1: Enable Timer 2&#xd;&#xa;0: Disable Timer 2$
$$timer_1_en_cmn$  $1$  $1$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1 internal&#xd;&#xa;1: Enable Timer 1&#xd;&#xa;0: Disable Timer 1$
$$timer_0_en_cmn$  $0$  $0$  $RA384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer0 internal&#xd;&#xa;1: Enable Timer 0&#xd;&#xa;0: Disable Timer 0$
$$pwm0_en_cmn$  $31$  $31$  $RA388h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer internal$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $RA388h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $14h$  $Timer Clock Block 0 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])$
$$pwm1_en_cmn$  $31$  $31$  $RA38Ch$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer internal$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $RA38Ch$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 1 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])$
$$pwm2_en_cmn$  $31$  $31$  $RA390h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer internal$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $RA390h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 2 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])$
$$pwm3_en_cmn$  $31$  $31$  $RA394h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer internal$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $RA394h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 3 Control internal&#xd;&#xa;Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $RA398h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $RA398h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $1h$  $Timer 0 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $RA39Ch$  $CMN MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $RA39Ch$  $CMN MCU Ext Timer Control Register 2$  $RW$  $1h$  $Timer 1 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $RA3A0h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $RA3A0h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $1h$  $Timer 2 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $RA3A4h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $RA3A4h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $1h$  $Timer 3 Counter Number internal&#xd;&#xa;The number of clock count to generate interrupt$
$$RESERVED$  $31$  $13$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $11$  $11$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$RESERVED$  $10$  $10$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $9$  $9$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$lane1_int_isr$  $8$  $8$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$RESERVED$  $7$  $1$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $RA3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 0 INT ISR$
$$RESERVED$  $31$  $13$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane3_int_mask$  $11$  $11$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$RESERVED$  $10$  $10$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane2_int_mask$  $9$  $9$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$lane1_int_mask$  $8$  $8$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$RESERVED$  $7$  $1$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $RA3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$RESERVED$  $31$  $13$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $11$  $11$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$RESERVED$  $10$  $10$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $9$  $9$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$lane1_int_isr_clear$  $8$  $8$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$RESERVED$  $7$  $1$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $RA3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$RESERVED$  $31$  $1$  $RA3B4h$  $LEGO lane design mode,select X2/X4/X1 design mode$  $RW$  $0h$  $$
$$lego_lane_mode$  $0$  $0$  $RA3B4h$  $LEGO lane design mode,select X2/X4/X1 design mode$  $RW$  $0h$  $select LEGO lane design mode&#xd;&#xa;1: 2 lane mode&#xd;&#xa;0: 4 lane mode$
$$RESERVED$  $31$  $31$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $27$  $27$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $26$  $26$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $25$  $25$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $24$  $24$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $23$  $23$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$RESERVED$  $16$  $16$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $RA3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value internal$
$$PRAM_ECC_ERR_ADDR[15:0]$  $31$  $16$  $RA3F4h$  $common register$  $R$  $0h$  $PRAM ECC Error Address$
$$RESERVED$  $15$  $2$  $RA3F4h$  $common register$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $RA3F4h$  $common register$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $RA3F4h$  $common register$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$CID0[7:4]$  $31$  $28$  $RA3F8h$  $Chip ID$  $R$  $4h$  $PHY Technology.&#xd;&#xa;This field defines the process node used for this PHY design.&#xd;&#xa;{CID0 comes from the IP.}&#xd;&#xa;4'b0000: 90 nm or 80 nm&#xd;&#xa;4'b0001: 65 nm or 55 nm&#xd;&#xa;4'b0010: 40 nm&#xd;&#xa;4'b0011: 28 nm&#xd;&#xa;4'b0100: 16nm&#xd;&#xa;Other values: Reserved$
$$CID0[3:0]$  $27$  $24$  $RA3F8h$  $Chip ID$  $R$  $3h$  $PHY Type.&#xd;&#xa;This field defines the PHY type.&#xd;&#xa;{CID0 comes from the IP.}&#xd;&#xa;4'b0000: COMPHY-L&#xd;&#xa;4'b0001: COMPHY-M&#xd;&#xa;4'b0010: COMPHY-H&#xd;&#xa;4'b0011: COMPHY-S&#xd;&#xa;Others: Reserved$
$$CID1[7:4]$  $23$  $20$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Major Revision.&#xd;&#xa;This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.&#xd;&#xa;{CID1 comes from the SoC.}$
$$CID1[3:0]$  $19$  $16$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Minor Revision.&#xd;&#xa;This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.&#xd;&#xa;{CID1 comes from the SoC.}$
$$cid3[7:6]$  $15$  $14$  $RA3F8h$  $Chip ID$  $R$  $1h$  $Process Node internal&#xd;&#xa;2'b00: FF+&#xd;&#xa;2'b01: FFC&#xd;&#xa;2'b10: Reserved&#xd;&#xa;2'b11: Reserved$
$$cid3[5:4]$  $13$  $12$  $RA3F8h$  $Chip ID$  $R$  $0h$  $Foundry internal&#xd;&#xa;2'b00: TSMC&#xd;&#xa;2'b01: UMC&#xd;&#xa;2'b10: Reserved&#xd;&#xa;2'b11: Reserved$
$$cid3[3:2]$  $11$  $10$  $RA3F8h$  $Chip ID$  $R$  $3h$  $Chip Threshold internal&#xd;&#xa;2'b00: SVT Only&#xd;&#xa;2'b01: SVT + HVT&#xd;&#xa;2'b10: SVT + LVT&#xd;&#xa;2'b11: LVT Only$
$$cid3[1:0]$  $9$  $8$  $RA3F8h$  $Chip ID$  $R$  $3h$  $Digital Threshold internal&#xd;&#xa;2'b00: SVT Only&#xd;&#xa;2'b01: SVT + HVT&#xd;&#xa;2'b10: SVT + LVT&#xd;&#xa;2'b11: LVT Only$
$$cid2[7:0]$  $7$  $0$  $RA3F8h$  $Chip ID$  $R$  $10h$  $Main Revision internal&#xd;&#xa;It is from CHIP_ID$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $RA3FCh$  $_field description_$  $R$  $2h$  $Physical Number Of Lanes&#xd;&#xa;The physically supported number of lanes in this PHY&#xd;&#xa;3'h0: 1 lane&#xd;&#xa;3'h1: 2 lanes&#xd;&#xa;3'h2: 4 lanes&#xd;&#xa;Others: reserved$
$$RESERVED$  $28$  $24$  $RA3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $RA3FCh$  $_field description_$  $R$  $10h$  $Digital Revision internal&#xd;&#xa;dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.&#xd;&#xa;dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision.&#xd;&#xa;This field is incremented every time a metal revision is taped out for the PHY for a given major rev.$
$$ana_id[15:0]$  $15$  $0$  $RA3FCh$  $_field description_$  $R$  $0h$  $Analog ID internal$
$$RESERVED$  $31$  $26$  $RE000h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate0[9:8]$  $25$  $24$  $RE000h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate0[7:0]$  $23$  $16$  $RE000h$  $TBD$  $RW$  $40h$  $TBD$
$$RESERVED$  $15$  $12$  $RE000h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate0[3:0]$  $11$  $8$  $RE000h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $RE000h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate0[2:0]$  $2$  $0$  $RE000h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $RE004h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate0$  $24$  $24$  $RE004h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE004h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate0[3:0]$  $19$  $16$  $RE004h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE004h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate0[9:8]$  $9$  $8$  $RE004h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate0[7:0]$  $7$  $0$  $RE004h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $26$  $RE008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate0[9:8]$  $25$  $24$  $RE008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate0[7:0]$  $23$  $16$  $RE008h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $RE008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate0[9:8]$  $9$  $8$  $RE008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate0[7:0]$  $7$  $0$  $RE008h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $31$  $28$  $RE00Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate0[3:0]$  $27$  $24$  $RE00Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $18$  $RE00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate0[1:0]$  $17$  $16$  $RE00Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate0[1:0]$  $9$  $8$  $RE00Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE00Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate0[4:0]$  $4$  $0$  $RE00Ch$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate0[7:0]$  $31$  $24$  $RE010h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $23$  $18$  $RE010h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate0[9:8]$  $17$  $16$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate0[7:0]$  $15$  $8$  $RE010h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE010h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate0[1:0]$  $1$  $0$  $RE010h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE014h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate0[3:0]$  $27$  $24$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE014h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate0$  $16$  $16$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE014h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate0$  $8$  $8$  $RE014h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE014h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate0[11:8]$  $3$  $0$  $RE014h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE018h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE018h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate0[12:8]$  $12$  $8$  $RE018h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate0[7:0]$  $7$  $0$  $RE018h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $31$  $26$  $RE020h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate1[9:8]$  $25$  $24$  $RE020h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate1[7:0]$  $23$  $16$  $RE020h$  $TBD$  $RW$  $84h$  $TBD$
$$RESERVED$  $15$  $12$  $RE020h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate1[3:0]$  $11$  $8$  $RE020h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $RE020h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate1[2:0]$  $2$  $0$  $RE020h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $RE024h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate1$  $24$  $24$  $RE024h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE024h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate1[3:0]$  $19$  $16$  $RE024h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE024h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate1[9:8]$  $9$  $8$  $RE024h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate1[7:0]$  $7$  $0$  $RE024h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $26$  $RE028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate1[9:8]$  $25$  $24$  $RE028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate1[7:0]$  $23$  $16$  $RE028h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $RE028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate1[9:8]$  $9$  $8$  $RE028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate1[7:0]$  $7$  $0$  $RE028h$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $31$  $28$  $RE02Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate1[3:0]$  $27$  $24$  $RE02Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $18$  $RE02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate1[1:0]$  $17$  $16$  $RE02Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate1[1:0]$  $9$  $8$  $RE02Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE02Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate1[4:0]$  $4$  $0$  $RE02Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pioff_rate1[7:0]$  $31$  $24$  $RE030h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE030h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate1[9:8]$  $17$  $16$  $RE030h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate1[7:0]$  $15$  $8$  $RE030h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE030h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate1[1:0]$  $1$  $0$  $RE030h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE034h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate1[3:0]$  $27$  $24$  $RE034h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE034h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate1$  $16$  $16$  $RE034h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE034h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate1$  $8$  $8$  $RE034h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE034h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate1[11:8]$  $3$  $0$  $RE034h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE038h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE038h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate1[12:8]$  $12$  $8$  $RE038h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate1[7:0]$  $7$  $0$  $RE038h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $31$  $26$  $RE040h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate2[9:8]$  $25$  $24$  $RE040h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate2[7:0]$  $23$  $16$  $RE040h$  $TBD$  $RW$  $4Eh$  $TBD$
$$RESERVED$  $15$  $12$  $RE040h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate2[3:0]$  $11$  $8$  $RE040h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $3$  $RE040h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate2[2:0]$  $2$  $0$  $RE040h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE044h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate2$  $24$  $24$  $RE044h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE044h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate2[3:0]$  $19$  $16$  $RE044h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE044h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate2[9:8]$  $9$  $8$  $RE044h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate2[7:0]$  $7$  $0$  $RE044h$  $TBD$  $RW$  $18h$  $TBD$
$$RESERVED$  $31$  $26$  $RE048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate2[9:8]$  $25$  $24$  $RE048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate2[7:0]$  $23$  $16$  $RE048h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $10$  $RE048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate2[9:8]$  $9$  $8$  $RE048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate2[7:0]$  $7$  $0$  $RE048h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $31$  $28$  $RE04Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate2[3:0]$  $27$  $24$  $RE04Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate2[1:0]$  $17$  $16$  $RE04Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate2[1:0]$  $9$  $8$  $RE04Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE04Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate2[4:0]$  $4$  $0$  $RE04Ch$  $TBD$  $RW$  $8h$  $TBD$
$$speed_thresh_pioff_rate2[7:0]$  $31$  $24$  $RE050h$  $TBD$  $RW$  $F9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE050h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate2[9:8]$  $17$  $16$  $RE050h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate2[7:0]$  $15$  $8$  $RE050h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE050h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate2[1:0]$  $1$  $0$  $RE050h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE054h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate2[3:0]$  $27$  $24$  $RE054h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE054h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate2$  $16$  $16$  $RE054h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE054h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate2$  $8$  $8$  $RE054h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE054h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate2[11:8]$  $3$  $0$  $RE054h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE058h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE058h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate2[12:8]$  $12$  $8$  $RE058h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_pioff_rate2[7:0]$  $7$  $0$  $RE058h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $31$  $26$  $RE060h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate3[9:8]$  $25$  $24$  $RE060h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate3[7:0]$  $23$  $16$  $RE060h$  $TBD$  $RW$  $50h$  $TBD$
$$RESERVED$  $15$  $12$  $RE060h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate3[3:0]$  $11$  $8$  $RE060h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $RE060h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate3[2:0]$  $2$  $0$  $RE060h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE064h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate3$  $24$  $24$  $RE064h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE064h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate3[3:0]$  $19$  $16$  $RE064h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE064h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate3[9:8]$  $9$  $8$  $RE064h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate3[7:0]$  $7$  $0$  $RE064h$  $TBD$  $RW$  $19h$  $TBD$
$$RESERVED$  $31$  $26$  $RE068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate3[9:8]$  $25$  $24$  $RE068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate3[7:0]$  $23$  $16$  $RE068h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate3[9:8]$  $9$  $8$  $RE068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate3[7:0]$  $7$  $0$  $RE068h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $31$  $28$  $RE06Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate3[3:0]$  $27$  $24$  $RE06Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate3[1:0]$  $17$  $16$  $RE06Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate3[1:0]$  $9$  $8$  $RE06Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE06Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate3[4:0]$  $4$  $0$  $RE06Ch$  $TBD$  $RW$  $6h$  $TBD$
$$speed_thresh_pioff_rate3[7:0]$  $31$  $24$  $RE070h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $23$  $18$  $RE070h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate3[9:8]$  $17$  $16$  $RE070h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate3[7:0]$  $15$  $8$  $RE070h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE070h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate3[1:0]$  $1$  $0$  $RE070h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE074h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate3[3:0]$  $27$  $24$  $RE074h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE074h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate3$  $16$  $16$  $RE074h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE074h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate3$  $8$  $8$  $RE074h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE074h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate3[11:8]$  $3$  $0$  $RE074h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE078h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE078h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate3[12:8]$  $12$  $8$  $RE078h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pioff_rate3[7:0]$  $7$  $0$  $RE078h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE080h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate4[9:8]$  $25$  $24$  $RE080h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate4[7:0]$  $23$  $16$  $RE080h$  $TBD$  $RW$  $A5h$  $TBD$
$$RESERVED$  $15$  $12$  $RE080h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate4[3:0]$  $11$  $8$  $RE080h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $RE080h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate4[2:0]$  $2$  $0$  $RE080h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE084h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate4$  $24$  $24$  $RE084h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE084h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate4[3:0]$  $19$  $16$  $RE084h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE084h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate4[9:8]$  $9$  $8$  $RE084h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate4[7:0]$  $7$  $0$  $RE084h$  $TBD$  $RW$  $1Ah$  $TBD$
$$RESERVED$  $31$  $26$  $RE088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate4[9:8]$  $25$  $24$  $RE088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate4[7:0]$  $23$  $16$  $RE088h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate4[9:8]$  $9$  $8$  $RE088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate4[7:0]$  $7$  $0$  $RE088h$  $TBD$  $RW$  $34h$  $TBD$
$$RESERVED$  $31$  $28$  $RE08Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate4[3:0]$  $27$  $24$  $RE08Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate4[1:0]$  $17$  $16$  $RE08Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate4[1:0]$  $9$  $8$  $RE08Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE08Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate4[4:0]$  $4$  $0$  $RE08Ch$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate4[7:0]$  $31$  $24$  $RE090h$  $TBD$  $RW$  $C9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE090h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate4[9:8]$  $17$  $16$  $RE090h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate4[7:0]$  $15$  $8$  $RE090h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE090h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate4[1:0]$  $1$  $0$  $RE090h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE094h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate4[3:0]$  $27$  $24$  $RE094h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE094h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate4$  $16$  $16$  $RE094h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE094h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate4$  $8$  $8$  $RE094h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE094h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate4[11:8]$  $3$  $0$  $RE094h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE098h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE098h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate4[12:8]$  $12$  $8$  $RE098h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pioff_rate4[7:0]$  $7$  $0$  $RE098h$  $TBD$  $RW$  $7Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE0A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate5[9:8]$  $25$  $24$  $RE0A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate5[7:0]$  $23$  $16$  $RE0A0h$  $TBD$  $RW$  $B0h$  $TBD$
$$RESERVED$  $15$  $12$  $RE0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate5[3:0]$  $11$  $8$  $RE0A0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $3$  $RE0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate5[2:0]$  $2$  $0$  $RE0A0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $RE0A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate5$  $24$  $24$  $RE0A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE0A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate5[3:0]$  $19$  $16$  $RE0A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate5[9:8]$  $9$  $8$  $RE0A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate5[7:0]$  $7$  $0$  $RE0A4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $RE0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate5[9:8]$  $25$  $24$  $RE0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate5[7:0]$  $23$  $16$  $RE0A8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $RE0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate5[9:8]$  $9$  $8$  $RE0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate5[7:0]$  $7$  $0$  $RE0A8h$  $TBD$  $RW$  $37h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0ACh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate5[3:0]$  $27$  $24$  $RE0ACh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate5[1:0]$  $17$  $16$  $RE0ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate5[1:0]$  $9$  $8$  $RE0ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE0ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate5[4:0]$  $4$  $0$  $RE0ACh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate5[7:0]$  $31$  $24$  $RE0B0h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate5[9:8]$  $17$  $16$  $RE0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate5[7:0]$  $15$  $8$  $RE0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE0B0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate5[1:0]$  $1$  $0$  $RE0B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate5[3:0]$  $27$  $24$  $RE0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate5$  $16$  $16$  $RE0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE0B4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate5$  $8$  $8$  $RE0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE0B4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate5[11:8]$  $3$  $0$  $RE0B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE0B8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE0B8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate5[12:8]$  $12$  $8$  $RE0B8h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pioff_rate5[7:0]$  $7$  $0$  $RE0B8h$  $TBD$  $RW$  $51h$  $TBD$
$$RESERVED$  $31$  $26$  $RE0C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate6[9:8]$  $25$  $24$  $RE0C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate6[7:0]$  $23$  $16$  $RE0C0h$  $TBD$  $RW$  $B4h$  $TBD$
$$RESERVED$  $15$  $12$  $RE0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate6[3:0]$  $11$  $8$  $RE0C0h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $3$  $RE0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate6[2:0]$  $2$  $0$  $RE0C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $RE0C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate6$  $24$  $24$  $RE0C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE0C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate6[3:0]$  $19$  $16$  $RE0C4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate6[9:8]$  $9$  $8$  $RE0C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate6[7:0]$  $7$  $0$  $RE0C4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $RE0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate6[9:8]$  $25$  $24$  $RE0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate6[7:0]$  $23$  $16$  $RE0C8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $RE0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate6[9:8]$  $9$  $8$  $RE0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate6[7:0]$  $7$  $0$  $RE0C8h$  $TBD$  $RW$  $38h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0CCh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate6[3:0]$  $27$  $24$  $RE0CCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate6[1:0]$  $17$  $16$  $RE0CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate6[1:0]$  $9$  $8$  $RE0CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE0CCh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate6[4:0]$  $4$  $0$  $RE0CCh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate6[7:0]$  $31$  $24$  $RE0D0h$  $TBD$  $RW$  $E3h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate6[9:8]$  $17$  $16$  $RE0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate6[7:0]$  $15$  $8$  $RE0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE0D0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate6[1:0]$  $1$  $0$  $RE0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate6[3:0]$  $27$  $24$  $RE0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate6$  $16$  $16$  $RE0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE0D4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate6$  $8$  $8$  $RE0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE0D4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate6[11:8]$  $3$  $0$  $RE0D4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE0D8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE0D8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate6[12:8]$  $12$  $8$  $RE0D8h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pioff_rate6[7:0]$  $7$  $0$  $RE0D8h$  $TBD$  $RW$  $9Dh$  $TBD$
$$RESERVED$  $31$  $26$  $RE0E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate7[9:8]$  $25$  $24$  $RE0E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate7[7:0]$  $23$  $16$  $RE0E0h$  $TBD$  $RW$  $AAh$  $TBD$
$$RESERVED$  $15$  $12$  $RE0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate7[3:0]$  $11$  $8$  $RE0E0h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $RE0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate7[2:0]$  $2$  $0$  $RE0E0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE0E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate7$  $24$  $24$  $RE0E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE0E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate7[3:0]$  $19$  $16$  $RE0E4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate7[9:8]$  $9$  $8$  $RE0E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate7[7:0]$  $7$  $0$  $RE0E4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate7[9:8]$  $25$  $24$  $RE0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate7[7:0]$  $23$  $16$  $RE0E8h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate7[9:8]$  $9$  $8$  $RE0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate7[7:0]$  $7$  $0$  $RE0E8h$  $TBD$  $RW$  $35h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0ECh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate7[3:0]$  $27$  $24$  $RE0ECh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate7[1:0]$  $17$  $16$  $RE0ECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate7[1:0]$  $9$  $8$  $RE0ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE0ECh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate7[4:0]$  $4$  $0$  $RE0ECh$  $TBD$  $RW$  $Ah$  $TBD$
$$speed_thresh_pioff_rate7[7:0]$  $31$  $24$  $RE0F0h$  $TBD$  $RW$  $B9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE0F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate7[9:8]$  $17$  $16$  $RE0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate7[7:0]$  $15$  $8$  $RE0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE0F0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate7[1:0]$  $1$  $0$  $RE0F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate7[3:0]$  $27$  $24$  $RE0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $17$  $RE0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate7$  $16$  $16$  $RE0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE0F4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate7$  $8$  $8$  $RE0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE0F4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate7[11:8]$  $3$  $0$  $RE0F4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE0F8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE0F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate7[12:8]$  $12$  $8$  $RE0F8h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pioff_rate7[7:0]$  $7$  $0$  $RE0F8h$  $TBD$  $RW$  $DBh$  $TBD$
$$RESERVED$  $31$  $26$  $RE100h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate0[9:8]$  $25$  $24$  $RE100h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate0[7:0]$  $23$  $16$  $RE100h$  $TBD$  $RW$  $20h$  $TBD$
$$RESERVED$  $15$  $12$  $RE100h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate0[3:0]$  $11$  $8$  $RE100h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $3$  $RE100h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate0[2:0]$  $2$  $0$  $RE100h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $25$  $RE104h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate0$  $24$  $24$  $RE104h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE104h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate0[3:0]$  $19$  $16$  $RE104h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE104h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate0[9:8]$  $9$  $8$  $RE104h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate0[7:0]$  $7$  $0$  $RE104h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $31$  $26$  $RE108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate0[9:8]$  $25$  $24$  $RE108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate0[7:0]$  $23$  $16$  $RE108h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $RE108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate0[9:8]$  $9$  $8$  $RE108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate0[7:0]$  $7$  $0$  $RE108h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $31$  $28$  $RE10Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate0[3:0]$  $27$  $24$  $RE10Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $18$  $RE10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate0[1:0]$  $17$  $16$  $RE10Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate0[1:0]$  $9$  $8$  $RE10Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE10Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate0[4:0]$  $4$  $0$  $RE10Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pion_rate0[7:0]$  $31$  $24$  $RE110h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $23$  $18$  $RE110h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate0[9:8]$  $17$  $16$  $RE110h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate0[7:0]$  $15$  $8$  $RE110h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE110h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate0[1:0]$  $1$  $0$  $RE110h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE114h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate0[3:0]$  $27$  $24$  $RE114h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE114h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate0$  $16$  $16$  $RE114h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE114h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate0$  $8$  $8$  $RE114h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE114h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate0[11:8]$  $3$  $0$  $RE114h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE118h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE118h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate0[12:8]$  $12$  $8$  $RE118h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate0[7:0]$  $7$  $0$  $RE118h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $31$  $26$  $RE120h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate1[9:8]$  $25$  $24$  $RE120h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate1[7:0]$  $23$  $16$  $RE120h$  $TBD$  $RW$  $21h$  $TBD$
$$RESERVED$  $15$  $12$  $RE120h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate1[3:0]$  $11$  $8$  $RE120h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $3$  $RE120h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate1[2:0]$  $2$  $0$  $RE120h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE124h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate1$  $24$  $24$  $RE124h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE124h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate1[3:0]$  $19$  $16$  $RE124h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE124h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate1[9:8]$  $9$  $8$  $RE124h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate1[7:0]$  $7$  $0$  $RE124h$  $TBD$  $RW$  $15h$  $TBD$
$$RESERVED$  $31$  $26$  $RE128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate1[9:8]$  $25$  $24$  $RE128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate1[7:0]$  $23$  $16$  $RE128h$  $TBD$  $RW$  $Ah$  $TBD$
$$RESERVED$  $15$  $10$  $RE128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate1[9:8]$  $9$  $8$  $RE128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate1[7:0]$  $7$  $0$  $RE128h$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $31$  $28$  $RE12Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate1[3:0]$  $27$  $24$  $RE12Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $18$  $RE12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate1[1:0]$  $17$  $16$  $RE12Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate1[1:0]$  $9$  $8$  $RE12Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE12Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate1[4:0]$  $4$  $0$  $RE12Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pion_rate1[7:0]$  $31$  $24$  $RE130h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE130h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate1[9:8]$  $17$  $16$  $RE130h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate1[7:0]$  $15$  $8$  $RE130h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE130h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate1[1:0]$  $1$  $0$  $RE130h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE134h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate1[3:0]$  $27$  $24$  $RE134h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE134h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate1$  $16$  $16$  $RE134h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE134h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate1$  $8$  $8$  $RE134h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE134h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate1[11:8]$  $3$  $0$  $RE134h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE138h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE138h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate1[12:8]$  $12$  $8$  $RE138h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate1[7:0]$  $7$  $0$  $RE138h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $31$  $26$  $RE140h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate2[9:8]$  $25$  $24$  $RE140h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate2[7:0]$  $23$  $16$  $RE140h$  $TBD$  $RW$  $27h$  $TBD$
$$RESERVED$  $15$  $12$  $RE140h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate2[3:0]$  $11$  $8$  $RE140h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $7$  $3$  $RE140h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate2[2:0]$  $2$  $0$  $RE140h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE144h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate2$  $24$  $24$  $RE144h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $20$  $RE144h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate2[3:0]$  $19$  $16$  $RE144h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE144h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate2[9:8]$  $9$  $8$  $RE144h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate2[7:0]$  $7$  $0$  $RE144h$  $TBD$  $RW$  $18h$  $TBD$
$$RESERVED$  $31$  $26$  $RE148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate2[9:8]$  $25$  $24$  $RE148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate2[7:0]$  $23$  $16$  $RE148h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $15$  $10$  $RE148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate2[9:8]$  $9$  $8$  $RE148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate2[7:0]$  $7$  $0$  $RE148h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $31$  $28$  $RE14Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate2[3:0]$  $27$  $24$  $RE14Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate2[1:0]$  $17$  $16$  $RE14Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate2[1:0]$  $9$  $8$  $RE14Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE14Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate2[4:0]$  $4$  $0$  $RE14Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pion_rate2[7:0]$  $31$  $24$  $RE150h$  $TBD$  $RW$  $F9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE150h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate2[9:8]$  $17$  $16$  $RE150h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate2[7:0]$  $15$  $8$  $RE150h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE150h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate2[1:0]$  $1$  $0$  $RE150h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE154h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate2[3:0]$  $27$  $24$  $RE154h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE154h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate2$  $16$  $16$  $RE154h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE154h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate2$  $8$  $8$  $RE154h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE154h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate2[11:8]$  $3$  $0$  $RE154h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE158h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE158h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate2[12:8]$  $12$  $8$  $RE158h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_pion_rate2[7:0]$  $7$  $0$  $RE158h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $31$  $26$  $RE160h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate3[9:8]$  $25$  $24$  $RE160h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate3[7:0]$  $23$  $16$  $RE160h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $15$  $12$  $RE160h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate3[3:0]$  $11$  $8$  $RE160h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $7$  $3$  $RE160h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate3[2:0]$  $2$  $0$  $RE160h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE164h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate3$  $24$  $24$  $RE164h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE164h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate3[3:0]$  $19$  $16$  $RE164h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE164h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate3[9:8]$  $9$  $8$  $RE164h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate3[7:0]$  $7$  $0$  $RE164h$  $TBD$  $RW$  $19h$  $TBD$
$$RESERVED$  $31$  $26$  $RE168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate3[9:8]$  $25$  $24$  $RE168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate3[7:0]$  $23$  $16$  $RE168h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate3[9:8]$  $9$  $8$  $RE168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate3[7:0]$  $7$  $0$  $RE168h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $31$  $28$  $RE16Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate3[3:0]$  $27$  $24$  $RE16Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate3[1:0]$  $17$  $16$  $RE16Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate3[1:0]$  $9$  $8$  $RE16Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE16Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate3[4:0]$  $4$  $0$  $RE16Ch$  $TBD$  $RW$  $6h$  $TBD$
$$speed_thresh_pion_rate3[7:0]$  $31$  $24$  $RE170h$  $TBD$  $RW$  $DAh$  $TBD$
$$RESERVED$  $23$  $18$  $RE170h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate3[9:8]$  $17$  $16$  $RE170h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate3[7:0]$  $15$  $8$  $RE170h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE170h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate3[1:0]$  $1$  $0$  $RE170h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $28$  $RE174h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate3[3:0]$  $27$  $24$  $RE174h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE174h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate3$  $16$  $16$  $RE174h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE174h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate3$  $8$  $8$  $RE174h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE174h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate3[11:8]$  $3$  $0$  $RE174h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE178h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE178h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate3[12:8]$  $12$  $8$  $RE178h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate3[7:0]$  $7$  $0$  $RE178h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE180h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate4[9:8]$  $25$  $24$  $RE180h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate4[7:0]$  $23$  $16$  $RE180h$  $TBD$  $RW$  $3Eh$  $TBD$
$$RESERVED$  $15$  $12$  $RE180h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate4[3:0]$  $11$  $8$  $RE180h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $7$  $3$  $RE180h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate4[2:0]$  $2$  $0$  $RE180h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE184h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate4$  $24$  $24$  $RE184h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE184h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate4[3:0]$  $19$  $16$  $RE184h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE184h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate4[9:8]$  $9$  $8$  $RE184h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate4[7:0]$  $7$  $0$  $RE184h$  $TBD$  $RW$  $1Ah$  $TBD$
$$RESERVED$  $31$  $26$  $RE188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate4[9:8]$  $25$  $24$  $RE188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate4[7:0]$  $23$  $16$  $RE188h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate4[9:8]$  $9$  $8$  $RE188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate4[7:0]$  $7$  $0$  $RE188h$  $TBD$  $RW$  $34h$  $TBD$
$$RESERVED$  $31$  $28$  $RE18Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate4[3:0]$  $27$  $24$  $RE18Ch$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate4[1:0]$  $17$  $16$  $RE18Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate4[1:0]$  $9$  $8$  $RE18Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE18Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate4[4:0]$  $4$  $0$  $RE18Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pion_rate4[7:0]$  $31$  $24$  $RE190h$  $TBD$  $RW$  $C9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE190h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate4[9:8]$  $17$  $16$  $RE190h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate4[7:0]$  $15$  $8$  $RE190h$  $TBD$  $RW$  $42h$  $TBD$
$$RESERVED$  $7$  $2$  $RE190h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate4[1:0]$  $1$  $0$  $RE190h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE194h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate4[3:0]$  $27$  $24$  $RE194h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE194h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate4$  $16$  $16$  $RE194h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE194h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate4$  $8$  $8$  $RE194h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE194h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate4[11:8]$  $3$  $0$  $RE194h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE198h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE198h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate4[12:8]$  $12$  $8$  $RE198h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate4[7:0]$  $7$  $0$  $RE198h$  $TBD$  $RW$  $7Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE1A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate5[9:8]$  $25$  $24$  $RE1A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate5[7:0]$  $23$  $16$  $RE1A0h$  $TBD$  $RW$  $2Ch$  $TBD$
$$RESERVED$  $15$  $12$  $RE1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate5[3:0]$  $11$  $8$  $RE1A0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $3$  $RE1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate5[2:0]$  $2$  $0$  $RE1A0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $RE1A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate5$  $24$  $24$  $RE1A4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE1A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate5[3:0]$  $19$  $16$  $RE1A4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate5[9:8]$  $9$  $8$  $RE1A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate5[7:0]$  $7$  $0$  $RE1A4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $RE1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate5[9:8]$  $25$  $24$  $RE1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate5[7:0]$  $23$  $16$  $RE1A8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $RE1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate5[9:8]$  $9$  $8$  $RE1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate5[7:0]$  $7$  $0$  $RE1A8h$  $TBD$  $RW$  $37h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1ACh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate5[3:0]$  $27$  $24$  $RE1ACh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate5[1:0]$  $17$  $16$  $RE1ACh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate5[1:0]$  $9$  $8$  $RE1ACh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE1ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate5[4:0]$  $4$  $0$  $RE1ACh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pion_rate5[7:0]$  $31$  $24$  $RE1B0h$  $TBD$  $RW$  $B6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate5[9:8]$  $17$  $16$  $RE1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate5[7:0]$  $15$  $8$  $RE1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE1B0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate5[1:0]$  $1$  $0$  $RE1B0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate5[3:0]$  $27$  $24$  $RE1B4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $RE1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate5$  $16$  $16$  $RE1B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE1B4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate5$  $8$  $8$  $RE1B4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE1B4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate5[11:8]$  $3$  $0$  $RE1B4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE1B8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE1B8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate5[12:8]$  $12$  $8$  $RE1B8h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pion_rate5[7:0]$  $7$  $0$  $RE1B8h$  $TBD$  $RW$  $51h$  $TBD$
$$RESERVED$  $31$  $26$  $RE1C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate6[9:8]$  $25$  $24$  $RE1C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate6[7:0]$  $23$  $16$  $RE1C0h$  $TBD$  $RW$  $2Dh$  $TBD$
$$RESERVED$  $15$  $12$  $RE1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate6[3:0]$  $11$  $8$  $RE1C0h$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $7$  $3$  $RE1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate6[2:0]$  $2$  $0$  $RE1C0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $31$  $25$  $RE1C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate6$  $24$  $24$  $RE1C4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE1C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate6[3:0]$  $19$  $16$  $RE1C4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate6[9:8]$  $9$  $8$  $RE1C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate6[7:0]$  $7$  $0$  $RE1C4h$  $TBD$  $RW$  $1Ch$  $TBD$
$$RESERVED$  $31$  $26$  $RE1C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate6[9:8]$  $25$  $24$  $RE1C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate6[7:0]$  $23$  $16$  $RE1C8h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $15$  $10$  $RE1C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate6[9:8]$  $9$  $8$  $RE1C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate6[7:0]$  $7$  $0$  $RE1C8h$  $TBD$  $RW$  $38h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1CCh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate6[3:0]$  $27$  $24$  $RE1CCh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate6[1:0]$  $17$  $16$  $RE1CCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate6[1:0]$  $9$  $8$  $RE1CCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE1CCh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate6[4:0]$  $4$  $0$  $RE1CCh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pion_rate6[7:0]$  $31$  $24$  $RE1D0h$  $TBD$  $RW$  $E3h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate6[9:8]$  $17$  $16$  $RE1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate6[7:0]$  $15$  $8$  $RE1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE1D0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate6[1:0]$  $1$  $0$  $RE1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate6[3:0]$  $27$  $24$  $RE1D4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $RE1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate6$  $16$  $16$  $RE1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE1D4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate6$  $8$  $8$  $RE1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE1D4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate6[11:8]$  $3$  $0$  $RE1D4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE1D8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE1D8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate6[12:8]$  $12$  $8$  $RE1D8h$  $TBD$  $RW$  $Dh$  $TBD$
$$ssc_m_pion_rate6[7:0]$  $7$  $0$  $RE1D8h$  $TBD$  $RW$  $9Dh$  $TBD$
$$RESERVED$  $31$  $26$  $RE1E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate7[9:8]$  $25$  $24$  $RE1E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate7[7:0]$  $23$  $16$  $RE1E0h$  $TBD$  $RW$  $40h$  $TBD$
$$RESERVED$  $15$  $12$  $RE1E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate7[3:0]$  $11$  $8$  $RE1E0h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $3$  $RE1E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate7[2:0]$  $2$  $0$  $RE1E0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE1E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate7$  $24$  $24$  $RE1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $20$  $RE1E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate7[3:0]$  $19$  $16$  $RE1E4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate7[9:8]$  $9$  $8$  $RE1E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate7[7:0]$  $7$  $0$  $RE1E4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $31$  $26$  $RE1E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate7[9:8]$  $25$  $24$  $RE1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate7[7:0]$  $23$  $16$  $RE1E8h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $15$  $10$  $RE1E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate7[9:8]$  $9$  $8$  $RE1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate7[7:0]$  $7$  $0$  $RE1E8h$  $TBD$  $RW$  $35h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1ECh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate7[3:0]$  $27$  $24$  $RE1ECh$  $TBD$  $RW$  $6h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate7[1:0]$  $17$  $16$  $RE1ECh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE1ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate7[1:0]$  $9$  $8$  $RE1ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $5$  $RE1ECh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate7[4:0]$  $4$  $0$  $RE1ECh$  $TBD$  $RW$  $Ch$  $TBD$
$$speed_thresh_pion_rate7[7:0]$  $31$  $24$  $RE1F0h$  $TBD$  $RW$  $B9h$  $TBD$
$$RESERVED$  $23$  $18$  $RE1F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate7[9:8]$  $17$  $16$  $RE1F0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate7[7:0]$  $15$  $8$  $RE1F0h$  $TBD$  $RW$  $81h$  $TBD$
$$RESERVED$  $7$  $2$  $RE1F0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate7[1:0]$  $1$  $0$  $RE1F0h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $28$  $RE1F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate7[3:0]$  $27$  $24$  $RE1F4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $23$  $17$  $RE1F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate7$  $16$  $16$  $RE1F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE1F4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate7$  $8$  $8$  $RE1F4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE1F4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate7[11:8]$  $3$  $0$  $RE1F4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $31$  $16$  $RE1F8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $15$  $13$  $RE1F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate7[12:8]$  $12$  $8$  $RE1F8h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_pion_rate7[7:0]$  $7$  $0$  $RE1F8h$  $TBD$  $RW$  $DBh$  $TBD$
$$RESERVED$  $31$  $28$  $RE200h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate0[3:0]$  $27$  $24$  $RE200h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE200h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate0$  $16$  $16$  $RE200h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE200h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate0$  $8$  $8$  $RE200h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE200h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate0[3:0]$  $3$  $0$  $RE200h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $RE204h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate0[9:8]$  $25$  $24$  $RE204h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate0[7:0]$  $23$  $16$  $RE204h$  $TBD$  $RW$  $40h$  $TBD$
$$RESERVED$  $15$  $10$  $RE204h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate0[9:8]$  $9$  $8$  $RE204h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate0[7:0]$  $7$  $0$  $RE204h$  $TBD$  $RW$  $40h$  $TBD$
$$fbdiv_cal_ring_pioff_rate0[7:0]$  $31$  $24$  $RE208h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $23$  $17$  $RE208h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate0[8]$  $16$  $16$  $RE208h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate0[7:0]$  $15$  $8$  $RE208h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE208h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate0[3:0]$  $3$  $0$  $RE208h$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $RE20Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate0$  $24$  $24$  $RE20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE20Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate0[1:0]$  $17$  $16$  $RE20Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE20Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate0[3:0]$  $11$  $8$  $RE20Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE20Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate0[9:8]$  $1$  $0$  $RE20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate0[7:0]$  $31$  $24$  $RE210h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE210h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate0[2:0]$  $18$  $16$  $RE210h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE210h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate0[1:0]$  $9$  $8$  $RE210h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE210h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate0[1:0]$  $1$  $0$  $RE210h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE214h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate0$  $24$  $24$  $RE214h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE214h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate0[9:8]$  $17$  $16$  $RE214h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate0[7:0]$  $15$  $8$  $RE214h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE214h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate0[9:8]$  $1$  $0$  $RE214h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE218h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE218h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate0[12:8]$  $20$  $16$  $RE218h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pioff_rate0[7:0]$  $15$  $8$  $RE218h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $7$  $4$  $RE218h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate0[3:0]$  $3$  $0$  $RE218h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE224h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate1[3:0]$  $27$  $24$  $RE224h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE224h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate1$  $16$  $16$  $RE224h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE224h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate1$  $8$  $8$  $RE224h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE224h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate1[3:0]$  $3$  $0$  $RE224h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $RE228h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate1[9:8]$  $25$  $24$  $RE228h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate1[7:0]$  $23$  $16$  $RE228h$  $TBD$  $RW$  $42h$  $TBD$
$$RESERVED$  $15$  $10$  $RE228h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate1[9:8]$  $9$  $8$  $RE228h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate1[7:0]$  $7$  $0$  $RE228h$  $TBD$  $RW$  $42h$  $TBD$
$$fbdiv_cal_ring_pioff_rate1[7:0]$  $31$  $24$  $RE22Ch$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $23$  $17$  $RE22Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate1[8]$  $16$  $16$  $RE22Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate1[7:0]$  $15$  $8$  $RE22Ch$  $TBD$  $RW$  $FDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE22Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate1[3:0]$  $3$  $0$  $RE22Ch$  $TBD$  $RW$  $Ch$  $TBD$
$$RESERVED$  $31$  $25$  $RE230h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate1$  $24$  $24$  $RE230h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE230h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate1[1:0]$  $17$  $16$  $RE230h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE230h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate1[3:0]$  $11$  $8$  $RE230h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE230h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate1[9:8]$  $1$  $0$  $RE230h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate1[7:0]$  $31$  $24$  $RE234h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE234h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate1[2:0]$  $18$  $16$  $RE234h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE234h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate1[1:0]$  $9$  $8$  $RE234h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE234h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate1[1:0]$  $1$  $0$  $RE234h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE238h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate1$  $24$  $24$  $RE238h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE238h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate1[9:8]$  $17$  $16$  $RE238h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate1[7:0]$  $15$  $8$  $RE238h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE238h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate1[9:8]$  $1$  $0$  $RE238h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE23Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE23Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate1[12:8]$  $20$  $16$  $RE23Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pioff_rate1[7:0]$  $15$  $8$  $RE23Ch$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE23Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate1[3:0]$  $3$  $0$  $RE23Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE248h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate2[3:0]$  $27$  $24$  $RE248h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE248h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate2$  $16$  $16$  $RE248h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE248h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate2$  $8$  $8$  $RE248h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE248h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate2[3:0]$  $3$  $0$  $RE248h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $RE24Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate2[9:8]$  $25$  $24$  $RE24Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate2[7:0]$  $23$  $16$  $RE24Ch$  $TBD$  $RW$  $4Eh$  $TBD$
$$RESERVED$  $15$  $10$  $RE24Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate2[9:8]$  $9$  $8$  $RE24Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate2[7:0]$  $7$  $0$  $RE24Ch$  $TBD$  $RW$  $4Eh$  $TBD$
$$fbdiv_cal_ring_pioff_rate2[7:0]$  $31$  $24$  $RE250h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $23$  $17$  $RE250h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate2[8]$  $16$  $16$  $RE250h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate2[7:0]$  $15$  $8$  $RE250h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE250h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate2[3:0]$  $3$  $0$  $RE250h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $25$  $RE254h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate2$  $24$  $24$  $RE254h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE254h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate2[1:0]$  $17$  $16$  $RE254h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE254h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate2[3:0]$  $11$  $8$  $RE254h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE254h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate2[9:8]$  $1$  $0$  $RE254h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate2[7:0]$  $31$  $24$  $RE258h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE258h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate2[2:0]$  $18$  $16$  $RE258h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE258h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate2[1:0]$  $9$  $8$  $RE258h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE258h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate2[1:0]$  $1$  $0$  $RE258h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $RE25Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate2$  $24$  $24$  $RE25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE25Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate2[9:8]$  $17$  $16$  $RE25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate2[7:0]$  $15$  $8$  $RE25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE25Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate2[9:8]$  $1$  $0$  $RE25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE260h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE260h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate2[12:8]$  $20$  $16$  $RE260h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_ring_pioff_rate2[7:0]$  $15$  $8$  $RE260h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE260h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate2[3:0]$  $3$  $0$  $RE260h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE26Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate3[3:0]$  $27$  $24$  $RE26Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE26Ch$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate3$  $16$  $16$  $RE26Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE26Ch$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate3$  $8$  $8$  $RE26Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE26Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate3[3:0]$  $3$  $0$  $RE26Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $RE270h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate3[9:8]$  $25$  $24$  $RE270h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate3[7:0]$  $23$  $16$  $RE270h$  $TBD$  $RW$  $50h$  $TBD$
$$RESERVED$  $15$  $10$  $RE270h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate3[9:8]$  $9$  $8$  $RE270h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate3[7:0]$  $7$  $0$  $RE270h$  $TBD$  $RW$  $50h$  $TBD$
$$fbdiv_cal_ring_pioff_rate3[7:0]$  $31$  $24$  $RE274h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $23$  $17$  $RE274h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate3[8]$  $16$  $16$  $RE274h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate3[7:0]$  $15$  $8$  $RE274h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE274h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate3[3:0]$  $3$  $0$  $RE274h$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $25$  $RE278h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate3$  $24$  $24$  $RE278h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE278h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate3[1:0]$  $17$  $16$  $RE278h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE278h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate3[3:0]$  $11$  $8$  $RE278h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE278h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate3[9:8]$  $1$  $0$  $RE278h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate3[7:0]$  $31$  $24$  $RE27Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE27Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate3[2:0]$  $18$  $16$  $RE27Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE27Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate3[1:0]$  $9$  $8$  $RE27Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE27Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate3[1:0]$  $1$  $0$  $RE27Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $25$  $RE280h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate3$  $24$  $24$  $RE280h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE280h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate3[9:8]$  $17$  $16$  $RE280h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate3[7:0]$  $15$  $8$  $RE280h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE280h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate3[9:8]$  $1$  $0$  $RE280h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE284h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE284h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate3[12:8]$  $20$  $16$  $RE284h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_ring_pioff_rate3[7:0]$  $15$  $8$  $RE284h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $7$  $4$  $RE284h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate3[3:0]$  $3$  $0$  $RE284h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE290h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate0[3:0]$  $27$  $24$  $RE290h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE290h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate0$  $16$  $16$  $RE290h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE290h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate0$  $8$  $8$  $RE290h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE290h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate0[3:0]$  $3$  $0$  $RE290h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $RE294h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate0[9:8]$  $25$  $24$  $RE294h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate0[7:0]$  $23$  $16$  $RE294h$  $TBD$  $RW$  $10h$  $TBD$
$$RESERVED$  $15$  $10$  $RE294h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate0[9:8]$  $9$  $8$  $RE294h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate0[7:0]$  $7$  $0$  $RE294h$  $TBD$  $RW$  $10h$  $TBD$
$$fbdiv_cal_ring_pion_rate0[7:0]$  $31$  $24$  $RE298h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $23$  $17$  $RE298h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate0[8]$  $16$  $16$  $RE298h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate0[7:0]$  $15$  $8$  $RE298h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE298h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate0[3:0]$  $3$  $0$  $RE298h$  $TBD$  $RW$  $Dh$  $TBD$
$$RESERVED$  $31$  $25$  $RE29Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate0$  $24$  $24$  $RE29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE29Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate0[1:0]$  $17$  $16$  $RE29Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE29Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate0[3:0]$  $11$  $8$  $RE29Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE29Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate0[9:8]$  $1$  $0$  $RE29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate0[7:0]$  $31$  $24$  $RE2A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE2A0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate0[2:0]$  $18$  $16$  $RE2A0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $10$  $RE2A0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate0[1:0]$  $9$  $8$  $RE2A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2A0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate0[1:0]$  $1$  $0$  $RE2A0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE2A4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate0$  $24$  $24$  $RE2A4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE2A4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate0[9:8]$  $17$  $16$  $RE2A4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate0[7:0]$  $15$  $8$  $RE2A4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2A4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate0[9:8]$  $1$  $0$  $RE2A4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE2A8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE2A8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate0[12:8]$  $20$  $16$  $RE2A8h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pion_rate0[7:0]$  $15$  $8$  $RE2A8h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $7$  $4$  $RE2A8h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate0[3:0]$  $3$  $0$  $RE2A8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE2B4h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate1[3:0]$  $27$  $24$  $RE2B4h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $RE2B4h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate1$  $16$  $16$  $RE2B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE2B4h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate1$  $8$  $8$  $RE2B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE2B4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate1[3:0]$  $3$  $0$  $RE2B4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $RE2B8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate1[9:8]$  $25$  $24$  $RE2B8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate1[7:0]$  $23$  $16$  $RE2B8h$  $TBD$  $RW$  $21h$  $TBD$
$$RESERVED$  $15$  $10$  $RE2B8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate1[9:8]$  $9$  $8$  $RE2B8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate1[7:0]$  $7$  $0$  $RE2B8h$  $TBD$  $RW$  $21h$  $TBD$
$$fbdiv_cal_ring_pion_rate1[7:0]$  $31$  $24$  $RE2BCh$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $23$  $17$  $RE2BCh$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate1[8]$  $16$  $16$  $RE2BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate1[7:0]$  $15$  $8$  $RE2BCh$  $TBD$  $RW$  $FDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE2BCh$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate1[3:0]$  $3$  $0$  $RE2BCh$  $TBD$  $RW$  $Eh$  $TBD$
$$RESERVED$  $31$  $25$  $RE2C0h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate1$  $24$  $24$  $RE2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE2C0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate1[1:0]$  $17$  $16$  $RE2C0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE2C0h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate1[3:0]$  $11$  $8$  $RE2C0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate1[9:8]$  $1$  $0$  $RE2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate1[7:0]$  $31$  $24$  $RE2C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE2C4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate1[2:0]$  $18$  $16$  $RE2C4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE2C4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate1[1:0]$  $9$  $8$  $RE2C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2C4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate1[1:0]$  $1$  $0$  $RE2C4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE2C8h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate1$  $24$  $24$  $RE2C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE2C8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate1[9:8]$  $17$  $16$  $RE2C8h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate1[7:0]$  $15$  $8$  $RE2C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2C8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate1[9:8]$  $1$  $0$  $RE2C8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE2CCh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE2CCh$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate1[12:8]$  $20$  $16$  $RE2CCh$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pion_rate1[7:0]$  $15$  $8$  $RE2CCh$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE2CCh$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate1[3:0]$  $3$  $0$  $RE2CCh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE2D8h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate2[3:0]$  $27$  $24$  $RE2D8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $23$  $17$  $RE2D8h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate2$  $16$  $16$  $RE2D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE2D8h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate2$  $8$  $8$  $RE2D8h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE2D8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate2[3:0]$  $3$  $0$  $RE2D8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $RE2DCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate2[9:8]$  $25$  $24$  $RE2DCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate2[7:0]$  $23$  $16$  $RE2DCh$  $TBD$  $RW$  $27h$  $TBD$
$$RESERVED$  $15$  $10$  $RE2DCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate2[9:8]$  $9$  $8$  $RE2DCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate2[7:0]$  $7$  $0$  $RE2DCh$  $TBD$  $RW$  $27h$  $TBD$
$$fbdiv_cal_ring_pion_rate2[7:0]$  $31$  $24$  $RE2E0h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $23$  $17$  $RE2E0h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate2[8]$  $16$  $16$  $RE2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate2[7:0]$  $15$  $8$  $RE2E0h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE2E0h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate2[3:0]$  $3$  $0$  $RE2E0h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE2E4h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate2$  $24$  $24$  $RE2E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE2E4h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate2[1:0]$  $17$  $16$  $RE2E4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE2E4h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate2[3:0]$  $11$  $8$  $RE2E4h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate2[9:8]$  $1$  $0$  $RE2E4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate2[7:0]$  $31$  $24$  $RE2E8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE2E8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate2[2:0]$  $18$  $16$  $RE2E8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE2E8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate2[1:0]$  $9$  $8$  $RE2E8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2E8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate2[1:0]$  $1$  $0$  $RE2E8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE2ECh$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate2$  $24$  $24$  $RE2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE2ECh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate2[9:8]$  $17$  $16$  $RE2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate2[7:0]$  $15$  $8$  $RE2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE2ECh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate2[9:8]$  $1$  $0$  $RE2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE2F0h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE2F0h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate2[12:8]$  $20$  $16$  $RE2F0h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_ring_pion_rate2[7:0]$  $15$  $8$  $RE2F0h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE2F0h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate2[3:0]$  $3$  $0$  $RE2F0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE2FCh$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate3[3:0]$  $27$  $24$  $RE2FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE2FCh$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate3$  $16$  $16$  $RE2FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $9$  $RE2FCh$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate3$  $8$  $8$  $RE2FCh$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $7$  $4$  $RE2FCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate3[3:0]$  $3$  $0$  $RE2FCh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $RE300h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate3[9:8]$  $25$  $24$  $RE300h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate3[7:0]$  $23$  $16$  $RE300h$  $TBD$  $RW$  $14h$  $TBD$
$$RESERVED$  $15$  $10$  $RE300h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate3[9:8]$  $9$  $8$  $RE300h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate3[7:0]$  $7$  $0$  $RE300h$  $TBD$  $RW$  $14h$  $TBD$
$$fbdiv_cal_ring_pion_rate3[7:0]$  $31$  $24$  $RE304h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $23$  $17$  $RE304h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate3[8]$  $16$  $16$  $RE304h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate3[7:0]$  $15$  $8$  $RE304h$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE304h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate3[3:0]$  $3$  $0$  $RE304h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE308h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate3$  $24$  $24$  $RE308h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE308h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate3[1:0]$  $17$  $16$  $RE308h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE308h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate3[3:0]$  $11$  $8$  $RE308h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE308h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate3[9:8]$  $1$  $0$  $RE308h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate3[7:0]$  $31$  $24$  $RE30Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE30Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate3[2:0]$  $18$  $16$  $RE30Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE30Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate3[1:0]$  $9$  $8$  $RE30Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE30Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate3[1:0]$  $1$  $0$  $RE30Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE310h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate3$  $24$  $24$  $RE310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE310h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate3[9:8]$  $17$  $16$  $RE310h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate3[7:0]$  $15$  $8$  $RE310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE310h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate3[9:8]$  $1$  $0$  $RE310h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE314h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE314h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate3[12:8]$  $20$  $16$  $RE314h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_ring_pion_rate3[7:0]$  $15$  $8$  $RE314h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $7$  $4$  $RE314h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate3[3:0]$  $3$  $0$  $RE314h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE320h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate0[3:0]$  $27$  $24$  $RE320h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE320h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate0$  $16$  $16$  $RE320h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE320h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate0$  $8$  $8$  $RE320h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE320h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate0[3:0]$  $3$  $0$  $RE320h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $RE324h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[9:8]$  $25$  $24$  $RE324h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[7:0]$  $23$  $16$  $RE324h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $15$  $10$  $RE324h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate0[9:8]$  $9$  $8$  $RE324h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate0[7:0]$  $7$  $0$  $RE324h$  $TBD$  $RW$  $28h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $RE328h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $23$  $17$  $RE328h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate0[8]$  $16$  $16$  $RE328h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $RE328h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE328h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate0[3:0]$  $3$  $0$  $RE328h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE32Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate0$  $24$  $24$  $RE32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE32Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate0[1:0]$  $17$  $16$  $RE32Ch$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE32Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate0[3:0]$  $11$  $8$  $RE32Ch$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE32Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate0[9:8]$  $1$  $0$  $RE32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $RE330h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE330h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate0[2:0]$  $18$  $16$  $RE330h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE330h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate0[1:0]$  $9$  $8$  $RE330h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE330h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate0[1:0]$  $1$  $0$  $RE330h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $RE334h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate0$  $24$  $24$  $RE334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE334h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[9:8]$  $17$  $16$  $RE334h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[7:0]$  $15$  $8$  $RE334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE334h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate0[9:8]$  $1$  $0$  $RE334h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE338h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE338h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate0[12:8]$  $20$  $16$  $RE338h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $RE338h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $7$  $4$  $RE338h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate0[3:0]$  $3$  $0$  $RE338h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE344h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate1[3:0]$  $27$  $24$  $RE344h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE344h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate1$  $16$  $16$  $RE344h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE344h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate1$  $8$  $8$  $RE344h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE344h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate1[3:0]$  $3$  $0$  $RE344h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $RE348h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[9:8]$  $25$  $24$  $RE348h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[7:0]$  $23$  $16$  $RE348h$  $TBD$  $RW$  $A5h$  $TBD$
$$RESERVED$  $15$  $10$  $RE348h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate1[9:8]$  $9$  $8$  $RE348h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate1[7:0]$  $7$  $0$  $RE348h$  $TBD$  $RW$  $A5h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $RE34Ch$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $23$  $17$  $RE34Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate1[8]$  $16$  $16$  $RE34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $RE34Ch$  $TBD$  $RW$  $FCh$  $TBD$
$$RESERVED$  $7$  $4$  $RE34Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate1[3:0]$  $3$  $0$  $RE34Ch$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE350h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate1$  $24$  $24$  $RE350h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE350h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate1[1:0]$  $17$  $16$  $RE350h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE350h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate1[3:0]$  $11$  $8$  $RE350h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE350h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate1[9:8]$  $1$  $0$  $RE350h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $RE354h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE354h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate1[2:0]$  $18$  $16$  $RE354h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $RE354h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate1[1:0]$  $9$  $8$  $RE354h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE354h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate1[1:0]$  $1$  $0$  $RE354h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE358h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate1$  $24$  $24$  $RE358h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE358h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[9:8]$  $17$  $16$  $RE358h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[7:0]$  $15$  $8$  $RE358h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE358h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate1[9:8]$  $1$  $0$  $RE358h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE35Ch$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE35Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate1[12:8]$  $20$  $16$  $RE35Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $RE35Ch$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE35Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate1[3:0]$  $3$  $0$  $RE35Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE368h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate2[3:0]$  $27$  $24$  $RE368h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE368h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate2$  $16$  $16$  $RE368h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE368h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate2$  $8$  $8$  $RE368h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE368h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate2[3:0]$  $3$  $0$  $RE368h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $RE36Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[9:8]$  $25$  $24$  $RE36Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[7:0]$  $23$  $16$  $RE36Ch$  $TBD$  $RW$  $C3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE36Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate2[9:8]$  $9$  $8$  $RE36Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate2[7:0]$  $7$  $0$  $RE36Ch$  $TBD$  $RW$  $C3h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $RE370h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $23$  $17$  $RE370h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate2[8]$  $16$  $16$  $RE370h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $RE370h$  $TBD$  $RW$  $F9h$  $TBD$
$$RESERVED$  $7$  $4$  $RE370h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate2[3:0]$  $3$  $0$  $RE370h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE374h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate2$  $24$  $24$  $RE374h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE374h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate2[1:0]$  $17$  $16$  $RE374h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE374h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate2[3:0]$  $11$  $8$  $RE374h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE374h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate2[9:8]$  $1$  $0$  $RE374h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $RE378h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE378h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate2[2:0]$  $18$  $16$  $RE378h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $RE378h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate2[1:0]$  $9$  $8$  $RE378h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE378h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate2[1:0]$  $1$  $0$  $RE378h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE37Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate2$  $24$  $24$  $RE37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE37Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[9:8]$  $17$  $16$  $RE37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[7:0]$  $15$  $8$  $RE37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE37Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate2[9:8]$  $1$  $0$  $RE37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE380h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE380h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate2[12:8]$  $20$  $16$  $RE380h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $RE380h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE380h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate2[3:0]$  $3$  $0$  $RE380h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE38Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate3[3:0]$  $27$  $24$  $RE38Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $17$  $RE38Ch$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate3$  $16$  $16$  $RE38Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE38Ch$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate3$  $8$  $8$  $RE38Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE38Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate3[3:0]$  $3$  $0$  $RE38Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $RE390h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[9:8]$  $25$  $24$  $RE390h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[7:0]$  $23$  $16$  $RE390h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $15$  $10$  $RE390h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate3[9:8]$  $9$  $8$  $RE390h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate3[7:0]$  $7$  $0$  $RE390h$  $TBD$  $RW$  $32h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $RE394h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $23$  $17$  $RE394h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate3[8]$  $16$  $16$  $RE394h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $RE394h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE394h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate3[3:0]$  $3$  $0$  $RE394h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE398h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate3$  $24$  $24$  $RE398h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE398h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate3[1:0]$  $17$  $16$  $RE398h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE398h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate3[3:0]$  $11$  $8$  $RE398h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE398h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate3[9:8]$  $1$  $0$  $RE398h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $RE39Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE39Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate3[2:0]$  $18$  $16$  $RE39Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $10$  $RE39Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate3[1:0]$  $9$  $8$  $RE39Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE39Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate3[1:0]$  $1$  $0$  $RE39Ch$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $25$  $RE3A0h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate3$  $24$  $24$  $RE3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE3A0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[9:8]$  $17$  $16$  $RE3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[7:0]$  $15$  $8$  $RE3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3A0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate3[9:8]$  $1$  $0$  $RE3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE3A4h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE3A4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate3[12:8]$  $20$  $16$  $RE3A4h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $RE3A4h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $7$  $4$  $RE3A4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate3[3:0]$  $3$  $0$  $RE3A4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $28$  $RE3B0h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate0[3:0]$  $27$  $24$  $RE3B0h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE3B0h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate0$  $16$  $16$  $RE3B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE3B0h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate0$  $8$  $8$  $RE3B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE3B0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate0[3:0]$  $3$  $0$  $RE3B0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $26$  $RE3B4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[9:8]$  $25$  $24$  $RE3B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[7:0]$  $23$  $16$  $RE3B4h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $15$  $10$  $RE3B4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate0[9:8]$  $9$  $8$  $RE3B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate0[7:0]$  $7$  $0$  $RE3B4h$  $TBD$  $RW$  $28h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate0[7:0]$  $31$  $24$  $RE3B8h$  $TBD$  $RW$  $28h$  $TBD$
$$RESERVED$  $23$  $17$  $RE3B8h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate0[8]$  $16$  $16$  $RE3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate0[7:0]$  $15$  $8$  $RE3B8h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE3B8h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate0[3:0]$  $3$  $0$  $RE3B8h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE3BCh$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate0$  $24$  $24$  $RE3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE3BCh$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate0[1:0]$  $17$  $16$  $RE3BCh$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE3BCh$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate0[3:0]$  $11$  $8$  $RE3BCh$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3BCh$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate0[9:8]$  $1$  $0$  $RE3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate0[7:0]$  $31$  $24$  $RE3C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE3C0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate0[2:0]$  $18$  $16$  $RE3C0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE3C0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate0[1:0]$  $9$  $8$  $RE3C0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3C0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate0[1:0]$  $1$  $0$  $RE3C0h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE3C4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate0$  $24$  $24$  $RE3C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE3C4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate0[9:8]$  $17$  $16$  $RE3C4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate0[7:0]$  $15$  $8$  $RE3C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3C4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate0[9:8]$  $1$  $0$  $RE3C4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE3C8h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE3C8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate0[12:8]$  $20$  $16$  $RE3C8h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pion_rate0[7:0]$  $15$  $8$  $RE3C8h$  $TBD$  $RW$  $AFh$  $TBD$
$$RESERVED$  $7$  $4$  $RE3C8h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate0[3:0]$  $3$  $0$  $RE3C8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE3D4h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate1[3:0]$  $27$  $24$  $RE3D4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE3D4h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate1$  $16$  $16$  $RE3D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE3D4h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate1$  $8$  $8$  $RE3D4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE3D4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate1[3:0]$  $3$  $0$  $RE3D4h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $31$  $26$  $RE3D8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[9:8]$  $25$  $24$  $RE3D8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[7:0]$  $23$  $16$  $RE3D8h$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $15$  $10$  $RE3D8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate1[9:8]$  $9$  $8$  $RE3D8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate1[7:0]$  $7$  $0$  $RE3D8h$  $TBD$  $RW$  $29h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate1[7:0]$  $31$  $24$  $RE3DCh$  $TBD$  $RW$  $29h$  $TBD$
$$RESERVED$  $23$  $17$  $RE3DCh$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate1[8]$  $16$  $16$  $RE3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate1[7:0]$  $15$  $8$  $RE3DCh$  $TBD$  $RW$  $FCh$  $TBD$
$$RESERVED$  $7$  $4$  $RE3DCh$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate1[3:0]$  $3$  $0$  $RE3DCh$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE3E0h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate1$  $24$  $24$  $RE3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE3E0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate1[1:0]$  $17$  $16$  $RE3E0h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $15$  $12$  $RE3E0h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate1[3:0]$  $11$  $8$  $RE3E0h$  $TBD$  $RW$  $5h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate1[9:8]$  $1$  $0$  $RE3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate1[7:0]$  $31$  $24$  $RE3E4h$  $TBD$  $RW$  $39h$  $TBD$
$$RESERVED$  $23$  $19$  $RE3E4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate1[2:0]$  $18$  $16$  $RE3E4h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $15$  $10$  $RE3E4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate1[1:0]$  $9$  $8$  $RE3E4h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3E4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate1[1:0]$  $1$  $0$  $RE3E4h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE3E8h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate1$  $24$  $24$  $RE3E8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE3E8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate1[9:8]$  $17$  $16$  $RE3E8h$  $TBD$  $RW$  $3h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate1[7:0]$  $15$  $8$  $RE3E8h$  $TBD$  $RW$  $39h$  $TBD$
$$RESERVED$  $7$  $2$  $RE3E8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate1[9:8]$  $1$  $0$  $RE3E8h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $24$  $RE3ECh$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE3ECh$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate1[12:8]$  $20$  $16$  $RE3ECh$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pion_rate1[7:0]$  $15$  $8$  $RE3ECh$  $TBD$  $RW$  $FBh$  $TBD$
$$RESERVED$  $7$  $4$  $RE3ECh$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate1[3:0]$  $3$  $0$  $RE3ECh$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE3F8h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate2[3:0]$  $27$  $24$  $RE3F8h$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE3F8h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate2$  $16$  $16$  $RE3F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE3F8h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate2$  $8$  $8$  $RE3F8h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE3F8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate2[3:0]$  $3$  $0$  $RE3F8h$  $TBD$  $RW$  $2h$  $TBD$
$$RESERVED$  $31$  $26$  $RE3FCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[9:8]$  $25$  $24$  $RE3FCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[7:0]$  $23$  $16$  $RE3FCh$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $15$  $10$  $RE3FCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate2[9:8]$  $9$  $8$  $RE3FCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate2[7:0]$  $7$  $0$  $RE3FCh$  $TBD$  $RW$  $31h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate2[7:0]$  $31$  $24$  $RE400h$  $TBD$  $RW$  $31h$  $TBD$
$$RESERVED$  $23$  $17$  $RE400h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate2[8]$  $16$  $16$  $RE400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate2[7:0]$  $15$  $8$  $RE400h$  $TBD$  $RW$  $F9h$  $TBD$
$$RESERVED$  $7$  $4$  $RE400h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate2[3:0]$  $3$  $0$  $RE400h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE404h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate2$  $24$  $24$  $RE404h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE404h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate2[1:0]$  $17$  $16$  $RE404h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE404h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate2[3:0]$  $11$  $8$  $RE404h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE404h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate2[9:8]$  $1$  $0$  $RE404h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate2[7:0]$  $31$  $24$  $RE408h$  $TBD$  $RW$  $A8h$  $TBD$
$$RESERVED$  $23$  $19$  $RE408h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate2[2:0]$  $18$  $16$  $RE408h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE408h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate2[1:0]$  $9$  $8$  $RE408h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE408h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate2[1:0]$  $1$  $0$  $RE408h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE40Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate2$  $24$  $24$  $RE40Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE40Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate2[9:8]$  $17$  $16$  $RE40Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate2[7:0]$  $15$  $8$  $RE40Ch$  $TBD$  $RW$  $A8h$  $TBD$
$$RESERVED$  $7$  $2$  $RE40Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate2[9:8]$  $1$  $0$  $RE40Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE410h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE410h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate2[12:8]$  $20$  $16$  $RE410h$  $TBD$  $RW$  $Bh$  $TBD$
$$ssc_m_ring_250m_pion_rate2[7:0]$  $15$  $8$  $RE410h$  $TBD$  $RW$  $CDh$  $TBD$
$$RESERVED$  $7$  $4$  $RE410h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate2[3:0]$  $3$  $0$  $RE410h$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $28$  $RE41Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate3[3:0]$  $27$  $24$  $RE41Ch$  $TBD$  $RW$  $4h$  $TBD$
$$RESERVED$  $23$  $17$  $RE41Ch$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate3$  $16$  $16$  $RE41Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $15$  $9$  $RE41Ch$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate3$  $8$  $8$  $RE41Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $4$  $RE41Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate3[3:0]$  $3$  $0$  $RE41Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $26$  $RE420h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[9:8]$  $25$  $24$  $RE420h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[7:0]$  $23$  $16$  $RE420h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $15$  $10$  $RE420h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate3[9:8]$  $9$  $8$  $RE420h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate3[7:0]$  $7$  $0$  $RE420h$  $TBD$  $RW$  $32h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate3[7:0]$  $31$  $24$  $RE424h$  $TBD$  $RW$  $32h$  $TBD$
$$RESERVED$  $23$  $17$  $RE424h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate3[8]$  $16$  $16$  $RE424h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate3[7:0]$  $15$  $8$  $RE424h$  $TBD$  $RW$  $FAh$  $TBD$
$$RESERVED$  $7$  $4$  $RE424h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate3[3:0]$  $3$  $0$  $RE424h$  $TBD$  $RW$  $Fh$  $TBD$
$$RESERVED$  $31$  $25$  $RE428h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate3$  $24$  $24$  $RE428h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $23$  $18$  $RE428h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate3[1:0]$  $17$  $16$  $RE428h$  $TBD$  $RW$  $1h$  $TBD$
$$RESERVED$  $15$  $12$  $RE428h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate3[3:0]$  $11$  $8$  $RE428h$  $TBD$  $RW$  $7h$  $TBD$
$$RESERVED$  $7$  $2$  $RE428h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate3[9:8]$  $1$  $0$  $RE428h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate3[7:0]$  $31$  $24$  $RE42Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $19$  $RE42Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate3[2:0]$  $18$  $16$  $RE42Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $15$  $10$  $RE42Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate3[1:0]$  $9$  $8$  $RE42Ch$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE42Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate3[1:0]$  $1$  $0$  $RE42Ch$  $TBD$  $RW$  $3h$  $TBD$
$$RESERVED$  $31$  $25$  $RE430h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate3$  $24$  $24$  $RE430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $23$  $18$  $RE430h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate3[9:8]$  $17$  $16$  $RE430h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate3[7:0]$  $15$  $8$  $RE430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $7$  $2$  $RE430h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate3[9:8]$  $1$  $0$  $RE430h$  $TBD$  $RW$  $0h$  $TBD$
$$RESERVED$  $31$  $24$  $RE434h$  $TBD$  $RW$  $0h$  $$
$$RESERVED$  $23$  $21$  $RE434h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate3[12:8]$  $20$  $16$  $RE434h$  $TBD$  $RW$  $Ch$  $TBD$
$$ssc_m_ring_250m_pion_rate3[7:0]$  $15$  $8$  $RE434h$  $TBD$  $RW$  $1Bh$  $TBD$
$$RESERVED$  $7$  $4$  $RE434h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate3[3:0]$  $3$  $0$  $RE434h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_lcvco_dac_lsb_cont_rate1[7:0]$  $31$  $24$  $RE5C0h$  $TBD$  $RW$  $1Fh$  $TBD$
$$cal_lcvco_dac_lsb_rate1[7:0]$  $23$  $16$  $RE5C0h$  $TBD$  $RW$  $1Fh$  $TBD$
$$cal_lcvco_dac_lsb_rate0[7:0]$  $15$  $8$  $RE5C0h$  $TBD$  $RW$  $1Fh$  $TBD$
$$RESERVED$  $7$  $1$  $RE5C0h$  $TBD$  $RW$  $0h$  $$
$$use_ring_refclk_250m$  $0$  $0$  $RE5C0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate1[7:0]$  $31$  $24$  $RE5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate0[7:0]$  $23$  $16$  $RE5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lcvco_dac_msb_rate1[7:0]$  $15$  $8$  $RE5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_rate0[7:0]$  $7$  $0$  $RE5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lccap_msb_rate1[7:0]$  $31$  $24$  $RE5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_msb_rate0[7:0]$  $23$  $16$  $RE5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_lsb_rate1[7:0]$  $15$  $8$  $RE5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_lccap_lsb_rate0[7:0]$  $7$  $0$  $RE5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_plldcc_cnt_cont_rate1[7:0]$  $31$  $24$  $RE5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_cont_rate0[7:0]$  $23$  $16$  $RE5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate1[7:0]$  $15$  $8$  $RE5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate0[7:0]$  $7$  $0$  $RE5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_pll_speed_ring_cont_rate1[7:0]$  $31$  $24$  $RE5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0[7:0]$  $23$  $16$  $RE5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1[7:0]$  $15$  $8$  $RE5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate0[7:0]$  $7$  $0$  $RE5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]$  $31$  $24$  $RE5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]$  $23$  $16$  $RE5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1[7:0]$  $15$  $8$  $RE5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0[7:0]$  $7$  $0$  $RE5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[15:8]$  $31$  $24$  $RE5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[7:0]$  $23$  $16$  $RE5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[15:8]$  $15$  $8$  $RE5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[7:0]$  $7$  $0$  $RE5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[15:8]$  $31$  $24$  $RE5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[7:0]$  $23$  $16$  $RE5DCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[15:8]$  $15$  $8$  $RE5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[7:0]$  $7$  $0$  $RE5DCh$  $TBD$  $RW$  $0h$  $TBD$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $RE600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Build Version.$
$$VIRTUAL_TDR_SIM_EN$  $31$  $31$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Virtual TxDetectRx Simulation Mode$
$$APTA_TRAIN_CMD_IF_EN$  $30$  $30$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Command Interface Local Control For Train Protocol Simulation Only$
$$APTA_TRAIN_SIM_EN$  $29$  $29$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Dummy Local Control For Train Protocol Simulation Only$
$$FAST_POWER_ON_EN$  $28$  $28$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Reduce Delay Time During Power On For Simulation Only&#xd;&#xa;0:  normal (default)&#xd;&#xa;1: Speed up internal power on timers by 8 times (simulation only)$
$$bypass_mcu_stop$  $27$  $27$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass MCU Stop During REFCLK_DIS=1 internal$
$$TRAIN_SIM_EN$  $26$  $26$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Use Dummy Train For Train Protocal Simulation Only$
$$skip_cdr_dfe_scheme$  $25$  $25$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster internal$
$$force_cont_cal_skip$  $24$  $24$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip. internal&#xd;&#xa;0: Continuous calibration mode.&#xd;&#xa;1: Skip continuous calibration mode.$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only&#xd;&#xa;0= normal (default)&#xd;&#xa;1-3=delay_time/2^number&#xd;&#xa;4-7=force delay_time=0$
$$EXT_FORCE_CAL_DONE$  $17$  $17$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $External Force Calibration Done&#xd;&#xa;This field can be asserted to 1 to force calibration done.$
$$RESERVED$  $16$  $16$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $15$  $15$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$MCU_INIT_DONE$  $10$  $10$  $RE604h$  $Calibration enable control$  $R$  $0h$  $MCU Initialization Done.&#xd;&#xa;0: MCU Initialization is in progress or has not started.&#xd;&#xa;1: MCU Initialization is done.$
$$CAL_DONE$  $9$  $9$  $RE604h$  $Calibration enable control$  $R$  $0h$  $Calibration Done.&#xd;&#xa;0: Calibration is in progress or has not started.&#xd;&#xa;1: Calibration is done.$
$$FORCE_PARTIAL_PU_RX_ON$  $8$  $8$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Force PU_RX On During Partial Slumber$
$$ringpll_ind_en$  $7$  $7$  $RE604h$  $Calibration enable control$  $RW$  $1h$  $RINGPLL Independent Lane Control Enable In SERDES ETHERNET_CFG MODE2/3 internal$
$$apta_limited_status_dis$  $6$  $6$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Disable APTA Limited Primitive LOCAL_STATUS Support internal&#xd;&#xa;0: Send MIN/MIN or MAX/MAX Instead Of MIN/UPDATED or MAX/UPDATED And Follow SAS APTA Spec to support APTA Limited LOCAL_STATUS&#xd;&#xa;1: Allow MIN/UPDATE, MAX/UPDATE To Follow Normal TTUI Rule$
$$TX_LANE_ALIGN_OFF$  $5$  $5$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $PCIe Tx Lane Alignment Disable Between Two Lanes Within A PHY&#xd;&#xa;0: Normal Operation&#xd;&#xa;1: Tx Lane Alignment Disable in PCIe Mode$
$$RESERVED$  $4$  $4$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $$
$$LCPLL_LANE_SEL$  $3$  $3$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1&#xd;&#xa;This register will select this MCU lane control LCPLL in case of ETHERNET_CFG[1:0] > 1&#xd;&#xa;0: select MCU and LANE to control LCPLL which MCU_ID_LANE is 0&#xd;&#xa;1: select MCU and LANE to control LCPLL which MCU_ID_LANE is 1$
$$ETHERNET_CFG[2:0]$  $2$  $0$  $RE604h$  $Calibration enable control$  $RW$  $0h$  $Ethernet Configuration For Speed Change Data Bit Rate Range&#xd;&#xa;0: No Speed Change Support For SERDES&#xd;&#xa;1: 10.3125G and 20.625G&#xd;&#xa;2:1.25G, 3.125G, 5.15625G and 10.3125G&#xd;&#xa;3:1.25G, 3.125G, 10.3125G, 25.78125G&#xd;&#xa;4:1.25G, 3.125G,10.3125G, 25.78125G, 20.625G(LCPLL), 20.625G(RPLL), 10G, 26.5625G, 5G, 5.15625G, 2.578125G, 27.5G$
$$RESERVED$  $31$  $31$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $30$  $30$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $29$  $29$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $28$  $28$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$sq_cal_ext_en$  $27$  $27$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration External Enable internal$
$$process_cal_ext_en$  $26$  $26$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration External Enable internal$
$$txdcc_cal_ext_en$  $25$  $25$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration External Enable internal$
$$txdcc_pdiv_cal_ext_en$  $24$  $24$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Post Divider Calibration External Enable internal$
$$vdd_cal_ext_en$  $23$  $23$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $VDD Calibration External Enable internal$
$$rximp_cal_ext_en$  $22$  $22$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration External Enable internal$
$$tximp_cal_ext_en$  $21$  $21$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration External Enable internal$
$$sampler_cal_ext_en$  $20$  $20$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration External Enable internal$
$$eom_align_cal_ext_en$  $19$  $19$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration External Enable internal$
$$rxalign90_cal_ext_en$  $18$  $18$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration External Enable internal$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration External Enable internal$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration External Enable internal$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration External Enable internal$
$$txdetect_cal_ext_en$  $14$  $14$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Tx Detect Calibration External Enable internal$
$$eom_dll_cal_ext_en$  $13$  $13$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM DLL Calibration External Enable internal$
$$rxdll_cal_ext_en$  $12$  $12$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration External Enable internal$
$$pll_temp_cal_ext_en$  $11$  $11$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration External Enable internal$
$$pll_cal_ext_en$  $10$  $10$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Calibration External Enable internal$
$$plldcc_cal_ext_en$  $9$  $9$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL DCC Calibration External Enable internal$
$$ring_pll_cal_ext_en$  $8$  $8$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $RING PLL Calibration External Enable internal$
$$txclk_vdd_cal_ext_en$  $7$  $7$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration External Enable internal$
$$txdata_vdd_cal_ext_en$  $6$  $6$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration External Enable internal$
$$txpre_vdd_cal_ext_en$  $5$  $5$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration External Enable internal$
$$rxdclk_vdd_cal_ext_en$  $4$  $4$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration External Enable internal$
$$rxeomclk_vdd_cal_ext_en$  $3$  $3$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration External Enable internal$
$$rxsmplr_vdd_cal_ext_en$  $2$  $2$  $RE608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration External Enable internal$
$$RESERVED$  $1$  $1$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$cal_start$  $0$  $0$  $RE608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start. internal$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable internal$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable internal$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable internal$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable internal$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable internal$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable internal$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable internal$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable internal$
$$txdcc_cal_cont_en$  $23$  $23$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable internal$
$$txdcc_pdiv_cal_cont_en$  $22$  $22$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Post Divider Calibration Continuous Enable internal$
$$pllamp_cal_cont_en$  $21$  $21$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL AMP Calibration Continuous Mode Enable. internal$
$$plldcc_cal_cont_en$  $20$  $20$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL DCC Calibration Continuous Mode Enable. internal$
$$align90_cal_cont_en$  $19$  $19$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable internal$
$$eom_dll_cal_cont_en$  $18$  $18$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $EOM DLL Continuous Calibration Enable internal$
$$rxdll_cal_cont_en$  $17$  $17$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable internal$
$$txdetect_cal_cont_en$  $16$  $16$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Continuous Calibration Enable internal$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable internal$
$$pll_temp_cal_cont_en$  $14$  $14$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL Temperature Calibration Continuous Enable internal$
$$ringpll_cal_cont_en$  $13$  $13$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Ring PLL Calibration Continuous Enable internal$
$$RESERVED$  $12$  $12$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RE60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$train_sim_err_mode[1:0]$  $31$  $30$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $TxTrain Dummy Error TTIU From Local internal&#xd;&#xa;0: Send normal code or Original Dummy code&#xd;&#xa;1: Send wrong TTIU&#xd;&#xa;2: Send Error_Response_TTIU&#xd;&#xa;3: N.A.$
$$dis_shrt_pcie_gain_train$  $29$  $29$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Short PCIE Gain Train Disable  internal&#xd;&#xa;0: Use Short Gain Train Table In PCIE mode&#xd;&#xa;1: Use Normal Gain Train Table in PCIE Mode$
$$tx_ssc_ctrl_sel$  $28$  $28$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Tx SSC Control Select internal&#xd;&#xa;0: Register/PIN, And Disable SSC Control From Command Interface Or Tx_SSC_G* Control&#xd;&#xa;1: Command Interface Or Tx SSC G* Control$
$$cal_process_result_sel$  $27$  $27$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection internal&#xd;&#xa;0: Use ULVT result;&#xd;&#xa;1: Use LVT result.$
$$pllamp_cal_speedup_disable$  $26$  $26$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug. internal&#xd;&#xa;0: Fast Mode(Default).&#xd;&#xa;1: Slow Mode.$
$$vcon_force_disable$  $25$  $25$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $VCON Force Control Disable internal$
$$RESERVED$  $24$  $24$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug. internal&#xd;&#xa;0: Fast_Mode.&#xd;&#xa;1: Normal_Mode.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $RE610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug. internal$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $RE610h$  $Calibration Configuration 2$  $RW$  $2h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug. internal$
$$tempc_dac_mode[1:0]$  $17$  $16$  $RE610h$  $Calibration Configuration 2$  $RW$  $2h$  $PLL Temperature Calibration Mode 0/1/2 For Debug. internal$
$$thold_sel2[7:0]$  $15$  $8$  $RE610h$  $Calibration Configuration 2$  $RW$  $14h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time 2/4/8/16uSec For Debug.(Uint:0.1uSec) internal$
$$tshrtr[7:0]$  $7$  $0$  $RE610h$  $Calibration Configuration 2$  $RW$  $A0h$  $PLL Fast Cal SHRTR Time 2/4/8/16uSec For Debug (Uint 0.1uSec) internal$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $RE614h$  $Calibration Configuration 3$  $RW$  $Eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration. internal$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $RE614h$  $Calibration Configuration 3$  $RW$  $Fh$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On. internal$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $RE614h$  $Calibration Configuration 3$  $RW$  $Ch$  $PLL VCO Amplitude Threshold For Normal Mode. internal$
$$fbc_ratio[7:0]$  $7$  $0$  $RE614h$  $Calibration Configuration 3$  $RW$  $0h$  $FBC Measure Time. internal&#xd;&#xa;0: 4uS.&#xd;&#xa;1: 8uS.&#xd;&#xa;2: 16uS.&#xd;&#xa;3: 32uS.&#xd;&#xa;4-255 : Not used$
$$ringpll_dac_max_step_num[7:0]$  $31$  $24$  $RE618h$  $Calibration Configuration 4$  $RW$  $3h$  $RINGPLL DAC Fine Find Maxinum Step Number (3/5/6/7/9) internal$
$$ringpll_dac_fine_code_ratio[7:0]$  $23$  $16$  $RE618h$  $Calibration Configuration 4$  $RW$  $5h$  $RINGPLL DAC Fine Calculation Ratio (2^N, N=3/4/5/6) internal$
$$pll_speed_thresh_ring[15:0]$  $15$  $0$  $RE618h$  $Calibration Configuration 4$  $RW$  $0h$  $RING PLL Speed Threshold[11:0]. internal$
$$pll_rate_sel_ring[7:0]$  $31$  $24$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Rate Selection. internal$
$$pll_rate_sel[7:0]$  $23$  $16$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Rate Selection. internal$
$$speed_thresh[15:0]$  $15$  $0$  $RE61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Threshold internal$
$$cal_sq_thresh_in[7:0]$  $31$  $24$  $RE620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold. internal$
$$CAL_PROC_SUBSS[7:0]$  $23$  $16$  $RE620h$  $Calibration Threshold 1$  $RW$  $13h$  $Process Threshold  SUBSS[4:0].$
$$CAL_PROC_SS2TT[7:0]$  $15$  $8$  $RE620h$  $Calibration Threshold 1$  $RW$  $10h$  $Process Threshold  SS2TT[4:0].$
$$CAL_PROC_TT2FF[7:0]$  $7$  $0$  $RE620h$  $Calibration Threshold 1$  $RW$  $15h$  $Process Threshold  TT2FF[4:0].$
$$cal_tempc_mux_hold_sel[7:0]$  $31$  $24$  $RE624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result internal$
$$cal_tempc_mux_sel[7:0]$  $23$  $16$  $RE624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result internal$
$$cal_tempc_dac_sel[7:0]$  $15$  $8$  $RE624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result. internal$
$$cal_process_value_lvt[7:0]$  $7$  $0$  $RE624h$  $Calibration Result 0$  $RW$  $0h$  $Process Calibration Result LVT. internal$
$$RESERVED$  $31$  $29$  $RE628h$  $Train Interface Config$  $RW$  $0h$  $$
$$local_tx_preset_en$  $28$  $28$  $RE628h$  $Train Interface Config$  $RW$  $1h$  $Enable Local TX coefficient Preset In The Beginning Of TX Training internal&#xd;&#xa;0: local TX coefficient is not preset in the beginning of TX training&#xd;&#xa;1: local TX coefficient is preset in the beginning of TX training$
$$local_tx_preset_index[3:0]$  $27$  $24$  $RE628h$  $Train Interface Config$  $RW$  $4h$  $Local TX Coefficient Preset Index  internal&#xd;&#xa;When TX train begin, local TX sets it's TX coefficient to different preset value&#xd;&#xa;4'h1: default 1&#xd;&#xa;4'h2: default 2&#xd;&#xa;4'h3: default 3&#xd;&#xa;4'h4: default 4&#xd;&#xa;4'h5: default 5&#xd;&#xa;4'h6: default 6&#xd;&#xa;4'h7: default 7&#xd;&#xa;4'h8: default 8&#xd;&#xa;4'h9: default 9&#xd;&#xa;4'ha: default 10&#xd;&#xa;4'hb: default 11&#xd;&#xa;Other: reserved$
$$RESERVED$  $23$  $16$  $RE628h$  $Train Interface Config$  $RW$  $0h$  $$
$$RESERVED$  $15$  $1$  $RE628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $RE628h$  $Train Interface Config$  $RW$  $0h$  $PCIE3 PIPE4 Interface Enable.&#xd;&#xa;In PCIe mode, default value=1. All in other phy modes, default value=0.&#xd;&#xa;0: Do not support PCIE3 PIPE4 interface.&#xd;&#xa;1: Support PCIE3 PIPE4 interface.$
$$refclk_freq[7:0]$  $31$  $24$  $RE62Ch$  $Config control$  $R$  $0h$  $Reference Frequency Clock For Debug internal&#xd;&#xa;0: 0MHz (no use).&#xd;&#xa;1: 1MHz.$
$$RESERVED$  $23$  $23$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $RE62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.&#xd;&#xa;1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.&#xd;&#xa;0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).$
$$RESERVED$  $15$  $15$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $11$  $8$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE62Ch$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[4:0]$  $4$  $0$  $RE62Ch$  $Config control$  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $RE630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $RE630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $RE630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $RE630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $RE630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $RE630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $RE630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result). internal$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $RE630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result). internal$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $RE630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $RE630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $RE630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $RE630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result) internal$
$$RESERVED$  $14$  $14$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $11$  $11$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $10$  $10$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $9$  $9$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $8$  $8$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $7$  $7$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$RESERVED$  $0$  $0$  $RE630h$  $Config control$  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size  internal$
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size  internal$
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size  internal$
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $RE634h$  $Calibration Configuration$  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size  internal$
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size  internal$
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size  internal$
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size  internal$
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $RE638h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size  internal$
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $TXDCC CAl Continuous Step Size  internal$
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size  internal$
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $PLLAMP Cal Continuous Step Size  internal$
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $RE63Ch$  $Calibration Configuration$  $RW$  $20h$  $PLLDCC Cal Continuous Step Size  internal$
$$align90_cal_step_size[7:0]$  $31$  $24$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size  internal$
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $EOM DLL Cal Continuous Step Size  internal$
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $RXDLL CAl Continuous Step Size  internal$
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $RE640h$  $Calibration Configuration$  $RW$  $20h$  $TXDETECT Cal Continuous Step Size  internal$
$$rxdcc_dll_cal_step_size[7:0]$  $31$  $24$  $RE644h$  $Calibration Configuration$  $RW$  $20h$  $RXDCC DLL Cal Continuous Step Size  internal$
$$ringpll_cal_counter_size[7:0]$  $23$  $16$  $RE644h$  $Calibration Configuration$  $RW$  $4h$  $RINGPLL Cal Continuous Counter Size internal$
$$ringpll_cal_fine_step[7:0]$  $15$  $8$  $RE644h$  $Calibration Configuration$  $RW$  $10h$  $RINGPLL Cal Continuous Fine Step Size  internal$
$$RESERVED$  $7$  $7$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $6$  $6$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $5$  $5$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $4$  $4$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $3$  $3$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $2$  $2$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $$
$$pll_vcon_polarity_inv$  $1$  $1$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL VCON Polarity Conversion internal$
$$pll_vddvco_polarity_inv$  $0$  $0$  $RE644h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL VDDVCO Polarity Conversion internal$
$$g_intpi_ring[7:0]$  $31$  $24$  $RE648h$  $Calibration Configuration$  $RW$  $9h$  $TBD internal$
$$g_intpi_lcpll[7:0]$  $23$  $16$  $RE648h$  $Calibration Configuration$  $RW$  $9h$  $TBD internal$
$$RESERVED$  $15$  $15$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $11$  $11$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $EOM Align Calibration Timeout Disable. internal$
$$ringpll_cal_timeout_dis$  $10$  $10$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RING PLL Calibration Timeout Disable. internal$
$$pll_cal_timeout_dis$  $9$  $9$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $PLL Calibration Timeout Disable. internal$
$$align90_cal_timeout_dis$  $8$  $8$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Align90 Calibration Timeout Disable. internal$
$$rximp_cal_timeout_dis$  $7$  $7$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable. internal&#xd;&#xa;0: Enable timeout feature&#xd;&#xa;1: Disable timeout feature$
$$tximp_cal_timeout_dis$  $6$  $6$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable. internal&#xd;&#xa;0: Enable timeout feature&#xd;&#xa;1: Disable timeout feature$
$$plldcc_cal_timeout_dis$  $5$  $5$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $PLL DCC Calibration Timeout Disable internal$
$$txdcc_cal_timeout_dis$  $4$  $4$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $TXDCC Calibration Timeout Disable internal$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable internal$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable internal$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable internal$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $RE648h$  $Calibration Configuration$  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable internal$
$$RESERVED$  $31$  $25$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_ring_done$  $24$  $24$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $RING PLL Calibration Done. internal&#xd;&#xa;0: Ring PLL calibration is in progress or has not started.&#xd;&#xa;1: Ring PLL calibration is done.$
$$RESERVED$  $23$  $23$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $22$  $22$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $21$  $21$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $20$  $20$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $19$  $19$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $18$  $18$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $17$  $17$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_done$  $16$  $16$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Calibration Done. internal&#xd;&#xa;0: PLL calibration is in progress or has not started.&#xd;&#xa;1: PLL calibration is done.$
$$RESERVED$  $15$  $15$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $14$  $14$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $13$  $13$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$RESERVED$  $12$  $12$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_ring_pass$  $11$  $11$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $RING PLL Calibration Pass Indicator. internal$
$$plldcc_cal_pass$  $10$  $10$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL DCC Calibration Pass Indicator. internal$
$$process_cal_pass$  $9$  $9$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $Process Calibration Pass Indicator. internal$
$$pll_amp_cal_pass$  $8$  $8$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Amplitude Calibration Pass Indicator.   internal$
$$pll_temp_cal_pass$  $7$  $7$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Temperature Calibration Pass Indicator. internal$
$$pll_cal_pass$  $6$  $6$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Calibration Pass Indicator. internal$
$$process_cal_done$  $5$  $5$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $Process Calibration Done. internal&#xd;&#xa;0: Process calibration is in progress or has not started.&#xd;&#xa;1: Process calibration is done.$
$$pll_amp_cal_done$  $4$  $4$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Amplitude Calibration Done Indicator.  internal&#xd;&#xa;0: PLL amplitude calibration is in progress or has not started.&#xd;&#xa;1: PLL amplitude calibration is done.$
$$pll_temp_cal_done$  $3$  $3$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL Temperature Calibration Done. internal&#xd;&#xa;0: PLL temperature calibration is in progress or has not started.&#xd;&#xa;1: PLL temperature calibration is done.$
$$RESERVED$  $2$  $2$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$plldcc_cal_done$  $1$  $1$  $RE64Ch$  $Calibration Status$  $R$  $0h$  $PLL DCC Calibration Done. internal&#xd;&#xa;0: PLL DCC calibration is in progress or has not started.&#xd;&#xa;1: PLL DCC calibration is done.$
$$RESERVED$  $0$  $0$  $RE64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$lane_dis_lane3[7:0]$  $31$  $24$  $RE650h$  $MCU Configuration$  $R$  $0h$  $Indicator Of Lane Disable Lane3 For Firmware Use internal$
$$lane_dis_lane2[7:0]$  $23$  $16$  $RE650h$  $MCU Configuration$  $R$  $0h$  $Indicator Of Lane Disable Lane2 For Firmware Use internal$
$$lane_dis_lane1[7:0]$  $15$  $8$  $RE650h$  $MCU Configuration$  $R$  $0h$  $Indicator Of Lane Disable Lane1 For Firmware Use internal$
$$lane_dis_lane0[7:0]$  $7$  $0$  $RE650h$  $MCU Configuration$  $R$  $0h$  $Indicator Of Lane Disable Lane0 For Firmware Use internal$
$$cdr_phase_min_phase_os_mode01_2c[7:0]$  $31$  $24$  $RE654h$  $Calibration Result 1$  $RW$  $E4h$  $CDR Phase Minimum Phase Offset For Phase Control Mode 0 and 1 internal$
$$cdr_phase_max_phase_os_mode01_2c[7:0]$  $23$  $16$  $RE654h$  $Calibration Result 1$  $RW$  $12h$  $CDR Phase Maximum Phase Offset For Phase Control Mode 0 and 1 internal$
$$RESERVED$  $15$  $8$  $RE654h$  $Calibration Result 1$  $RW$  $0h$  $$
$$cal_process_value_ulvt[7:0]$  $7$  $0$  $RE654h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result ULVT. internal$
$$cdr_phase_min_phase_os_mode23_2c[7:0]$  $31$  $24$  $RE658h$  $Loop Count Control$  $RW$  $C4h$  $CDR Phase Minimum Phase Offset For Phase Control Mode 2 and 3 internal$
$$cdr_phase_max_phase_os_mode23_2c[7:0]$  $23$  $16$  $RE658h$  $Loop Count Control$  $RW$  $3Ch$  $CDR Phase Maximum Phase Offset For Phase Control Mode 2 and 3 internal$
$$RESERVED$  $15$  $8$  $RE658h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $RE658h$  $Loop Count Control$  $RW$  $10h$  $Loop Number For Phase Tracking. internal$
$$RESERVED$  $31$  $24$  $RE65Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE65Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $RE65Ch$  $MCU Configuration$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer&#xd;&#xa;Unit is MHz.$
$$tpllfreq3[7:0]$  $31$  $24$  $RE660h$  $$  $RW$  $4Bh$  $PLLfreqcal Wait Time3 3/4.5/6/7.5uSec For Debug (Uint:0.1uSec) internal$
$$tpllfreq2[7:0]$  $23$  $16$  $RE660h$  $$  $RW$  $64h$  $PLLfreqcal Wait Time2  4/6/8/10uSec For Debug (Uint:0.1uSec) internal$
$$tpllamp0[15:0]$  $15$  $0$  $RE660h$  $$  $RW$  $FAh$  $PLLampcal_En Wait Time 25/37.5/50/62.5uSec For Debug (Uint:uSec) internal$
$$tpllfreq1[7:0]$  $31$  $24$  $RE664h$  $$  $RW$  $7Dh$  $PLLfreqcal Wait Time1 5/7.5/10/12.5uSec For Debug (Uint:0.1uSec) internal$
$$tpllfreq0[7:0]$  $23$  $16$  $RE664h$  $$  $RW$  $4Bh$  $PLLfreqcal Wait Time0  3/4.5/6/7.5uSec For Debug (Uint:0.1uSec) internal$
$$tpllfreq4[15:0]$  $15$  $0$  $RE664h$  $$  $RW$  $1F4h$  $PLLfreqcal Wait Time4 50/100uSec For Debug. (Unit:0.1uSec) internal$
$$tpllpulup[7:0]$  $31$  $24$  $RE668h$  $$  $RW$  $10h$  $PLL Freqcal Pulup Wait Time 1/2uSec For Debug (Uint:0.1uSec) internal$
$$tpllamp1_fast[7:0]$  $23$  $16$  $RE668h$  $$  $RW$  $19h$  $PLL Amp Cal Fast Settle Time 2.5/3.75/5/6.25uSec For Debug (Uint:0.1uSec) internal&#xd;&#xa;If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).&#xd;&#xa;Else slow mode.$
$$tpllamp1_slow[15:0]$  $15$  $0$  $RE668h$  $$  $RW$  $FAh$  $PLL Amp Cal Slow Settle Time 25/37.5/50/62.5uSec For Debug (Uint:0.1uSec) internal&#xd;&#xa;If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).&#xd;&#xa;Else slow mode.$
$$g_sellv_txclk_ch0[7:0]$  $31$  $24$  $RE66Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txclk_ch1[7:0]$  $23$  $16$  $RE66Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txclk_ch2[7:0]$  $15$  $8$  $RE66Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txclk_ch3[7:0]$  $7$  $0$  $RE66Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txdata_ch0[7:0]$  $31$  $24$  $RE670h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txdata_ch1[7:0]$  $23$  $16$  $RE670h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txdata_ch2[7:0]$  $15$  $8$  $RE670h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txdata_ch3[7:0]$  $7$  $0$  $RE670h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txpre_ch0[7:0]$  $31$  $24$  $RE674h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txpre_ch1[7:0]$  $23$  $16$  $RE674h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txpre_ch2[7:0]$  $15$  $8$  $RE674h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_txpre_ch3[7:0]$  $7$  $0$  $RE674h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxeomclk_ch0[7:0]$  $31$  $24$  $RE678h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxeomclk_ch1[7:0]$  $23$  $16$  $RE678h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxeomclk_ch2[7:0]$  $15$  $8$  $RE678h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxeomclk_ch3[7:0]$  $7$  $0$  $RE678h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxdataclk_ch0[7:0]$  $31$  $24$  $RE67Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxdataclk_ch1[7:0]$  $23$  $16$  $RE67Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxdataclk_ch2[7:0]$  $15$  $8$  $RE67Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxdataclk_ch3[7:0]$  $7$  $0$  $RE67Ch$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxsampelr_ch0[7:0]$  $31$  $24$  $RE680h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxsampelr_ch1[7:0]$  $23$  $16$  $RE680h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxsampelr_ch2[7:0]$  $15$  $8$  $RE680h$  $$  $RW$  $9h$  $TBD internal$
$$g_sellv_rxsampelr_ch3[7:0]$  $7$  $0$  $RE680h$  $$  $RW$  $9h$  $TBD internal$
$$tx_dspread_g0$  $31$  $31$  $RE684h$  $$  $RW$  $1h$  $TBD internal$
$$tx_ssc_amp_g0[6:0]$  $30$  $24$  $RE684h$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset1_post[7:0]$  $23$  $16$  $RE684h$  $$  $RW$  $Bh$  $TBD internal$
$$sas_preset1_peak[7:0]$  $15$  $8$  $RE684h$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset1_pre[7:0]$  $7$  $0$  $RE684h$  $$  $RW$  $7h$  $TBD internal$
$$tx_dspread_g1$  $31$  $31$  $RE688h$  $$  $RW$  $1h$  $TBD internal$
$$tx_ssc_amp_g1[6:0]$  $30$  $24$  $RE688h$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset2_post[7:0]$  $23$  $16$  $RE688h$  $$  $RW$  $6h$  $TBD internal$
$$sas_preset2_peak[7:0]$  $15$  $8$  $RE688h$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset2_pre[7:0]$  $7$  $0$  $RE688h$  $$  $RW$  $4h$  $TBD internal$
$$tx_dspread_g2$  $31$  $31$  $RE68Ch$  $$  $RW$  $1h$  $TBD internal$
$$tx_ssc_amp_g2[6:0]$  $30$  $24$  $RE68Ch$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset3_post[7:0]$  $23$  $16$  $RE68Ch$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset3_peak[7:0]$  $15$  $8$  $RE68Ch$  $$  $RW$  $0h$  $TBD internal$
$$sas_preset3_pre[7:0]$  $7$  $0$  $RE68Ch$  $$  $RW$  $0h$  $TBD internal$
$$tx_dspread_g3$  $31$  $31$  $RE690h$  $$  $RW$  $1h$  $TBD internal$
$$tx_ssc_amp_g3[6:0]$  $30$  $24$  $RE690h$  $$  $RW$  $0h$  $TBD internal$
$$eth_preset1_post[7:0]$  $23$  $16$  $RE690h$  $$  $RW$  $Bh$  $TBD internal$
$$eth_preset1_peak[7:0]$  $15$  $8$  $RE690h$  $$  $RW$  $0h$  $TBD internal$
$$eth_preset1_pre[7:0]$  $7$  $0$  $RE690h$  $$  $RW$  $2h$  $TBD internal$
$$tx_dspread_g4$  $31$  $31$  $RE694h$  $$  $RW$  $1h$  $TBD internal$
$$tx_ssc_amp_g4[6:0]$  $30$  $24$  $RE694h$  $$  $RW$  $0h$  $TBD internal$
$$eth_preset2_post[7:0]$  $23$  $16$  $RE694h$  $$  $RW$  $0h$  $TBD internal$
$$eth_preset2_peak[7:0]$  $15$  $8$  $RE694h$  $$  $RW$  $0h$  $TBD internal$
$$eth_preset2_pre[7:0]$  $7$  $0$  $RE694h$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $RE698h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE698h$  $$  $RW$  $0h$  $$
$$RESERVED$  $15$  $8$  $RE698h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $2$  $RE698h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE698h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g0$  $0$  $0$  $RE698h$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $RE69Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE69Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $15$  $8$  $RE69Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $2$  $RE69Ch$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE69Ch$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g1$  $0$  $0$  $RE69Ch$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $RE6A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE6A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $15$  $8$  $RE6A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $2$  $RE6A0h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE6A0h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g2$  $0$  $0$  $RE6A0h$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $RE6A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE6A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $15$  $8$  $RE6A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $2$  $RE6A4h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE6A4h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g3$  $0$  $0$  $RE6A4h$  $$  $RW$  $0h$  $TBD internal$
$$RESERVED$  $31$  $24$  $RE6A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $23$  $16$  $RE6A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $15$  $8$  $RE6A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $7$  $2$  $RE6A8h$  $$  $RW$  $0h$  $$
$$RESERVED$  $1$  $1$  $RE6A8h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g4$  $0$  $0$  $RE6A8h$  $$  $RW$  $0h$  $TBD internal$
$$eye_chk_thresh_k[3:0]$  $31$  $28$  $RE6ACh$  $$  $RW$  $1h$  $TBD internal$
$$eye_chk_thresh_c[3:0]$  $27$  $24$  $RE6ACh$  $$  $RW$  $2h$  $TBD internal$
$$eye_chk_thresh_vld[7:0]$  $23$  $16$  $RE6ACh$  $$  $RW$  $64h$  $TBD internal$
$$eye_chk_thresh_err[15:0]$  $15$  $0$  $RE6ACh$  $$  $RW$  $400h$  $TBD internal$
$$mcu_command_all0_lane[31:0]$  $31$  $0$  $RE6B0h$  $MCU sync info$  $RW$  $0h$  $For Firmware Use internal$
$$mcu_status0_lane0[31:0]$  $31$  $0$  $RE6B4h$  $MCU Information Register 4$  $R$  $0h$  $For Firmware Use internal&#xd;&#xa;This register is a mirror register of reg_mcu_status_lane[31:0] in mcu_lane.&#xd;&#xa;[7:0] PHY_STATE&#xd;&#xa;phy_state #: phy state name (current) - function call&#xd;&#xa;0x0 : ST_INIT&#xd;&#xa;0x1 : ST_OOR&#xd;&#xa;0x2 : ST_POSEQ              -  PowerUp_Seq&#xd;&#xa;0x3 : ST_CAL                   - Calibration&#xd;&#xa;0x4 : ST_PROCESS_CAL - proc_cal&#xd;&#xa;0x5 : ST_PLL_CAL            -  pll_cal&#xd;&#xa;0x6 : ST_PLLDCC_CAL     - plldcc_cal&#xd;&#xa;0x7 : ST_VDD_CAL           - vdd_cal&#xd;&#xa;0x8 : ST_RXDCC_DLL_CAL -  rxdcc_dll_cal&#xd;&#xa;0x9 : ST_DLL_COMP_CAL  - dll_comp_cal&#xd;&#xa;0x0a : ST_DLL_GM_CAL     - dll_gm_cal&#xd;&#xa;0x0b : ST_DLL_VDDA_CAL   - dll_vdda_cal&#xd;&#xa;0x0c : ST_DLL_EOM_GM_CAL   - dll_eom_gm_cal&#xd;&#xa;0x0d : ST_DLL_EOM_VDDA_CAL    - dll_eom_vdda_cal&#xd;&#xa;0x0e : ST_RXDCC_C_CAL     - rxdcc_center_cal&#xd;&#xa;0x0f : ST_RXALIGN90_CAL&#xd;&#xa;0x10 : ST_RXALIGN90CMP_CAL&#xd;&#xa;0x11 : ST_RXDCC_EOM_CAL       - rxdcc_eom_cal&#xd;&#xa;0x12 : ST_EOM_ALIGN_CAL       - eom_align_cal&#xd;&#xa;0x13 : ST_SAMPLER_CAL         - sampler_cal&#xd;&#xa;0x14 : ST_SQ_CAL               - squelch_cal&#xd;&#xa;0x15 : ST_TXDCC_CAL          - txdcc_cal&#xd;&#xa;0x16 : ST_TXDETECT_CAL   - txdetect_cal&#xd;&#xa;0x17 : ST_RXIMP_CAL       - rximp_cal&#xd;&#xa;0x18 : ST_TXIMP_CAL       - tximp_cal&#xd;&#xa;0x19 : ST_SPDCHG          - Speed Change&#xd;&#xa;0x1a : ST_SLUMBER         - Power_Slumber&#xd;&#xa;0x1b : ST_P2_WK&#xd;&#xa;0x1c : ST_PSLUMBER_TX    - Power_Patial_Slumber&#xd;&#xa;0x1d : ST_PSLUMBER_RX    - Power_Patial_Slumber&#xd;&#xa;0x1e : ST_P2_BEACON       - Power_P2_BEACON&#xd;&#xa;0x1f : ST_TXDETRX              - Power_TXDETRX&#xd;&#xa;0x20 : ST_P2_TXDETRX       - Power_P2_TXDETRX&#xd;&#xa;0x21 : ST_P2&#xd;&#xa;0x22 : ST_P1&#xd;&#xa;0x23 : ST_P1_WK&#xd;&#xa;0x24 : ST_P1OFF_WK&#xd;&#xa;0x25 : ST_P1SNOOZE_WK&#xd;&#xa;0x26 : ST_P1CLKREQ_WK&#xd;&#xa;0x27 : ST_PLLREADY&#xd;&#xa;0x28 : ST_TRXTRAIN        - TRX_Train&#xd;&#xa;0x29 : ST_TXTRAIN          - tx_train&#xd;&#xa;0x2a : ST_RXTRAIN         - rx_train&#xd;&#xa;0x2b : ST_NORMAL&#xd;&#xa;0x2c : ST_DTL                 - RX_Init&#xd;&#xa;0x2d : ST_EOM&#xd;&#xa;0x2e : ST_POFF_TXDETRX  - P0Off_TXDETRX&#xd;&#xa;0x2f : ST_SLUMBER_WK  - Power_Slumber_Wakeup&#xd;&#xa;0x30 : ST_SLUMBER_CLK&#xd;&#xa;0x31 : ST_PLLTEMP_CAL - pll_temp_cal&#xd;&#xa;* bold phy_states are for top state control, others are informational.&#xd;&#xa;[15:8] PHY_NS&#xd;&#xa;new phy state, same value as PHY_STATE$
$$mcu_status0_lane1[31:0]$  $31$  $0$  $RE6B8h$  $MCU Information Register 5$  $R$  $0h$  $For Firmware Use internal&#xd;&#xa;same as mcu_status_lane0[31:0]$
$$mcu_status0_lane2[31:0]$  $31$  $0$  $RE6BCh$  $MCU Information Register 6$  $R$  $0h$  $For Firmware Use internal&#xd;&#xa;same as mcu_status_lane0[31:0]$
$$mcu_status0_lane3[31:0]$  $31$  $0$  $RE6C0h$  $MCU Information Register 7$  $R$  $0h$  $For Firmware Use internal&#xd;&#xa;same as mcu_status_lane0[31:0]$
$$mcu_status1_lane0[31:0]$  $31$  $0$  $RE6C4h$  $MCU Information Register 12$  $R$  $0h$  $For Firmware Use internal$
$$mcu_status1_lane1[31:0]$  $31$  $0$  $RE6C8h$  $MCU Information Register 13$  $R$  $0h$  $For Firmware Use internal$
$$mcu_status1_lane2[31:0]$  $31$  $0$  $RE6CCh$  $MCU Information Register 14$  $R$  $0h$  $For Firmware Use internal$
$$mcu_status1_lane3[31:0]$  $31$  $0$  $RE6D0h$  $MCU Information Register 15$  $R$  $0h$  $For Firmware Use internal$
$$lane0_lcpll_sel[7:0]$  $31$  $24$  $RE6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use internal$
$$lane1_lcpll_sel[7:0]$  $23$  $16$  $RE6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use internal$
$$lane2_lcpll_sel[7:0]$  $15$  $8$  $RE6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use internal$
$$lane3_lcpll_sel[7:0]$  $7$  $0$  $RE6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $31$  $8$  $RE6D8h$  $MCU Selection$  $RW$  $0h$  $$
$$MASTER_MCU_SEL[7:0]$  $7$  $0$  $RE6D8h$  $MCU Selection$  $RW$  $0h$  $Master MCU Selection&#xd;&#xa;0: select Master MCU to the lane which MCU_ID_LANE is 0&#xd;&#xa;1. select Master MCU to the lane which MCU_ID_LANE is 1&#xd;&#xa;All others : N.A&#xd;&#xa;This MCU will control PLL in case of SAS/SATA/PCIE and in case of SERDES mode with ETHERNET_CFG register value=0 or 1.$
$$lane0_pll_rate_sel_req[7:0]$  $31$  $24$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $Firmware Use (lane MCU makes request to common MCU on pll rate change) internal$
$$lane0_lcpll_ratereq_on$  $23$  $23$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane0_lcpll_ratechg_done$  $22$  $22$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $21$  $16$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$lane0_tximp_cal_lock$  $15$  $15$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane0_tximp_cal_req$  $14$  $14$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane0_rximp_cal_lock$  $13$  $13$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane0_rximp_cal_req$  $12$  $12$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane0_txdetect_cal_lock$  $11$  $11$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane0_txdetect_cal_req$  $10$  $10$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane0_vdd_cal_lock$  $9$  $9$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane0_vdd_cal_req$  $8$  $8$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $7$  $0$  $RE6DCh$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$lane1_pll_rate_sel_req[7:0]$  $31$  $24$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $Firmware Use (lane MCU makes request to common MCU on pll rate change) internal$
$$lane1_lcpll_ratereq_on$  $23$  $23$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane1_lcpll_ratechg_done$  $22$  $22$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $21$  $16$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $$
$$lane1_tximp_cal_lock$  $15$  $15$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane1_tximp_cal_req$  $14$  $14$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane1_rximp_cal_lock$  $13$  $13$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane1_rximp_cal_req$  $12$  $12$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane1_txdetect_cal_lock$  $11$  $11$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane1_txdetect_cal_req$  $10$  $10$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane1_vdd_cal_lock$  $9$  $9$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane1_vdd_cal_req$  $8$  $8$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $7$  $0$  $RE6E0h$  $Lane 1 LC PLL speed change$  $RW$  $0h$  $$
$$lane2_pll_rate_sel_req[7:0]$  $31$  $24$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $Firmware Use (lane MCU makes request to common MCU on pll rate change) internal$
$$lane2_lcpll_ratereq_on$  $23$  $23$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane2_lcpll_ratechg_done$  $22$  $22$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $21$  $16$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$lane2_tximp_cal_lock$  $15$  $15$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane2_tximp_cal_req$  $14$  $14$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane2_rximp_cal_lock$  $13$  $13$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane2_rximp_cal_req$  $12$  $12$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane2_txdetect_cal_lock$  $11$  $11$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane2_txdetect_cal_req$  $10$  $10$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane2_vdd_cal_lock$  $9$  $9$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane2_vdd_cal_req$  $8$  $8$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $7$  $0$  $RE6E4h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$lane3_pll_rate_sel_req[7:0]$  $31$  $24$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $Firmware Use (lane MCU makes request to common MCU on pll rate change) internal$
$$lane3_lcpll_ratereq_on$  $23$  $23$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane3_lcpll_ratechg_done$  $22$  $22$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $21$  $16$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$lane3_tximp_cal_lock$  $15$  $15$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane3_tximp_cal_req$  $14$  $14$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane3_rximp_cal_lock$  $13$  $13$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane3_rximp_cal_req$  $12$  $12$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane3_txdetect_cal_lock$  $11$  $11$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane3_txdetect_cal_req$  $10$  $10$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$lane3_vdd_cal_lock$  $9$  $9$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $1h$  $For Firmware Use internal$
$$lane3_vdd_cal_req$  $8$  $8$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $For Firmware Use internal$
$$RESERVED$  $7$  $0$  $RE6E8h$  $Lane 0 LC PLL speed change$  $RW$  $0h$  $$
$$RESERVED$  $31$  $8$  $RE6ECh$  $$  $RW$  $0h$  $$
$$end_xdat_cmn[7:0]$  $7$  $0$  $RE6ECh$  $$  $RW$  $AAh$  $End Of Xdata Common For Firmware Only internal$
