// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "09/20/2021 20:26:48"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clk,
	reset_n,
	mem_addr_out,
	mem_data_out,
	mem_data_in,
	mem_read,
	mem_write,
	ifetch_out);
input 	clk;
input 	reset_n;
output 	[31:0] mem_addr_out;
output 	[31:0] mem_data_out;
input 	[31:0] mem_data_in;
output 	mem_read;
output 	mem_write;
output 	ifetch_out;

// Design Ports Information
// mem_addr_out[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[9]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[10]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[12]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[13]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[16]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[17]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[18]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[19]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[20]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[21]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[22]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[23]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[24]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[25]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[26]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[27]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[28]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[29]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[30]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[31]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[6]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[8]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[9]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[12]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[13]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[14]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[15]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[16]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[18]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[19]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[20]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[21]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[22]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[23]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[24]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[25]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[26]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[27]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[28]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[29]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[30]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_out[31]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ifetch_out	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[5]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[7]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[8]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[12]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[13]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[16]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[17]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[18]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[19]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[20]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[27]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[31]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[30]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[29]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[28]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[22]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[26]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[24]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_data_in[23]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~8_combout ;
wire \Add0~30_combout ;
wire \MuxINC_out[1]~1_combout ;
wire \MuxINC_out[2]~2_combout ;
wire \MuxINC_out[3]~3_combout ;
wire \MuxINC_out[4]~4_combout ;
wire \MuxINC_out[7]~7_combout ;
wire \MuxINC_out[9]~9_combout ;
wire \MuxINC_out[11]~11_combout ;
wire \MuxINC_out[12]~12_combout ;
wire \MuxINC_out[14]~14_combout ;
wire \regfile_A_out[0]~0_combout ;
wire \regfile_A_out[1]~1_combout ;
wire \regfile_A_out[2]~2_combout ;
wire \regfile_A_out[7]~7_combout ;
wire \regfile_A_out[8]~8_combout ;
wire \regfile_A_out[9]~9_combout ;
wire \regfile_A_out[14]~14_combout ;
wire \regfile_A_out[19]~19_combout ;
wire \regfile_A_out[20]~20_combout ;
wire \RF_write~0_combout ;
wire \MuxY_out~2_combout ;
wire \MuxY_out~6_combout ;
wire \MuxY_out~7_combout ;
wire \MuxY_out~11_combout ;
wire \MuxY_out~15_combout ;
wire \MuxY_out~20_combout ;
wire \MuxY_out~23_combout ;
wire \MuxY_out~30_combout ;
wire \mem_data_in[18]~input_o ;
wire \mem_data_in[30]~input_o ;
wire \mem_data_in[24]~input_o ;
wire \RA|q[7]~feeder_combout ;
wire \r1|q[6]~feeder_combout ;
wire \r1|q[7]~feeder_combout ;
wire \r1|q[11]~feeder_combout ;
wire \r1|q[15]~feeder_combout ;
wire \r1|q[20]~feeder_combout ;
wire \r1|q[23]~feeder_combout ;
wire \r1|q[30]~feeder_combout ;
wire \IR|q[30]~feeder_combout ;
wire \IR|q[24]~feeder_combout ;
wire \mem_addr_out[0]~output_o ;
wire \mem_addr_out[1]~output_o ;
wire \mem_addr_out[2]~output_o ;
wire \mem_addr_out[3]~output_o ;
wire \mem_addr_out[4]~output_o ;
wire \mem_addr_out[5]~output_o ;
wire \mem_addr_out[6]~output_o ;
wire \mem_addr_out[7]~output_o ;
wire \mem_addr_out[8]~output_o ;
wire \mem_addr_out[9]~output_o ;
wire \mem_addr_out[10]~output_o ;
wire \mem_addr_out[11]~output_o ;
wire \mem_addr_out[12]~output_o ;
wire \mem_addr_out[13]~output_o ;
wire \mem_addr_out[14]~output_o ;
wire \mem_addr_out[15]~output_o ;
wire \mem_addr_out[16]~output_o ;
wire \mem_addr_out[17]~output_o ;
wire \mem_addr_out[18]~output_o ;
wire \mem_addr_out[19]~output_o ;
wire \mem_addr_out[20]~output_o ;
wire \mem_addr_out[21]~output_o ;
wire \mem_addr_out[22]~output_o ;
wire \mem_addr_out[23]~output_o ;
wire \mem_addr_out[24]~output_o ;
wire \mem_addr_out[25]~output_o ;
wire \mem_addr_out[26]~output_o ;
wire \mem_addr_out[27]~output_o ;
wire \mem_addr_out[28]~output_o ;
wire \mem_addr_out[29]~output_o ;
wire \mem_addr_out[30]~output_o ;
wire \mem_addr_out[31]~output_o ;
wire \mem_data_out[0]~output_o ;
wire \mem_data_out[1]~output_o ;
wire \mem_data_out[2]~output_o ;
wire \mem_data_out[3]~output_o ;
wire \mem_data_out[4]~output_o ;
wire \mem_data_out[5]~output_o ;
wire \mem_data_out[6]~output_o ;
wire \mem_data_out[7]~output_o ;
wire \mem_data_out[8]~output_o ;
wire \mem_data_out[9]~output_o ;
wire \mem_data_out[10]~output_o ;
wire \mem_data_out[11]~output_o ;
wire \mem_data_out[12]~output_o ;
wire \mem_data_out[13]~output_o ;
wire \mem_data_out[14]~output_o ;
wire \mem_data_out[15]~output_o ;
wire \mem_data_out[16]~output_o ;
wire \mem_data_out[17]~output_o ;
wire \mem_data_out[18]~output_o ;
wire \mem_data_out[19]~output_o ;
wire \mem_data_out[20]~output_o ;
wire \mem_data_out[21]~output_o ;
wire \mem_data_out[22]~output_o ;
wire \mem_data_out[23]~output_o ;
wire \mem_data_out[24]~output_o ;
wire \mem_data_out[25]~output_o ;
wire \mem_data_out[26]~output_o ;
wire \mem_data_out[27]~output_o ;
wire \mem_data_out[28]~output_o ;
wire \mem_data_out[29]~output_o ;
wire \mem_data_out[30]~output_o ;
wire \mem_data_out[31]~output_o ;
wire \mem_read~output_o ;
wire \mem_write~output_o ;
wire \ifetch_out~output_o ;
wire \mem_data_in[6]~input_o ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \T2~0_combout ;
wire \T2~q ;
wire \T3~q ;
wire \T4~q ;
wire \T5~feeder_combout ;
wire \T5~q ;
wire \T1~0_combout ;
wire \T1~q ;
wire \Add0~0_combout ;
wire \mem_data_in[1]~input_o ;
wire \INC_select~0_combout ;
wire \mem_data_in[3]~input_o ;
wire \IR|q[3]~feeder_combout ;
wire \mem_data_in[2]~input_o ;
wire \mem_data_in[5]~input_o ;
wire \Equal6~0_combout ;
wire \MuxINC_out[0]~0_combout ;
wire \PC|q[0]~32_combout ;
wire \mem_data_in[0]~input_o ;
wire \PC_en~combout ;
wire \MuxMA_out~0_combout ;
wire \PC|q[0]~33 ;
wire \PC|q[1]~34_combout ;
wire \Equal6~1_combout ;
wire \mem_data_in[7]~input_o ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Mux30~0_combout ;
wire \MuxMA_out~1_combout ;
wire \PC|q[1]~35 ;
wire \PC|q[2]~36_combout ;
wire \mem_data_in[8]~input_o ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Mux29~0_combout ;
wire \MuxMA_out~2_combout ;
wire \mem_write~1_combout ;
wire \MuxY_out~3_combout ;
wire \r1|q[3]~feeder_combout ;
wire \mem_data_in[26]~input_o ;
wire \IR|q[26]~feeder_combout ;
wire \mem_data_in[23]~input_o ;
wire \mem_data_in[25]~input_o ;
wire \IR|q[25]~feeder_combout ;
wire \Equal1~0_combout ;
wire \r1_write~0_combout ;
wire \r1_write~combout ;
wire \mem_data_in[27]~input_o ;
wire \IR|q[27]~feeder_combout ;
wire \regfile_A_out[3]~3_combout ;
wire \mem_data_in[9]~input_o ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Mux28~0_combout ;
wire \PC|q[2]~37 ;
wire \PC|q[3]~38_combout ;
wire \MuxMA_out~3_combout ;
wire \mem_data_in[4]~input_o ;
wire \MuxY_out~4_combout ;
wire \regfile_A_out[4]~4_combout ;
wire \mem_data_in[10]~input_o ;
wire \Mux27~0_combout ;
wire \PC|q[3]~39 ;
wire \PC|q[4]~40_combout ;
wire \MuxMA_out~4_combout ;
wire \mem_data_in[11]~input_o ;
wire \MuxY_out~5_combout ;
wire \r1|q[5]~feeder_combout ;
wire \mem_data_in[29]~input_o ;
wire \IR|q[29]~feeder_combout ;
wire \mem_data_in[31]~input_o ;
wire \mem_data_in[28]~input_o ;
wire \Equal0~0_combout ;
wire \regfile_A_out[5]~5_combout ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Mux26~0_combout ;
wire \MuxINC_out[5]~5_combout ;
wire \PC|q[4]~41 ;
wire \PC|q[5]~42_combout ;
wire \MuxMA_out~5_combout ;
wire \regfile_A_out[6]~6_combout ;
wire \mem_data_in[12]~input_o ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Mux25~0_combout ;
wire \MuxINC_out[6]~6_combout ;
wire \PC|q[5]~43 ;
wire \PC|q[6]~44_combout ;
wire \MuxMA_out~6_combout ;
wire \PC|q[6]~45 ;
wire \PC|q[7]~46_combout ;
wire \mem_data_in[13]~input_o ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Mux24~0_combout ;
wire \MuxMA_out~7_combout ;
wire \mem_data_in[14]~input_o ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Mux23~0_combout ;
wire \MuxINC_out[8]~8_combout ;
wire \PC|q[7]~47 ;
wire \PC|q[8]~48_combout ;
wire \MuxMA_out~8_combout ;
wire \mem_data_in[15]~input_o ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Mux22~0_combout ;
wire \PC|q[8]~49 ;
wire \PC|q[9]~50_combout ;
wire \MuxMA_out~9_combout ;
wire \mem_data_in[16]~input_o ;
wire \MuxINC_out[10]~10_combout ;
wire \PC|q[9]~51 ;
wire \PC|q[10]~52_combout ;
wire \regfile_A_out[10]~10_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Mux21~0_combout ;
wire \MuxMA_out~10_combout ;
wire \regfile_A_out[11]~11_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Mux20~0_combout ;
wire \PC|q[10]~53 ;
wire \PC|q[11]~54_combout ;
wire \MuxMA_out~11_combout ;
wire \PC|q[11]~55 ;
wire \PC|q[12]~56_combout ;
wire \MuxY_out~12_combout ;
wire \r1|q[12]~feeder_combout ;
wire \regfile_A_out[12]~12_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Mux19~0_combout ;
wire \MuxMA_out~12_combout ;
wire \MuxY_out~13_combout ;
wire \r1|q[13]~feeder_combout ;
wire \regfile_A_out[13]~13_combout ;
wire \mem_data_in[19]~input_o ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Mux18~0_combout ;
wire \MuxINC_out[13]~13_combout ;
wire \PC|q[12]~57 ;
wire \PC|q[13]~58_combout ;
wire \MuxMA_out~13_combout ;
wire \mem_data_in[20]~input_o ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Mux17~0_combout ;
wire \PC|q[13]~59 ;
wire \PC|q[14]~60_combout ;
wire \MuxMA_out~14_combout ;
wire \mem_data_in[21]~input_o ;
wire \MuxINC_out[31]~15_combout ;
wire \PC|q[14]~61 ;
wire \PC|q[15]~62_combout ;
wire \regfile_A_out[15]~15_combout ;
wire \RA|q[15]~feeder_combout ;
wire \Mux16~0_combout ;
wire \MuxMA_out~15_combout ;
wire \PC|q[15]~63 ;
wire \PC|q[16]~64_combout ;
wire \MuxY_out~16_combout ;
wire \r1|q[16]~feeder_combout ;
wire \regfile_A_out[16]~16_combout ;
wire \Equal10~0_combout ;
wire \imm32[31]~0_combout ;
wire \Add0~29 ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Mux15~0_combout ;
wire \MuxMA_out~16_combout ;
wire \mem_data_in[17]~input_o ;
wire \MuxY_out~17_combout ;
wire \r1|q[17]~feeder_combout ;
wire \regfile_A_out[17]~17_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Mux14~0_combout ;
wire \PC|q[16]~65 ;
wire \PC|q[17]~66_combout ;
wire \MuxMA_out~17_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \MuxY_out~18_combout ;
wire \regfile_A_out[18]~18_combout ;
wire \Mux13~0_combout ;
wire \PC|q[17]~67 ;
wire \PC|q[18]~68_combout ;
wire \MuxMA_out~18_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Mux12~0_combout ;
wire \PC|q[18]~69 ;
wire \PC|q[19]~70_combout ;
wire \MuxMA_out~19_combout ;
wire \PC|q[19]~71 ;
wire \PC|q[20]~72_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Mux11~0_combout ;
wire \MuxMA_out~20_combout ;
wire \PC|q[20]~73 ;
wire \PC|q[21]~74_combout ;
wire \MuxY_out~21_combout ;
wire \r1|q[21]~feeder_combout ;
wire \regfile_A_out[21]~21_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Mux10~0_combout ;
wire \MuxMA_out~21_combout ;
wire \PC|q[21]~75 ;
wire \PC|q[22]~76_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \mem_data_in[22]~input_o ;
wire \MuxY_out~22_combout ;
wire \r1|q[22]~feeder_combout ;
wire \regfile_A_out[22]~22_combout ;
wire \Mux9~0_combout ;
wire \MuxMA_out~22_combout ;
wire \PC|q[22]~77 ;
wire \PC|q[23]~78_combout ;
wire \regfile_A_out[23]~23_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Mux8~0_combout ;
wire \MuxMA_out~23_combout ;
wire \MuxINC_out[31]~16_combout ;
wire \PC|q[23]~79 ;
wire \PC|q[24]~80_combout ;
wire \MuxY_out~24_combout ;
wire \regfile_A_out[24]~24_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Mux7~0_combout ;
wire \MuxMA_out~24_combout ;
wire \MuxY_out~25_combout ;
wire \r1|q[25]~feeder_combout ;
wire \regfile_A_out[25]~25_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Mux6~0_combout ;
wire \PC|q[24]~81 ;
wire \PC|q[25]~82_combout ;
wire \MuxMA_out~25_combout ;
wire \MuxY_out~26_combout ;
wire \r1|q[26]~feeder_combout ;
wire \regfile_A_out[26]~26_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Mux5~0_combout ;
wire \PC|q[25]~83 ;
wire \PC|q[26]~84_combout ;
wire \MuxMA_out~26_combout ;
wire \MuxY_out~27_combout ;
wire \r1|q[27]~feeder_combout ;
wire \regfile_A_out[27]~27_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Mux4~0_combout ;
wire \PC|q[26]~85 ;
wire \PC|q[27]~86_combout ;
wire \MuxMA_out~27_combout ;
wire \PC|q[27]~87 ;
wire \PC|q[28]~88_combout ;
wire \MuxY_out~28_combout ;
wire \r1|q[28]~feeder_combout ;
wire \regfile_A_out[28]~28_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Mux3~0_combout ;
wire \MuxMA_out~28_combout ;
wire \PC|q[28]~89 ;
wire \PC|q[29]~90_combout ;
wire \MuxY_out~29_combout ;
wire \r1|q[29]~feeder_combout ;
wire \regfile_A_out[29]~29_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Mux2~0_combout ;
wire \MuxMA_out~29_combout ;
wire \PC|q[29]~91 ;
wire \PC|q[30]~92_combout ;
wire \regfile_A_out[30]~30_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Mux1~0_combout ;
wire \MuxMA_out~30_combout ;
wire \PC|q[30]~93 ;
wire \PC|q[31]~94_combout ;
wire \MuxY_out~31_combout ;
wire \r1|q[31]~feeder_combout ;
wire \regfile_A_out[31]~31_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Mux0~0_combout ;
wire \MuxMA_out~31_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \MuxY_out~0_combout ;
wire \regfile_B_out[0]~0_combout ;
wire \RM|q[0]~feeder_combout ;
wire \MuxY_out~1_combout ;
wire \r1|q[1]~feeder_combout ;
wire \regfile_B_out[1]~1_combout ;
wire \IR|q[22]~feeder_combout ;
wire \regfile_B_out[2]~2_combout ;
wire \regfile_B_out[3]~3_combout ;
wire \RM|q[3]~feeder_combout ;
wire \regfile_B_out[4]~4_combout ;
wire \regfile_B_out[5]~5_combout ;
wire \RM|q[5]~feeder_combout ;
wire \regfile_B_out[6]~6_combout ;
wire \RM|q[6]~feeder_combout ;
wire \regfile_B_out[7]~7_combout ;
wire \MuxY_out~8_combout ;
wire \r1|q[8]~feeder_combout ;
wire \regfile_B_out[8]~8_combout ;
wire \RM|q[8]~feeder_combout ;
wire \MuxY_out~9_combout ;
wire \r1|q[9]~feeder_combout ;
wire \regfile_B_out[9]~9_combout ;
wire \RM|q[9]~feeder_combout ;
wire \MuxY_out~10_combout ;
wire \r1|q[10]~feeder_combout ;
wire \regfile_B_out[10]~10_combout ;
wire \RM|q[10]~feeder_combout ;
wire \regfile_B_out[11]~11_combout ;
wire \RM|q[11]~feeder_combout ;
wire \regfile_B_out[12]~12_combout ;
wire \RM|q[12]~feeder_combout ;
wire \regfile_B_out[13]~13_combout ;
wire \RM|q[13]~feeder_combout ;
wire \MuxY_out~14_combout ;
wire \regfile_B_out[14]~14_combout ;
wire \RM|q[14]~feeder_combout ;
wire \regfile_B_out[15]~15_combout ;
wire \RM|q[15]~feeder_combout ;
wire \regfile_B_out[16]~16_combout ;
wire \RM|q[16]~feeder_combout ;
wire \regfile_B_out[17]~17_combout ;
wire \RM|q[17]~feeder_combout ;
wire \regfile_B_out[18]~18_combout ;
wire \MuxY_out~19_combout ;
wire \regfile_B_out[19]~19_combout ;
wire \regfile_B_out[20]~20_combout ;
wire \RM|q[20]~feeder_combout ;
wire \regfile_B_out[21]~21_combout ;
wire \RM|q[21]~feeder_combout ;
wire \regfile_B_out[22]~22_combout ;
wire \regfile_B_out[23]~23_combout ;
wire \regfile_B_out[24]~24_combout ;
wire \regfile_B_out[25]~25_combout ;
wire \RM|q[25]~feeder_combout ;
wire \regfile_B_out[26]~26_combout ;
wire \RM|q[26]~feeder_combout ;
wire \regfile_B_out[27]~27_combout ;
wire \RM|q[27]~feeder_combout ;
wire \regfile_B_out[28]~28_combout ;
wire \RM|q[28]~feeder_combout ;
wire \regfile_B_out[29]~29_combout ;
wire \RM|q[29]~feeder_combout ;
wire \regfile_B_out[30]~30_combout ;
wire \regfile_B_out[31]~31_combout ;
wire \RM|q[31]~feeder_combout ;
wire \mem_read~0_combout ;
wire \mem_write~0_combout ;
wire \mem_write~2_combout ;
wire [31:0] \RY|q ;
wire [31:0] \RZ|q ;
wire [31:0] \IR|q ;
wire [31:0] \RB|q ;
wire [31:0] \PC|q ;
wire [31:0] \r1|q ;
wire [31:0] \RM|q ;
wire [31:0] \RA|q ;


// Location: LCCOMB_X15_Y18_N8
cycloneiii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\IR|q [10] $ (\RA|q [4] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\IR|q [10] & ((\RA|q [4]) # (!\Add0~7 ))) # (!\IR|q [10] & (\RA|q [4] & !\Add0~7 )))

	.dataa(\IR|q [10]),
	.datab(\RA|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneiii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\IR|q [21] & ((\RA|q [15] & (\Add0~29  & VCC)) # (!\RA|q [15] & (!\Add0~29 )))) # (!\IR|q [21] & ((\RA|q [15] & (!\Add0~29 )) # (!\RA|q [15] & ((\Add0~29 ) # (GND)))))
// \Add0~31  = CARRY((\IR|q [21] & (!\RA|q [15] & !\Add0~29 )) # (!\IR|q [21] & ((!\Add0~29 ) # (!\RA|q [15]))))

	.dataa(\IR|q [21]),
	.datab(\RA|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h9617;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \RA|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[0] .is_wysiwyg = "true";
defparam \RA|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \RA|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[1]~1_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[1] .is_wysiwyg = "true";
defparam \RA|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneiii_lcell_comb \MuxINC_out[1]~1 (
// Equation(s):
// \MuxINC_out[1]~1_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [7] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [7]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[1]~1 .lut_mask = 16'h4000;
defparam \MuxINC_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \RA|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[2]~2_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[2] .is_wysiwyg = "true";
defparam \RA|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneiii_lcell_comb \MuxINC_out[2]~2 (
// Equation(s):
// \MuxINC_out[2]~2_combout  = (\IR|q [0]) # ((\IR|q [8]) # ((!\Equal6~0_combout ) # (!\INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [8]),
	.datac(\INC_select~0_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[2]~2 .lut_mask = 16'hEFFF;
defparam \MuxINC_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneiii_lcell_comb \MuxINC_out[3]~3 (
// Equation(s):
// \MuxINC_out[3]~3_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [9] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [9]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[3]~3 .lut_mask = 16'h4000;
defparam \MuxINC_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneiii_lcell_comb \MuxINC_out[4]~4 (
// Equation(s):
// \MuxINC_out[4]~4_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [10] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [10]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[4]~4 .lut_mask = 16'h4000;
defparam \MuxINC_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \RA|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[7] .is_wysiwyg = "true";
defparam \RA|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneiii_lcell_comb \MuxINC_out[7]~7 (
// Equation(s):
// \MuxINC_out[7]~7_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [13] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [13]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[7]~7 .lut_mask = 16'h4000;
defparam \MuxINC_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \RA|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[8] .is_wysiwyg = "true";
defparam \RA|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \RA|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[9]~9_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[9] .is_wysiwyg = "true";
defparam \RA|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneiii_lcell_comb \MuxINC_out[9]~9 (
// Equation(s):
// \MuxINC_out[9]~9_combout  = (!\IR|q [0] & (\IR|q [15] & (\Equal6~0_combout  & \INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [15]),
	.datac(\Equal6~0_combout ),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[9]~9 .lut_mask = 16'h4000;
defparam \MuxINC_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \IR|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[17]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[17] .is_wysiwyg = "true";
defparam \IR|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneiii_lcell_comb \MuxINC_out[11]~11 (
// Equation(s):
// \MuxINC_out[11]~11_combout  = (\Equal6~0_combout  & (\IR|q [17] & (!\IR|q [0] & \INC_select~0_combout )))

	.dataa(\Equal6~0_combout ),
	.datab(\IR|q [17]),
	.datac(\IR|q [0]),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[11]~11 .lut_mask = 16'h0800;
defparam \MuxINC_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \IR|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[18]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[18] .is_wysiwyg = "true";
defparam \IR|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneiii_lcell_comb \MuxINC_out[12]~12 (
// Equation(s):
// \MuxINC_out[12]~12_combout  = (!\IR|q [0] & (\IR|q [18] & (\Equal6~0_combout  & \INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [18]),
	.datac(\Equal6~0_combout ),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[12]~12 .lut_mask = 16'h4000;
defparam \MuxINC_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \RA|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[14] .is_wysiwyg = "true";
defparam \RA|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneiii_lcell_comb \MuxINC_out[14]~14 (
// Equation(s):
// \MuxINC_out[14]~14_combout  = (!\IR|q [0] & (\Equal6~0_combout  & (\IR|q [20] & \INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\Equal6~0_combout ),
	.datac(\IR|q [20]),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[14]~14 .lut_mask = 16'h4000;
defparam \MuxINC_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \RA|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[19] .is_wysiwyg = "true";
defparam \RA|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \RA|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[20]~20_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[20] .is_wysiwyg = "true";
defparam \RA|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \IR|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[30] .is_wysiwyg = "true";
defparam \IR|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneiii_lcell_comb \regfile_A_out[0]~0 (
// Equation(s):
// \regfile_A_out[0]~0_combout  = (\r1|q [0] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(gnd),
	.datab(\r1|q [0]),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[0]~0 .lut_mask = 16'hC000;
defparam \regfile_A_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneiii_lcell_comb \regfile_A_out[1]~1 (
// Equation(s):
// \regfile_A_out[1]~1_combout  = (\r1|q [1] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [1]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[1]~1 .lut_mask = 16'hA000;
defparam \regfile_A_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \r1|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [2]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[2] .is_wysiwyg = "true";
defparam \r1|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneiii_lcell_comb \regfile_A_out[2]~2 (
// Equation(s):
// \regfile_A_out[2]~2_combout  = (\r1|q [2] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [2]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[2]~2 .lut_mask = 16'h8800;
defparam \regfile_A_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \r1|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[6] .is_wysiwyg = "true";
defparam \r1|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \r1|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[7] .is_wysiwyg = "true";
defparam \r1|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneiii_lcell_comb \regfile_A_out[7]~7 (
// Equation(s):
// \regfile_A_out[7]~7_combout  = (\Equal0~0_combout  & (\r1|q [7] & \IR|q [27]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\r1|q [7]),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[7]~7 .lut_mask = 16'hC000;
defparam \regfile_A_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneiii_lcell_comb \regfile_A_out[8]~8 (
// Equation(s):
// \regfile_A_out[8]~8_combout  = (\Equal0~0_combout  & (\r1|q [8] & \IR|q [27]))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\r1|q [8]),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[8]~8 .lut_mask = 16'hA000;
defparam \regfile_A_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneiii_lcell_comb \regfile_A_out[9]~9 (
// Equation(s):
// \regfile_A_out[9]~9_combout  = (\r1|q [9] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [9]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[9]~9 .lut_mask = 16'h8800;
defparam \regfile_A_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \r1|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[11] .is_wysiwyg = "true";
defparam \r1|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneiii_lcell_comb \regfile_A_out[14]~14 (
// Equation(s):
// \regfile_A_out[14]~14_combout  = (\r1|q [14] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [14]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[14]~14 .lut_mask = 16'hA000;
defparam \regfile_A_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \r1|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[15] .is_wysiwyg = "true";
defparam \r1|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneiii_lcell_comb \regfile_A_out[19]~19 (
// Equation(s):
// \regfile_A_out[19]~19_combout  = (\Equal0~0_combout  & (\r1|q [19] & \IR|q [27]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\r1|q [19]),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[19]~19 .lut_mask = 16'hC000;
defparam \regfile_A_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \r1|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[20] .is_wysiwyg = "true";
defparam \r1|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneiii_lcell_comb \regfile_A_out[20]~20 (
// Equation(s):
// \regfile_A_out[20]~20_combout  = (\r1|q [20] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(\r1|q [20]),
	.datab(\IR|q [27]),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[20]~20 .lut_mask = 16'h8800;
defparam \regfile_A_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \r1|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[23] .is_wysiwyg = "true";
defparam \r1|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \r1|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[30] .is_wysiwyg = "true";
defparam \r1|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \IR|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[24] .is_wysiwyg = "true";
defparam \IR|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneiii_lcell_comb \RF_write~0 (
// Equation(s):
// \RF_write~0_combout  = (\IR|q [1] & (\IR|q [0] & ((\mem_write~0_combout )))) # (!\IR|q [1] & (!\IR|q [0] & (\Equal10~0_combout )))

	.dataa(\IR|q [1]),
	.datab(\IR|q [0]),
	.datac(\Equal10~0_combout ),
	.datad(\mem_write~0_combout ),
	.cin(gnd),
	.combout(\RF_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF_write~0 .lut_mask = 16'h9810;
defparam \RF_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \RY|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[2] .is_wysiwyg = "true";
defparam \RY|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \RY|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[6] .is_wysiwyg = "true";
defparam \RY|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \RY|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[7] .is_wysiwyg = "true";
defparam \RY|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \RY|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[11] .is_wysiwyg = "true";
defparam \RY|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \RY|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[15] .is_wysiwyg = "true";
defparam \RY|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \RY|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[20] .is_wysiwyg = "true";
defparam \RY|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \RY|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[23] .is_wysiwyg = "true";
defparam \RY|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \RY|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[30] .is_wysiwyg = "true";
defparam \RY|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneiii_lcell_comb \MuxY_out~2 (
// Equation(s):
// \MuxY_out~2_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[2]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [2])))) # (!\IR|q [1] & (\RZ|q [2]))

	.dataa(\RZ|q [2]),
	.datab(\IR|q [1]),
	.datac(\mem_data_in[2]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~2 .lut_mask = 16'hE2AA;
defparam \MuxY_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneiii_lcell_comb \MuxY_out~6 (
// Equation(s):
// \MuxY_out~6_combout  = (\mem_write~1_combout  & ((\IR|q [1] & (\mem_data_in[6]~input_o )) # (!\IR|q [1] & ((\RZ|q [6]))))) # (!\mem_write~1_combout  & (((\RZ|q [6]))))

	.dataa(\mem_write~1_combout ),
	.datab(\mem_data_in[6]~input_o ),
	.datac(\RZ|q [6]),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~6 .lut_mask = 16'hD8F0;
defparam \MuxY_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneiii_lcell_comb \MuxY_out~7 (
// Equation(s):
// \MuxY_out~7_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[7]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [7]))))) # (!\IR|q [1] & (((\RZ|q [7]))))

	.dataa(\mem_data_in[7]~input_o ),
	.datab(\RZ|q [7]),
	.datac(\IR|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~7 .lut_mask = 16'hACCC;
defparam \MuxY_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneiii_lcell_comb \MuxY_out~11 (
// Equation(s):
// \MuxY_out~11_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[11]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [11]))))) # (!\IR|q [1] & (((\RZ|q [11]))))

	.dataa(\mem_data_in[11]~input_o ),
	.datab(\RZ|q [11]),
	.datac(\IR|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~11 .lut_mask = 16'hACCC;
defparam \MuxY_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneiii_lcell_comb \MuxY_out~15 (
// Equation(s):
// \MuxY_out~15_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[15]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [15])))) # (!\IR|q [1] & (\RZ|q [15]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [15]),
	.datac(\mem_data_in[15]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~15 .lut_mask = 16'hE4CC;
defparam \MuxY_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneiii_lcell_comb \MuxY_out~20 (
// Equation(s):
// \MuxY_out~20_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[20]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [20])))) # (!\IR|q [1] & (\RZ|q [20]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [20]),
	.datac(\mem_write~1_combout ),
	.datad(\mem_data_in[20]~input_o ),
	.cin(gnd),
	.combout(\MuxY_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~20 .lut_mask = 16'hEC4C;
defparam \MuxY_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneiii_lcell_comb \MuxY_out~23 (
// Equation(s):
// \MuxY_out~23_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[23]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [23])))) # (!\IR|q [1] & (\RZ|q [23]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [23]),
	.datac(\mem_data_in[23]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~23 .lut_mask = 16'hE4CC;
defparam \MuxY_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneiii_lcell_comb \MuxY_out~30 (
// Equation(s):
// \MuxY_out~30_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[30]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [30]))))) # (!\IR|q [1] & (((\RZ|q [30]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[30]~input_o ),
	.datac(\RZ|q [30]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~30 .lut_mask = 16'hD8F0;
defparam \MuxY_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N29
cycloneiii_io_ibuf \mem_data_in[18]~input (
	.i(mem_data_in[18]),
	.ibar(gnd),
	.o(\mem_data_in[18]~input_o ));
// synopsys translate_off
defparam \mem_data_in[18]~input .bus_hold = "false";
defparam \mem_data_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneiii_io_ibuf \mem_data_in[30]~input (
	.i(mem_data_in[30]),
	.ibar(gnd),
	.o(\mem_data_in[30]~input_o ));
// synopsys translate_off
defparam \mem_data_in[30]~input .bus_hold = "false";
defparam \mem_data_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
cycloneiii_io_ibuf \mem_data_in[24]~input (
	.i(mem_data_in[24]),
	.ibar(gnd),
	.o(\mem_data_in[24]~input_o ));
// synopsys translate_off
defparam \mem_data_in[24]~input .bus_hold = "false";
defparam \mem_data_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneiii_lcell_comb \RA|q[7]~feeder (
// Equation(s):
// \RA|q[7]~feeder_combout  = \regfile_A_out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile_A_out[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RA|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RA|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \RA|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneiii_lcell_comb \r1|q[6]~feeder (
// Equation(s):
// \r1|q[6]~feeder_combout  = \RY|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [6]),
	.cin(gnd),
	.combout(\r1|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[6]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneiii_lcell_comb \r1|q[7]~feeder (
// Equation(s):
// \r1|q[7]~feeder_combout  = \RY|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [7]),
	.cin(gnd),
	.combout(\r1|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[7]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneiii_lcell_comb \r1|q[11]~feeder (
// Equation(s):
// \r1|q[11]~feeder_combout  = \RY|q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [11]),
	.cin(gnd),
	.combout(\r1|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[11]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneiii_lcell_comb \r1|q[15]~feeder (
// Equation(s):
// \r1|q[15]~feeder_combout  = \RY|q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [15]),
	.cin(gnd),
	.combout(\r1|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[15]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneiii_lcell_comb \r1|q[20]~feeder (
// Equation(s):
// \r1|q[20]~feeder_combout  = \RY|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [20]),
	.cin(gnd),
	.combout(\r1|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[20]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneiii_lcell_comb \r1|q[23]~feeder (
// Equation(s):
// \r1|q[23]~feeder_combout  = \RY|q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [23]),
	.cin(gnd),
	.combout(\r1|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[23]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneiii_lcell_comb \r1|q[30]~feeder (
// Equation(s):
// \r1|q[30]~feeder_combout  = \RY|q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [30]),
	.cin(gnd),
	.combout(\r1|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[30]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneiii_lcell_comb \IR|q[30]~feeder (
// Equation(s):
// \IR|q[30]~feeder_combout  = \mem_data_in[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[30]~input_o ),
	.cin(gnd),
	.combout(\IR|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[30]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneiii_lcell_comb \IR|q[24]~feeder (
// Equation(s):
// \IR|q[24]~feeder_combout  = \mem_data_in[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[24]~input_o ),
	.cin(gnd),
	.combout(\IR|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[24]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \mem_addr_out[0]~output (
	.i(\MuxMA_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[0]~output .bus_hold = "false";
defparam \mem_addr_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiii_io_obuf \mem_addr_out[1]~output (
	.i(\MuxMA_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[1]~output .bus_hold = "false";
defparam \mem_addr_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneiii_io_obuf \mem_addr_out[2]~output (
	.i(\MuxMA_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[2]~output .bus_hold = "false";
defparam \mem_addr_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \mem_addr_out[3]~output (
	.i(\MuxMA_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[3]~output .bus_hold = "false";
defparam \mem_addr_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneiii_io_obuf \mem_addr_out[4]~output (
	.i(\MuxMA_out~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[4]~output .bus_hold = "false";
defparam \mem_addr_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneiii_io_obuf \mem_addr_out[5]~output (
	.i(\MuxMA_out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[5]~output .bus_hold = "false";
defparam \mem_addr_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneiii_io_obuf \mem_addr_out[6]~output (
	.i(\MuxMA_out~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[6]~output .bus_hold = "false";
defparam \mem_addr_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneiii_io_obuf \mem_addr_out[7]~output (
	.i(\MuxMA_out~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[7]~output .bus_hold = "false";
defparam \mem_addr_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneiii_io_obuf \mem_addr_out[8]~output (
	.i(\MuxMA_out~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[8]~output .bus_hold = "false";
defparam \mem_addr_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneiii_io_obuf \mem_addr_out[9]~output (
	.i(\MuxMA_out~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[9]~output .bus_hold = "false";
defparam \mem_addr_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneiii_io_obuf \mem_addr_out[10]~output (
	.i(\MuxMA_out~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[10]~output .bus_hold = "false";
defparam \mem_addr_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneiii_io_obuf \mem_addr_out[11]~output (
	.i(\MuxMA_out~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[11]~output .bus_hold = "false";
defparam \mem_addr_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneiii_io_obuf \mem_addr_out[12]~output (
	.i(\MuxMA_out~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[12]~output .bus_hold = "false";
defparam \mem_addr_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneiii_io_obuf \mem_addr_out[13]~output (
	.i(\MuxMA_out~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[13]~output .bus_hold = "false";
defparam \mem_addr_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneiii_io_obuf \mem_addr_out[14]~output (
	.i(\MuxMA_out~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[14]~output .bus_hold = "false";
defparam \mem_addr_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneiii_io_obuf \mem_addr_out[15]~output (
	.i(\MuxMA_out~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[15]~output .bus_hold = "false";
defparam \mem_addr_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneiii_io_obuf \mem_addr_out[16]~output (
	.i(\MuxMA_out~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[16]~output .bus_hold = "false";
defparam \mem_addr_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneiii_io_obuf \mem_addr_out[17]~output (
	.i(\MuxMA_out~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[17]~output .bus_hold = "false";
defparam \mem_addr_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneiii_io_obuf \mem_addr_out[18]~output (
	.i(\MuxMA_out~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[18]~output .bus_hold = "false";
defparam \mem_addr_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \mem_addr_out[19]~output (
	.i(\MuxMA_out~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[19]~output .bus_hold = "false";
defparam \mem_addr_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneiii_io_obuf \mem_addr_out[20]~output (
	.i(\MuxMA_out~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[20]~output .bus_hold = "false";
defparam \mem_addr_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \mem_addr_out[21]~output (
	.i(\MuxMA_out~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[21]~output .bus_hold = "false";
defparam \mem_addr_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \mem_addr_out[22]~output (
	.i(\MuxMA_out~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[22]~output .bus_hold = "false";
defparam \mem_addr_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneiii_io_obuf \mem_addr_out[23]~output (
	.i(\MuxMA_out~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[23]~output .bus_hold = "false";
defparam \mem_addr_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneiii_io_obuf \mem_addr_out[24]~output (
	.i(\MuxMA_out~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[24]~output .bus_hold = "false";
defparam \mem_addr_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneiii_io_obuf \mem_addr_out[25]~output (
	.i(\MuxMA_out~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[25]~output .bus_hold = "false";
defparam \mem_addr_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \mem_addr_out[26]~output (
	.i(\MuxMA_out~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[26]~output .bus_hold = "false";
defparam \mem_addr_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneiii_io_obuf \mem_addr_out[27]~output (
	.i(\MuxMA_out~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[27]~output .bus_hold = "false";
defparam \mem_addr_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneiii_io_obuf \mem_addr_out[28]~output (
	.i(\MuxMA_out~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[28]~output .bus_hold = "false";
defparam \mem_addr_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneiii_io_obuf \mem_addr_out[29]~output (
	.i(\MuxMA_out~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[29]~output .bus_hold = "false";
defparam \mem_addr_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneiii_io_obuf \mem_addr_out[30]~output (
	.i(\MuxMA_out~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[30]~output .bus_hold = "false";
defparam \mem_addr_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneiii_io_obuf \mem_addr_out[31]~output (
	.i(\MuxMA_out~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[31]~output .bus_hold = "false";
defparam \mem_addr_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneiii_io_obuf \mem_data_out[0]~output (
	.i(\RM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[0]~output .bus_hold = "false";
defparam \mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \mem_data_out[1]~output (
	.i(\RM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[1]~output .bus_hold = "false";
defparam \mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \mem_data_out[2]~output (
	.i(\RM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[2]~output .bus_hold = "false";
defparam \mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \mem_data_out[3]~output (
	.i(\RM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[3]~output .bus_hold = "false";
defparam \mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneiii_io_obuf \mem_data_out[4]~output (
	.i(\RM|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[4]~output .bus_hold = "false";
defparam \mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneiii_io_obuf \mem_data_out[5]~output (
	.i(\RM|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[5]~output .bus_hold = "false";
defparam \mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneiii_io_obuf \mem_data_out[6]~output (
	.i(\RM|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[6]~output .bus_hold = "false";
defparam \mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneiii_io_obuf \mem_data_out[7]~output (
	.i(\RM|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[7]~output .bus_hold = "false";
defparam \mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneiii_io_obuf \mem_data_out[8]~output (
	.i(\RM|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[8]~output .bus_hold = "false";
defparam \mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \mem_data_out[9]~output (
	.i(\RM|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[9]~output .bus_hold = "false";
defparam \mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \mem_data_out[10]~output (
	.i(\RM|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[10]~output .bus_hold = "false";
defparam \mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneiii_io_obuf \mem_data_out[11]~output (
	.i(\RM|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[11]~output .bus_hold = "false";
defparam \mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneiii_io_obuf \mem_data_out[12]~output (
	.i(\RM|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[12]~output .bus_hold = "false";
defparam \mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneiii_io_obuf \mem_data_out[13]~output (
	.i(\RM|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[13]~output .bus_hold = "false";
defparam \mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneiii_io_obuf \mem_data_out[14]~output (
	.i(\RM|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[14]~output .bus_hold = "false";
defparam \mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneiii_io_obuf \mem_data_out[15]~output (
	.i(\RM|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[15]~output .bus_hold = "false";
defparam \mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneiii_io_obuf \mem_data_out[16]~output (
	.i(\RM|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[16]~output .bus_hold = "false";
defparam \mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneiii_io_obuf \mem_data_out[17]~output (
	.i(\RM|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[17]~output .bus_hold = "false";
defparam \mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \mem_data_out[18]~output (
	.i(\RM|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[18]~output .bus_hold = "false";
defparam \mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \mem_data_out[19]~output (
	.i(\RM|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[19]~output .bus_hold = "false";
defparam \mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneiii_io_obuf \mem_data_out[20]~output (
	.i(\RM|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[20]~output .bus_hold = "false";
defparam \mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \mem_data_out[21]~output (
	.i(\RM|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[21]~output .bus_hold = "false";
defparam \mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneiii_io_obuf \mem_data_out[22]~output (
	.i(\RM|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[22]~output .bus_hold = "false";
defparam \mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \mem_data_out[23]~output (
	.i(\RM|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[23]~output .bus_hold = "false";
defparam \mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneiii_io_obuf \mem_data_out[24]~output (
	.i(\RM|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[24]~output .bus_hold = "false";
defparam \mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneiii_io_obuf \mem_data_out[25]~output (
	.i(\RM|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[25]~output .bus_hold = "false";
defparam \mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiii_io_obuf \mem_data_out[26]~output (
	.i(\RM|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[26]~output .bus_hold = "false";
defparam \mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \mem_data_out[27]~output (
	.i(\RM|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[27]~output .bus_hold = "false";
defparam \mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \mem_data_out[28]~output (
	.i(\RM|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[28]~output .bus_hold = "false";
defparam \mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneiii_io_obuf \mem_data_out[29]~output (
	.i(\RM|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[29]~output .bus_hold = "false";
defparam \mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneiii_io_obuf \mem_data_out[30]~output (
	.i(\RM|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[30]~output .bus_hold = "false";
defparam \mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \mem_data_out[31]~output (
	.i(\RM|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_data_out[31]~output .bus_hold = "false";
defparam \mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneiii_io_obuf \mem_read~output (
	.i(\mem_read~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read~output .bus_hold = "false";
defparam \mem_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiii_io_obuf \mem_write~output (
	.i(\mem_write~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write~output .bus_hold = "false";
defparam \mem_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneiii_io_obuf \ifetch_out~output (
	.i(!\T1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ifetch_out~output_o ),
	.obar());
// synopsys translate_off
defparam \ifetch_out~output .bus_hold = "false";
defparam \ifetch_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneiii_io_ibuf \mem_data_in[6]~input (
	.i(mem_data_in[6]),
	.ibar(gnd),
	.o(\mem_data_in[6]~input_o ));
// synopsys translate_off
defparam \mem_data_in[6]~input .bus_hold = "false";
defparam \mem_data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneiii_lcell_comb \T2~0 (
// Equation(s):
// \T2~0_combout  = !\T1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \T2~0 .lut_mask = 16'h00FF;
defparam \T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas T2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam T2.is_wysiwyg = "true";
defparam T2.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas T3(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\T2~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam T3.is_wysiwyg = "true";
defparam T3.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas T4(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\T3~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam T4.is_wysiwyg = "true";
defparam T4.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneiii_lcell_comb \T5~feeder (
// Equation(s):
// \T5~feeder_combout  = \T4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\T4~q ),
	.cin(gnd),
	.combout(\T5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \T5~feeder .lut_mask = 16'hFF00;
defparam \T5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas T5(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam T5.is_wysiwyg = "true";
defparam T5.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneiii_lcell_comb \T1~0 (
// Equation(s):
// \T1~0_combout  = !\T5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\T5~q ),
	.cin(gnd),
	.combout(\T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \T1~0 .lut_mask = 16'h00FF;
defparam \T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas T1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam T1.is_wysiwyg = "true";
defparam T1.power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \IR|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[6]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[6] .is_wysiwyg = "true";
defparam \IR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneiii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\RA|q [0] & (\IR|q [6] $ (VCC))) # (!\RA|q [0] & (\IR|q [6] & VCC))
// \Add0~1  = CARRY((\RA|q [0] & \IR|q [6]))

	.dataa(\RA|q [0]),
	.datab(\IR|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \RZ|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[0] .is_wysiwyg = "true";
defparam \RZ|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiii_io_ibuf \mem_data_in[1]~input (
	.i(mem_data_in[1]),
	.ibar(gnd),
	.o(\mem_data_in[1]~input_o ));
// synopsys translate_off
defparam \mem_data_in[1]~input .bus_hold = "false";
defparam \mem_data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \IR|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[1]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[1] .is_wysiwyg = "true";
defparam \IR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneiii_lcell_comb \INC_select~0 (
// Equation(s):
// \INC_select~0_combout  = (\T3~q  & \IR|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\T3~q ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\INC_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \INC_select~0 .lut_mask = 16'hF000;
defparam \INC_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N29
cycloneiii_io_ibuf \mem_data_in[3]~input (
	.i(mem_data_in[3]),
	.ibar(gnd),
	.o(\mem_data_in[3]~input_o ));
// synopsys translate_off
defparam \mem_data_in[3]~input .bus_hold = "false";
defparam \mem_data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneiii_lcell_comb \IR|q[3]~feeder (
// Equation(s):
// \IR|q[3]~feeder_combout  = \mem_data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[3]~input_o ),
	.cin(gnd),
	.combout(\IR|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[3]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \IR|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[3] .is_wysiwyg = "true";
defparam \IR|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneiii_io_ibuf \mem_data_in[2]~input (
	.i(mem_data_in[2]),
	.ibar(gnd),
	.o(\mem_data_in[2]~input_o ));
// synopsys translate_off
defparam \mem_data_in[2]~input .bus_hold = "false";
defparam \mem_data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \IR|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[2]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[2] .is_wysiwyg = "true";
defparam \IR|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \mem_data_in[5]~input (
	.i(mem_data_in[5]),
	.ibar(gnd),
	.o(\mem_data_in[5]~input_o ));
// synopsys translate_off
defparam \mem_data_in[5]~input .bus_hold = "false";
defparam \mem_data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \IR|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[5]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[5] .is_wysiwyg = "true";
defparam \IR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneiii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!\IR|q [4] & (!\IR|q [3] & (\IR|q [2] & !\IR|q [5])))

	.dataa(\IR|q [4]),
	.datab(\IR|q [3]),
	.datac(\IR|q [2]),
	.datad(\IR|q [5]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0010;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneiii_lcell_comb \MuxINC_out[0]~0 (
// Equation(s):
// \MuxINC_out[0]~0_combout  = (!\IR|q [0] & (\IR|q [6] & (\INC_select~0_combout  & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [6]),
	.datac(\INC_select~0_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[0]~0 .lut_mask = 16'h4000;
defparam \MuxINC_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneiii_lcell_comb \PC|q[0]~32 (
// Equation(s):
// \PC|q[0]~32_combout  = (\PC|q [0] & (\MuxINC_out[0]~0_combout  $ (VCC))) # (!\PC|q [0] & (\MuxINC_out[0]~0_combout  & VCC))
// \PC|q[0]~33  = CARRY((\PC|q [0] & \MuxINC_out[0]~0_combout ))

	.dataa(\PC|q [0]),
	.datab(\MuxINC_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|q[0]~32_combout ),
	.cout(\PC|q[0]~33 ));
// synopsys translate_off
defparam \PC|q[0]~32 .lut_mask = 16'h6688;
defparam \PC|q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiii_io_ibuf \mem_data_in[0]~input (
	.i(mem_data_in[0]),
	.ibar(gnd),
	.o(\mem_data_in[0]~input_o ));
// synopsys translate_off
defparam \mem_data_in[0]~input .bus_hold = "false";
defparam \mem_data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \IR|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[0]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[0] .is_wysiwyg = "true";
defparam \IR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneiii_lcell_comb PC_en(
// Equation(s):
// \PC_en~combout  = ((\Equal6~0_combout  & (!\IR|q [0] & \INC_select~0_combout ))) # (!\T1~q )

	.dataa(\Equal6~0_combout ),
	.datab(\T1~q ),
	.datac(\IR|q [0]),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\PC_en~combout ),
	.cout());
// synopsys translate_off
defparam PC_en.lut_mask = 16'h3B33;
defparam PC_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N1
dffeas \PC|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[0]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[0] .is_wysiwyg = "true";
defparam \PC|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneiii_lcell_comb \MuxMA_out~0 (
// Equation(s):
// \MuxMA_out~0_combout  = (\T1~q  & (\RZ|q [0])) # (!\T1~q  & ((\PC|q [0])))

	.dataa(\RZ|q [0]),
	.datab(\PC|q [0]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~0 .lut_mask = 16'hAACC;
defparam \MuxMA_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneiii_lcell_comb \PC|q[1]~34 (
// Equation(s):
// \PC|q[1]~34_combout  = (\MuxINC_out[1]~1_combout  & ((\PC|q [1] & (\PC|q[0]~33  & VCC)) # (!\PC|q [1] & (!\PC|q[0]~33 )))) # (!\MuxINC_out[1]~1_combout  & ((\PC|q [1] & (!\PC|q[0]~33 )) # (!\PC|q [1] & ((\PC|q[0]~33 ) # (GND)))))
// \PC|q[1]~35  = CARRY((\MuxINC_out[1]~1_combout  & (!\PC|q [1] & !\PC|q[0]~33 )) # (!\MuxINC_out[1]~1_combout  & ((!\PC|q[0]~33 ) # (!\PC|q [1]))))

	.dataa(\MuxINC_out[1]~1_combout ),
	.datab(\PC|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[0]~33 ),
	.combout(\PC|q[1]~34_combout ),
	.cout(\PC|q[1]~35 ));
// synopsys translate_off
defparam \PC|q[1]~34 .lut_mask = 16'h9617;
defparam \PC|q[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N3
dffeas \PC|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[1]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[1] .is_wysiwyg = "true";
defparam \PC|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneiii_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!\IR|q [1] & (\Equal6~0_combout  & !\IR|q [0]))

	.dataa(\IR|q [1]),
	.datab(\Equal6~0_combout ),
	.datac(gnd),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0044;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneiii_io_ibuf \mem_data_in[7]~input (
	.i(mem_data_in[7]),
	.ibar(gnd),
	.o(\mem_data_in[7]~input_o ));
// synopsys translate_off
defparam \mem_data_in[7]~input .bus_hold = "false";
defparam \mem_data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \IR|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[7]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[7] .is_wysiwyg = "true";
defparam \IR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneiii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\RA|q [1] & ((\IR|q [7] & (\Add0~1  & VCC)) # (!\IR|q [7] & (!\Add0~1 )))) # (!\RA|q [1] & ((\IR|q [7] & (!\Add0~1 )) # (!\IR|q [7] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\RA|q [1] & (!\IR|q [7] & !\Add0~1 )) # (!\RA|q [1] & ((!\Add0~1 ) # (!\IR|q [7]))))

	.dataa(\RA|q [1]),
	.datab(\IR|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneiii_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\Equal6~1_combout  & (((\Add0~2_combout )))) # (!\Equal6~1_combout  & (\RA|q [1] $ ((\IR|q [7]))))

	.dataa(\RA|q [1]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [7]),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hDE12;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \RZ|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux30~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[1] .is_wysiwyg = "true";
defparam \RZ|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneiii_lcell_comb \MuxMA_out~1 (
// Equation(s):
// \MuxMA_out~1_combout  = (\T1~q  & ((\RZ|q [1]))) # (!\T1~q  & (\PC|q [1]))

	.dataa(\PC|q [1]),
	.datab(\RZ|q [1]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~1 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneiii_lcell_comb \PC|q[2]~36 (
// Equation(s):
// \PC|q[2]~36_combout  = ((\MuxINC_out[2]~2_combout  $ (\PC|q [2] $ (!\PC|q[1]~35 )))) # (GND)
// \PC|q[2]~37  = CARRY((\MuxINC_out[2]~2_combout  & ((\PC|q [2]) # (!\PC|q[1]~35 ))) # (!\MuxINC_out[2]~2_combout  & (\PC|q [2] & !\PC|q[1]~35 )))

	.dataa(\MuxINC_out[2]~2_combout ),
	.datab(\PC|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[1]~35 ),
	.combout(\PC|q[2]~36_combout ),
	.cout(\PC|q[2]~37 ));
// synopsys translate_off
defparam \PC|q[2]~36 .lut_mask = 16'h698E;
defparam \PC|q[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \PC|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[2]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[2] .is_wysiwyg = "true";
defparam \PC|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneiii_io_ibuf \mem_data_in[8]~input (
	.i(mem_data_in[8]),
	.ibar(gnd),
	.o(\mem_data_in[8]~input_o ));
// synopsys translate_off
defparam \mem_data_in[8]~input .bus_hold = "false";
defparam \mem_data_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \IR|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[8]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[8] .is_wysiwyg = "true";
defparam \IR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneiii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\RA|q [2] $ (\IR|q [8] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\RA|q [2] & ((\IR|q [8]) # (!\Add0~3 ))) # (!\RA|q [2] & (\IR|q [8] & !\Add0~3 )))

	.dataa(\RA|q [2]),
	.datab(\IR|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneiii_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\Equal6~1_combout  & (((\Add0~4_combout )))) # (!\Equal6~1_combout  & (\RA|q [2] $ ((\IR|q [8]))))

	.dataa(\RA|q [2]),
	.datab(\IR|q [8]),
	.datac(\Add0~4_combout ),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hF066;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \RZ|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[2] .is_wysiwyg = "true";
defparam \RZ|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneiii_lcell_comb \MuxMA_out~2 (
// Equation(s):
// \MuxMA_out~2_combout  = (\T1~q  & ((\RZ|q [2]))) # (!\T1~q  & (\PC|q [2]))

	.dataa(\PC|q [2]),
	.datab(gnd),
	.datac(\T1~q ),
	.datad(\RZ|q [2]),
	.cin(gnd),
	.combout(\MuxMA_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~2 .lut_mask = 16'hFA0A;
defparam \MuxMA_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneiii_lcell_comb \mem_write~1 (
// Equation(s):
// \mem_write~1_combout  = (\mem_write~0_combout  & (\T4~q  & \IR|q [0]))

	.dataa(\mem_write~0_combout ),
	.datab(\T4~q ),
	.datac(gnd),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\mem_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_write~1 .lut_mask = 16'h8800;
defparam \mem_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneiii_lcell_comb \MuxY_out~3 (
// Equation(s):
// \MuxY_out~3_combout  = (\mem_write~1_combout  & ((\IR|q [1] & ((\mem_data_in[3]~input_o ))) # (!\IR|q [1] & (\RZ|q [3])))) # (!\mem_write~1_combout  & (\RZ|q [3]))

	.dataa(\RZ|q [3]),
	.datab(\mem_data_in[3]~input_o ),
	.datac(\mem_write~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~3 .lut_mask = 16'hCAAA;
defparam \MuxY_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \RY|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[3] .is_wysiwyg = "true";
defparam \RY|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneiii_lcell_comb \r1|q[3]~feeder (
// Equation(s):
// \r1|q[3]~feeder_combout  = \RY|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [3]),
	.cin(gnd),
	.combout(\r1|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[3]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N29
cycloneiii_io_ibuf \mem_data_in[26]~input (
	.i(mem_data_in[26]),
	.ibar(gnd),
	.o(\mem_data_in[26]~input_o ));
// synopsys translate_off
defparam \mem_data_in[26]~input .bus_hold = "false";
defparam \mem_data_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneiii_lcell_comb \IR|q[26]~feeder (
// Equation(s):
// \IR|q[26]~feeder_combout  = \mem_data_in[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[26]~input_o ),
	.cin(gnd),
	.combout(\IR|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[26]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \IR|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[26] .is_wysiwyg = "true";
defparam \IR|q[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneiii_io_ibuf \mem_data_in[23]~input (
	.i(mem_data_in[23]),
	.ibar(gnd),
	.o(\mem_data_in[23]~input_o ));
// synopsys translate_off
defparam \mem_data_in[23]~input .bus_hold = "false";
defparam \mem_data_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \IR|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[23]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[23] .is_wysiwyg = "true";
defparam \IR|q[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneiii_io_ibuf \mem_data_in[25]~input (
	.i(mem_data_in[25]),
	.ibar(gnd),
	.o(\mem_data_in[25]~input_o ));
// synopsys translate_off
defparam \mem_data_in[25]~input .bus_hold = "false";
defparam \mem_data_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneiii_lcell_comb \IR|q[25]~feeder (
// Equation(s):
// \IR|q[25]~feeder_combout  = \mem_data_in[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[25]~input_o ),
	.cin(gnd),
	.combout(\IR|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[25]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \IR|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[25] .is_wysiwyg = "true";
defparam \IR|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneiii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\IR|q [24] & (!\IR|q [26] & (!\IR|q [23] & !\IR|q [25])))

	.dataa(\IR|q [24]),
	.datab(\IR|q [26]),
	.datac(\IR|q [23]),
	.datad(\IR|q [25]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneiii_lcell_comb \r1_write~0 (
// Equation(s):
// \r1_write~0_combout  = (\IR|q [22] & (\T5~q  & \Equal1~0_combout ))

	.dataa(\IR|q [22]),
	.datab(\T5~q ),
	.datac(gnd),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\r1_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \r1_write~0 .lut_mask = 16'h8800;
defparam \r1_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneiii_lcell_comb r1_write(
// Equation(s):
// \r1_write~combout  = (\r1_write~0_combout  & ((\RF_write~0_combout ) # (\Equal6~1_combout )))

	.dataa(\RF_write~0_combout ),
	.datab(\r1_write~0_combout ),
	.datac(gnd),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\r1_write~combout ),
	.cout());
// synopsys translate_off
defparam r1_write.lut_mask = 16'hCC88;
defparam r1_write.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \r1|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[3] .is_wysiwyg = "true";
defparam \r1|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cycloneiii_io_ibuf \mem_data_in[27]~input (
	.i(mem_data_in[27]),
	.ibar(gnd),
	.o(\mem_data_in[27]~input_o ));
// synopsys translate_off
defparam \mem_data_in[27]~input .bus_hold = "false";
defparam \mem_data_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneiii_lcell_comb \IR|q[27]~feeder (
// Equation(s):
// \IR|q[27]~feeder_combout  = \mem_data_in[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[27]~input_o ),
	.cin(gnd),
	.combout(\IR|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[27]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \IR|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[27] .is_wysiwyg = "true";
defparam \IR|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneiii_lcell_comb \regfile_A_out[3]~3 (
// Equation(s):
// \regfile_A_out[3]~3_combout  = (\Equal0~0_combout  & (\r1|q [3] & \IR|q [27]))

	.dataa(\Equal0~0_combout ),
	.datab(\r1|q [3]),
	.datac(gnd),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[3]~3 .lut_mask = 16'h8800;
defparam \regfile_A_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \RA|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[3] .is_wysiwyg = "true";
defparam \RA|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cycloneiii_io_ibuf \mem_data_in[9]~input (
	.i(mem_data_in[9]),
	.ibar(gnd),
	.o(\mem_data_in[9]~input_o ));
// synopsys translate_off
defparam \mem_data_in[9]~input .bus_hold = "false";
defparam \mem_data_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \IR|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[9]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[9] .is_wysiwyg = "true";
defparam \IR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneiii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\RA|q [3] & ((\IR|q [9] & (\Add0~5  & VCC)) # (!\IR|q [9] & (!\Add0~5 )))) # (!\RA|q [3] & ((\IR|q [9] & (!\Add0~5 )) # (!\IR|q [9] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\RA|q [3] & (!\IR|q [9] & !\Add0~5 )) # (!\RA|q [3] & ((!\Add0~5 ) # (!\IR|q [9]))))

	.dataa(\RA|q [3]),
	.datab(\IR|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneiii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Equal6~1_combout  & (((\Add0~6_combout )))) # (!\Equal6~1_combout  & (\IR|q [9] $ ((\RA|q [3]))))

	.dataa(\IR|q [9]),
	.datab(\Equal6~1_combout ),
	.datac(\RA|q [3]),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hDE12;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \RZ|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[3] .is_wysiwyg = "true";
defparam \RZ|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneiii_lcell_comb \PC|q[3]~38 (
// Equation(s):
// \PC|q[3]~38_combout  = (\MuxINC_out[3]~3_combout  & ((\PC|q [3] & (\PC|q[2]~37  & VCC)) # (!\PC|q [3] & (!\PC|q[2]~37 )))) # (!\MuxINC_out[3]~3_combout  & ((\PC|q [3] & (!\PC|q[2]~37 )) # (!\PC|q [3] & ((\PC|q[2]~37 ) # (GND)))))
// \PC|q[3]~39  = CARRY((\MuxINC_out[3]~3_combout  & (!\PC|q [3] & !\PC|q[2]~37 )) # (!\MuxINC_out[3]~3_combout  & ((!\PC|q[2]~37 ) # (!\PC|q [3]))))

	.dataa(\MuxINC_out[3]~3_combout ),
	.datab(\PC|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[2]~37 ),
	.combout(\PC|q[3]~38_combout ),
	.cout(\PC|q[3]~39 ));
// synopsys translate_off
defparam \PC|q[3]~38 .lut_mask = 16'h9617;
defparam \PC|q[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \PC|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[3]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[3] .is_wysiwyg = "true";
defparam \PC|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneiii_lcell_comb \MuxMA_out~3 (
// Equation(s):
// \MuxMA_out~3_combout  = (\T1~q  & (\RZ|q [3])) # (!\T1~q  & ((\PC|q [3])))

	.dataa(gnd),
	.datab(\RZ|q [3]),
	.datac(\PC|q [3]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~3 .lut_mask = 16'hCCF0;
defparam \MuxMA_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiii_io_ibuf \mem_data_in[4]~input (
	.i(mem_data_in[4]),
	.ibar(gnd),
	.o(\mem_data_in[4]~input_o ));
// synopsys translate_off
defparam \mem_data_in[4]~input .bus_hold = "false";
defparam \mem_data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneiii_lcell_comb \MuxY_out~4 (
// Equation(s):
// \MuxY_out~4_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[4]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [4]))))) # (!\IR|q [1] & (((\RZ|q [4]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[4]~input_o ),
	.datac(\RZ|q [4]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~4 .lut_mask = 16'hD8F0;
defparam \MuxY_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \RY|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[4] .is_wysiwyg = "true";
defparam \RY|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \r1|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [4]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[4] .is_wysiwyg = "true";
defparam \r1|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneiii_lcell_comb \regfile_A_out[4]~4 (
// Equation(s):
// \regfile_A_out[4]~4_combout  = (\Equal0~0_combout  & (\r1|q [4] & \IR|q [27]))

	.dataa(\Equal0~0_combout ),
	.datab(\r1|q [4]),
	.datac(gnd),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[4]~4 .lut_mask = 16'h8800;
defparam \regfile_A_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \RA|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[4]~4_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[4] .is_wysiwyg = "true";
defparam \RA|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneiii_io_ibuf \mem_data_in[10]~input (
	.i(mem_data_in[10]),
	.ibar(gnd),
	.o(\mem_data_in[10]~input_o ));
// synopsys translate_off
defparam \mem_data_in[10]~input .bus_hold = "false";
defparam \mem_data_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \IR|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[10]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[10] .is_wysiwyg = "true";
defparam \IR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneiii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\Equal6~1_combout  & (\Add0~8_combout )) # (!\Equal6~1_combout  & ((\RA|q [4] $ (\IR|q [10]))))

	.dataa(\Add0~8_combout ),
	.datab(\RA|q [4]),
	.datac(\IR|q [10]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hAA3C;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \RZ|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[4] .is_wysiwyg = "true";
defparam \RZ|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneiii_lcell_comb \PC|q[4]~40 (
// Equation(s):
// \PC|q[4]~40_combout  = ((\MuxINC_out[4]~4_combout  $ (\PC|q [4] $ (!\PC|q[3]~39 )))) # (GND)
// \PC|q[4]~41  = CARRY((\MuxINC_out[4]~4_combout  & ((\PC|q [4]) # (!\PC|q[3]~39 ))) # (!\MuxINC_out[4]~4_combout  & (\PC|q [4] & !\PC|q[3]~39 )))

	.dataa(\MuxINC_out[4]~4_combout ),
	.datab(\PC|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[3]~39 ),
	.combout(\PC|q[4]~40_combout ),
	.cout(\PC|q[4]~41 ));
// synopsys translate_off
defparam \PC|q[4]~40 .lut_mask = 16'h698E;
defparam \PC|q[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N9
dffeas \PC|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[4]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[4] .is_wysiwyg = "true";
defparam \PC|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneiii_lcell_comb \MuxMA_out~4 (
// Equation(s):
// \MuxMA_out~4_combout  = (\T1~q  & (\RZ|q [4])) # (!\T1~q  & ((\PC|q [4])))

	.dataa(\T1~q ),
	.datab(\RZ|q [4]),
	.datac(gnd),
	.datad(\PC|q [4]),
	.cin(gnd),
	.combout(\MuxMA_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~4 .lut_mask = 16'hDD88;
defparam \MuxMA_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N29
cycloneiii_io_ibuf \mem_data_in[11]~input (
	.i(mem_data_in[11]),
	.ibar(gnd),
	.o(\mem_data_in[11]~input_o ));
// synopsys translate_off
defparam \mem_data_in[11]~input .bus_hold = "false";
defparam \mem_data_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \IR|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[11]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[11] .is_wysiwyg = "true";
defparam \IR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneiii_lcell_comb \MuxY_out~5 (
// Equation(s):
// \MuxY_out~5_combout  = (\mem_write~1_combout  & ((\IR|q [1] & (\mem_data_in[5]~input_o )) # (!\IR|q [1] & ((\RZ|q [5]))))) # (!\mem_write~1_combout  & (((\RZ|q [5]))))

	.dataa(\mem_data_in[5]~input_o ),
	.datab(\RZ|q [5]),
	.datac(\mem_write~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~5 .lut_mask = 16'hACCC;
defparam \MuxY_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \RY|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[5] .is_wysiwyg = "true";
defparam \RY|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneiii_lcell_comb \r1|q[5]~feeder (
// Equation(s):
// \r1|q[5]~feeder_combout  = \RY|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [5]),
	.cin(gnd),
	.combout(\r1|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[5]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \r1|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[5] .is_wysiwyg = "true";
defparam \r1|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneiii_io_ibuf \mem_data_in[29]~input (
	.i(mem_data_in[29]),
	.ibar(gnd),
	.o(\mem_data_in[29]~input_o ));
// synopsys translate_off
defparam \mem_data_in[29]~input .bus_hold = "false";
defparam \mem_data_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneiii_lcell_comb \IR|q[29]~feeder (
// Equation(s):
// \IR|q[29]~feeder_combout  = \mem_data_in[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[29]~input_o ),
	.cin(gnd),
	.combout(\IR|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[29]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \IR|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[29] .is_wysiwyg = "true";
defparam \IR|q[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneiii_io_ibuf \mem_data_in[31]~input (
	.i(mem_data_in[31]),
	.ibar(gnd),
	.o(\mem_data_in[31]~input_o ));
// synopsys translate_off
defparam \mem_data_in[31]~input .bus_hold = "false";
defparam \mem_data_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \IR|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[31]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[31] .is_wysiwyg = "true";
defparam \IR|q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneiii_io_ibuf \mem_data_in[28]~input (
	.i(mem_data_in[28]),
	.ibar(gnd),
	.o(\mem_data_in[28]~input_o ));
// synopsys translate_off
defparam \mem_data_in[28]~input .bus_hold = "false";
defparam \mem_data_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \IR|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[28]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[28] .is_wysiwyg = "true";
defparam \IR|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneiii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\IR|q [30] & (!\IR|q [29] & (!\IR|q [31] & !\IR|q [28])))

	.dataa(\IR|q [30]),
	.datab(\IR|q [29]),
	.datac(\IR|q [31]),
	.datad(\IR|q [28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneiii_lcell_comb \regfile_A_out[5]~5 (
// Equation(s):
// \regfile_A_out[5]~5_combout  = (\r1|q [5] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(gnd),
	.datab(\r1|q [5]),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[5]~5 .lut_mask = 16'hC000;
defparam \regfile_A_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \RA|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[5]~5_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[5] .is_wysiwyg = "true";
defparam \RA|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneiii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\IR|q [11] & ((\RA|q [5] & (\Add0~9  & VCC)) # (!\RA|q [5] & (!\Add0~9 )))) # (!\IR|q [11] & ((\RA|q [5] & (!\Add0~9 )) # (!\RA|q [5] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((\IR|q [11] & (!\RA|q [5] & !\Add0~9 )) # (!\IR|q [11] & ((!\Add0~9 ) # (!\RA|q [5]))))

	.dataa(\IR|q [11]),
	.datab(\RA|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneiii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Equal6~1_combout  & (((\Add0~10_combout )))) # (!\Equal6~1_combout  & (\RA|q [5] $ ((\IR|q [11]))))

	.dataa(\RA|q [5]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [11]),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hDE12;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \RZ|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux26~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[5] .is_wysiwyg = "true";
defparam \RZ|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneiii_lcell_comb \MuxINC_out[5]~5 (
// Equation(s):
// \MuxINC_out[5]~5_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [11] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [11]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[5]~5 .lut_mask = 16'h4000;
defparam \MuxINC_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneiii_lcell_comb \PC|q[5]~42 (
// Equation(s):
// \PC|q[5]~42_combout  = (\PC|q [5] & ((\MuxINC_out[5]~5_combout  & (\PC|q[4]~41  & VCC)) # (!\MuxINC_out[5]~5_combout  & (!\PC|q[4]~41 )))) # (!\PC|q [5] & ((\MuxINC_out[5]~5_combout  & (!\PC|q[4]~41 )) # (!\MuxINC_out[5]~5_combout  & ((\PC|q[4]~41 ) # 
// (GND)))))
// \PC|q[5]~43  = CARRY((\PC|q [5] & (!\MuxINC_out[5]~5_combout  & !\PC|q[4]~41 )) # (!\PC|q [5] & ((!\PC|q[4]~41 ) # (!\MuxINC_out[5]~5_combout ))))

	.dataa(\PC|q [5]),
	.datab(\MuxINC_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[4]~41 ),
	.combout(\PC|q[5]~42_combout ),
	.cout(\PC|q[5]~43 ));
// synopsys translate_off
defparam \PC|q[5]~42 .lut_mask = 16'h9617;
defparam \PC|q[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N11
dffeas \PC|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[5]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[5] .is_wysiwyg = "true";
defparam \PC|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneiii_lcell_comb \MuxMA_out~5 (
// Equation(s):
// \MuxMA_out~5_combout  = (\T1~q  & (\RZ|q [5])) # (!\T1~q  & ((\PC|q [5])))

	.dataa(\T1~q ),
	.datab(\RZ|q [5]),
	.datac(\PC|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MuxMA_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~5 .lut_mask = 16'hD8D8;
defparam \MuxMA_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneiii_lcell_comb \regfile_A_out[6]~6 (
// Equation(s):
// \regfile_A_out[6]~6_combout  = (\r1|q [6] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [6]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[6]~6 .lut_mask = 16'hA000;
defparam \regfile_A_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \RA|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[6] .is_wysiwyg = "true";
defparam \RA|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneiii_io_ibuf \mem_data_in[12]~input (
	.i(mem_data_in[12]),
	.ibar(gnd),
	.o(\mem_data_in[12]~input_o ));
// synopsys translate_off
defparam \mem_data_in[12]~input .bus_hold = "false";
defparam \mem_data_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \IR|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[12]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[12] .is_wysiwyg = "true";
defparam \IR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneiii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\RA|q [6] $ (\IR|q [12] $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((\RA|q [6] & ((\IR|q [12]) # (!\Add0~11 ))) # (!\RA|q [6] & (\IR|q [12] & !\Add0~11 )))

	.dataa(\RA|q [6]),
	.datab(\IR|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneiii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Equal6~1_combout  & (((\Add0~12_combout )))) # (!\Equal6~1_combout  & (\RA|q [6] $ (((\IR|q [12])))))

	.dataa(\Equal6~1_combout ),
	.datab(\RA|q [6]),
	.datac(\Add0~12_combout ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hB1E4;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \RZ|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[6] .is_wysiwyg = "true";
defparam \RZ|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneiii_lcell_comb \MuxINC_out[6]~6 (
// Equation(s):
// \MuxINC_out[6]~6_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [12] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [12]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[6]~6 .lut_mask = 16'h4000;
defparam \MuxINC_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneiii_lcell_comb \PC|q[6]~44 (
// Equation(s):
// \PC|q[6]~44_combout  = ((\PC|q [6] $ (\MuxINC_out[6]~6_combout  $ (!\PC|q[5]~43 )))) # (GND)
// \PC|q[6]~45  = CARRY((\PC|q [6] & ((\MuxINC_out[6]~6_combout ) # (!\PC|q[5]~43 ))) # (!\PC|q [6] & (\MuxINC_out[6]~6_combout  & !\PC|q[5]~43 )))

	.dataa(\PC|q [6]),
	.datab(\MuxINC_out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[5]~43 ),
	.combout(\PC|q[6]~44_combout ),
	.cout(\PC|q[6]~45 ));
// synopsys translate_off
defparam \PC|q[6]~44 .lut_mask = 16'h698E;
defparam \PC|q[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \PC|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[6] .is_wysiwyg = "true";
defparam \PC|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneiii_lcell_comb \MuxMA_out~6 (
// Equation(s):
// \MuxMA_out~6_combout  = (\T1~q  & (\RZ|q [6])) # (!\T1~q  & ((\PC|q [6])))

	.dataa(\RZ|q [6]),
	.datab(\PC|q [6]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~6 .lut_mask = 16'hAACC;
defparam \MuxMA_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneiii_lcell_comb \PC|q[7]~46 (
// Equation(s):
// \PC|q[7]~46_combout  = (\MuxINC_out[7]~7_combout  & ((\PC|q [7] & (\PC|q[6]~45  & VCC)) # (!\PC|q [7] & (!\PC|q[6]~45 )))) # (!\MuxINC_out[7]~7_combout  & ((\PC|q [7] & (!\PC|q[6]~45 )) # (!\PC|q [7] & ((\PC|q[6]~45 ) # (GND)))))
// \PC|q[7]~47  = CARRY((\MuxINC_out[7]~7_combout  & (!\PC|q [7] & !\PC|q[6]~45 )) # (!\MuxINC_out[7]~7_combout  & ((!\PC|q[6]~45 ) # (!\PC|q [7]))))

	.dataa(\MuxINC_out[7]~7_combout ),
	.datab(\PC|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[6]~45 ),
	.combout(\PC|q[7]~46_combout ),
	.cout(\PC|q[7]~47 ));
// synopsys translate_off
defparam \PC|q[7]~46 .lut_mask = 16'h9617;
defparam \PC|q[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N15
dffeas \PC|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[7]~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[7] .is_wysiwyg = "true";
defparam \PC|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N1
cycloneiii_io_ibuf \mem_data_in[13]~input (
	.i(mem_data_in[13]),
	.ibar(gnd),
	.o(\mem_data_in[13]~input_o ));
// synopsys translate_off
defparam \mem_data_in[13]~input .bus_hold = "false";
defparam \mem_data_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \IR|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[13]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[13] .is_wysiwyg = "true";
defparam \IR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneiii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\RA|q [7] & ((\IR|q [13] & (\Add0~13  & VCC)) # (!\IR|q [13] & (!\Add0~13 )))) # (!\RA|q [7] & ((\IR|q [13] & (!\Add0~13 )) # (!\IR|q [13] & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((\RA|q [7] & (!\IR|q [13] & !\Add0~13 )) # (!\RA|q [7] & ((!\Add0~13 ) # (!\IR|q [13]))))

	.dataa(\RA|q [7]),
	.datab(\IR|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneiii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Equal6~1_combout  & (((\Add0~14_combout )))) # (!\Equal6~1_combout  & (\RA|q [7] $ ((\IR|q [13]))))

	.dataa(\RA|q [7]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [13]),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hDE12;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \RZ|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux24~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[7] .is_wysiwyg = "true";
defparam \RZ|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneiii_lcell_comb \MuxMA_out~7 (
// Equation(s):
// \MuxMA_out~7_combout  = (\T1~q  & ((\RZ|q [7]))) # (!\T1~q  & (\PC|q [7]))

	.dataa(\PC|q [7]),
	.datab(\RZ|q [7]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~7 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneiii_io_ibuf \mem_data_in[14]~input (
	.i(mem_data_in[14]),
	.ibar(gnd),
	.o(\mem_data_in[14]~input_o ));
// synopsys translate_off
defparam \mem_data_in[14]~input .bus_hold = "false";
defparam \mem_data_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \IR|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[14]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[14] .is_wysiwyg = "true";
defparam \IR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneiii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((\RA|q [8] $ (\IR|q [14] $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((\RA|q [8] & ((\IR|q [14]) # (!\Add0~15 ))) # (!\RA|q [8] & (\IR|q [14] & !\Add0~15 )))

	.dataa(\RA|q [8]),
	.datab(\IR|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneiii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\Equal6~1_combout  & (((\Add0~16_combout )))) # (!\Equal6~1_combout  & (\RA|q [8] $ ((\IR|q [14]))))

	.dataa(\RA|q [8]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [14]),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hDE12;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \RZ|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[8] .is_wysiwyg = "true";
defparam \RZ|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneiii_lcell_comb \MuxINC_out[8]~8 (
// Equation(s):
// \MuxINC_out[8]~8_combout  = (!\IR|q [0] & (\IR|q [14] & (\Equal6~0_combout  & \INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [14]),
	.datac(\Equal6~0_combout ),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[8]~8 .lut_mask = 16'h4000;
defparam \MuxINC_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneiii_lcell_comb \PC|q[8]~48 (
// Equation(s):
// \PC|q[8]~48_combout  = ((\PC|q [8] $ (\MuxINC_out[8]~8_combout  $ (!\PC|q[7]~47 )))) # (GND)
// \PC|q[8]~49  = CARRY((\PC|q [8] & ((\MuxINC_out[8]~8_combout ) # (!\PC|q[7]~47 ))) # (!\PC|q [8] & (\MuxINC_out[8]~8_combout  & !\PC|q[7]~47 )))

	.dataa(\PC|q [8]),
	.datab(\MuxINC_out[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[7]~47 ),
	.combout(\PC|q[8]~48_combout ),
	.cout(\PC|q[8]~49 ));
// synopsys translate_off
defparam \PC|q[8]~48 .lut_mask = 16'h698E;
defparam \PC|q[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \PC|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[8]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[8] .is_wysiwyg = "true";
defparam \PC|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneiii_lcell_comb \MuxMA_out~8 (
// Equation(s):
// \MuxMA_out~8_combout  = (\T1~q  & (\RZ|q [8])) # (!\T1~q  & ((\PC|q [8])))

	.dataa(gnd),
	.datab(\RZ|q [8]),
	.datac(\PC|q [8]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~8 .lut_mask = 16'hCCF0;
defparam \MuxMA_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cycloneiii_io_ibuf \mem_data_in[15]~input (
	.i(mem_data_in[15]),
	.ibar(gnd),
	.o(\mem_data_in[15]~input_o ));
// synopsys translate_off
defparam \mem_data_in[15]~input .bus_hold = "false";
defparam \mem_data_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \IR|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[15]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[15] .is_wysiwyg = "true";
defparam \IR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneiii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\RA|q [9] & ((\IR|q [15] & (\Add0~17  & VCC)) # (!\IR|q [15] & (!\Add0~17 )))) # (!\RA|q [9] & ((\IR|q [15] & (!\Add0~17 )) # (!\IR|q [15] & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((\RA|q [9] & (!\IR|q [15] & !\Add0~17 )) # (!\RA|q [9] & ((!\Add0~17 ) # (!\IR|q [15]))))

	.dataa(\RA|q [9]),
	.datab(\IR|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneiii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\Equal6~1_combout  & (((\Add0~18_combout )))) # (!\Equal6~1_combout  & (\RA|q [9] $ ((\IR|q [15]))))

	.dataa(\RA|q [9]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [15]),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hDE12;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \RZ|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux22~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[9] .is_wysiwyg = "true";
defparam \RZ|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneiii_lcell_comb \PC|q[9]~50 (
// Equation(s):
// \PC|q[9]~50_combout  = (\MuxINC_out[9]~9_combout  & ((\PC|q [9] & (\PC|q[8]~49  & VCC)) # (!\PC|q [9] & (!\PC|q[8]~49 )))) # (!\MuxINC_out[9]~9_combout  & ((\PC|q [9] & (!\PC|q[8]~49 )) # (!\PC|q [9] & ((\PC|q[8]~49 ) # (GND)))))
// \PC|q[9]~51  = CARRY((\MuxINC_out[9]~9_combout  & (!\PC|q [9] & !\PC|q[8]~49 )) # (!\MuxINC_out[9]~9_combout  & ((!\PC|q[8]~49 ) # (!\PC|q [9]))))

	.dataa(\MuxINC_out[9]~9_combout ),
	.datab(\PC|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[8]~49 ),
	.combout(\PC|q[9]~50_combout ),
	.cout(\PC|q[9]~51 ));
// synopsys translate_off
defparam \PC|q[9]~50 .lut_mask = 16'h9617;
defparam \PC|q[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N19
dffeas \PC|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[9]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[9] .is_wysiwyg = "true";
defparam \PC|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneiii_lcell_comb \MuxMA_out~9 (
// Equation(s):
// \MuxMA_out~9_combout  = (\T1~q  & (\RZ|q [9])) # (!\T1~q  & ((\PC|q [9])))

	.dataa(\T1~q ),
	.datab(gnd),
	.datac(\RZ|q [9]),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\MuxMA_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~9 .lut_mask = 16'hF5A0;
defparam \MuxMA_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cycloneiii_io_ibuf \mem_data_in[16]~input (
	.i(mem_data_in[16]),
	.ibar(gnd),
	.o(\mem_data_in[16]~input_o ));
// synopsys translate_off
defparam \mem_data_in[16]~input .bus_hold = "false";
defparam \mem_data_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \IR|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[16]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[16] .is_wysiwyg = "true";
defparam \IR|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneiii_lcell_comb \MuxINC_out[10]~10 (
// Equation(s):
// \MuxINC_out[10]~10_combout  = (!\IR|q [0] & (\IR|q [16] & (\Equal6~0_combout  & \INC_select~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\IR|q [16]),
	.datac(\Equal6~0_combout ),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[10]~10 .lut_mask = 16'h4000;
defparam \MuxINC_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneiii_lcell_comb \PC|q[10]~52 (
// Equation(s):
// \PC|q[10]~52_combout  = ((\PC|q [10] $ (\MuxINC_out[10]~10_combout  $ (!\PC|q[9]~51 )))) # (GND)
// \PC|q[10]~53  = CARRY((\PC|q [10] & ((\MuxINC_out[10]~10_combout ) # (!\PC|q[9]~51 ))) # (!\PC|q [10] & (\MuxINC_out[10]~10_combout  & !\PC|q[9]~51 )))

	.dataa(\PC|q [10]),
	.datab(\MuxINC_out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[9]~51 ),
	.combout(\PC|q[10]~52_combout ),
	.cout(\PC|q[10]~53 ));
// synopsys translate_off
defparam \PC|q[10]~52 .lut_mask = 16'h698E;
defparam \PC|q[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N21
dffeas \PC|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[10]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[10] .is_wysiwyg = "true";
defparam \PC|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneiii_lcell_comb \regfile_A_out[10]~10 (
// Equation(s):
// \regfile_A_out[10]~10_combout  = (\r1|q [10] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [10]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[10]~10 .lut_mask = 16'hA000;
defparam \regfile_A_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \RA|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[10] .is_wysiwyg = "true";
defparam \RA|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneiii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((\IR|q [16] $ (\RA|q [10] $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((\IR|q [16] & ((\RA|q [10]) # (!\Add0~19 ))) # (!\IR|q [16] & (\RA|q [10] & !\Add0~19 )))

	.dataa(\IR|q [16]),
	.datab(\RA|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneiii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Equal6~1_combout  & (((\Add0~20_combout )))) # (!\Equal6~1_combout  & (\RA|q [10] $ ((\IR|q [16]))))

	.dataa(\RA|q [10]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [16]),
	.datad(\Add0~20_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hDE12;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \RZ|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[10] .is_wysiwyg = "true";
defparam \RZ|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneiii_lcell_comb \MuxMA_out~10 (
// Equation(s):
// \MuxMA_out~10_combout  = (\T1~q  & ((\RZ|q [10]))) # (!\T1~q  & (\PC|q [10]))

	.dataa(\PC|q [10]),
	.datab(\RZ|q [10]),
	.datac(\T1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MuxMA_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~10 .lut_mask = 16'hCACA;
defparam \MuxMA_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneiii_lcell_comb \regfile_A_out[11]~11 (
// Equation(s):
// \regfile_A_out[11]~11_combout  = (\r1|q [11] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [11]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[11]~11 .lut_mask = 16'hA000;
defparam \regfile_A_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \RA|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[11] .is_wysiwyg = "true";
defparam \RA|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneiii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\IR|q [17] & ((\RA|q [11] & (\Add0~21  & VCC)) # (!\RA|q [11] & (!\Add0~21 )))) # (!\IR|q [17] & ((\RA|q [11] & (!\Add0~21 )) # (!\RA|q [11] & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((\IR|q [17] & (!\RA|q [11] & !\Add0~21 )) # (!\IR|q [17] & ((!\Add0~21 ) # (!\RA|q [11]))))

	.dataa(\IR|q [17]),
	.datab(\RA|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneiii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Equal6~1_combout  & (((\Add0~22_combout )))) # (!\Equal6~1_combout  & (\IR|q [17] $ ((\RA|q [11]))))

	.dataa(\IR|q [17]),
	.datab(\Equal6~1_combout ),
	.datac(\RA|q [11]),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hDE12;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \RZ|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[11] .is_wysiwyg = "true";
defparam \RZ|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneiii_lcell_comb \PC|q[11]~54 (
// Equation(s):
// \PC|q[11]~54_combout  = (\MuxINC_out[11]~11_combout  & ((\PC|q [11] & (\PC|q[10]~53  & VCC)) # (!\PC|q [11] & (!\PC|q[10]~53 )))) # (!\MuxINC_out[11]~11_combout  & ((\PC|q [11] & (!\PC|q[10]~53 )) # (!\PC|q [11] & ((\PC|q[10]~53 ) # (GND)))))
// \PC|q[11]~55  = CARRY((\MuxINC_out[11]~11_combout  & (!\PC|q [11] & !\PC|q[10]~53 )) # (!\MuxINC_out[11]~11_combout  & ((!\PC|q[10]~53 ) # (!\PC|q [11]))))

	.dataa(\MuxINC_out[11]~11_combout ),
	.datab(\PC|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[10]~53 ),
	.combout(\PC|q[11]~54_combout ),
	.cout(\PC|q[11]~55 ));
// synopsys translate_off
defparam \PC|q[11]~54 .lut_mask = 16'h9617;
defparam \PC|q[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N23
dffeas \PC|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[11]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[11] .is_wysiwyg = "true";
defparam \PC|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneiii_lcell_comb \MuxMA_out~11 (
// Equation(s):
// \MuxMA_out~11_combout  = (\T1~q  & (\RZ|q [11])) # (!\T1~q  & ((\PC|q [11])))

	.dataa(\T1~q ),
	.datab(\RZ|q [11]),
	.datac(gnd),
	.datad(\PC|q [11]),
	.cin(gnd),
	.combout(\MuxMA_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~11 .lut_mask = 16'hDD88;
defparam \MuxMA_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneiii_lcell_comb \PC|q[12]~56 (
// Equation(s):
// \PC|q[12]~56_combout  = ((\MuxINC_out[12]~12_combout  $ (\PC|q [12] $ (!\PC|q[11]~55 )))) # (GND)
// \PC|q[12]~57  = CARRY((\MuxINC_out[12]~12_combout  & ((\PC|q [12]) # (!\PC|q[11]~55 ))) # (!\MuxINC_out[12]~12_combout  & (\PC|q [12] & !\PC|q[11]~55 )))

	.dataa(\MuxINC_out[12]~12_combout ),
	.datab(\PC|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[11]~55 ),
	.combout(\PC|q[12]~56_combout ),
	.cout(\PC|q[12]~57 ));
// synopsys translate_off
defparam \PC|q[12]~56 .lut_mask = 16'h698E;
defparam \PC|q[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \PC|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[12]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[12] .is_wysiwyg = "true";
defparam \PC|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneiii_lcell_comb \MuxY_out~12 (
// Equation(s):
// \MuxY_out~12_combout  = (\mem_write~1_combout  & ((\IR|q [1] & (\mem_data_in[12]~input_o )) # (!\IR|q [1] & ((\RZ|q [12]))))) # (!\mem_write~1_combout  & (((\RZ|q [12]))))

	.dataa(\mem_data_in[12]~input_o ),
	.datab(\RZ|q [12]),
	.datac(\mem_write~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~12 .lut_mask = 16'hACCC;
defparam \MuxY_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \RY|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[12] .is_wysiwyg = "true";
defparam \RY|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneiii_lcell_comb \r1|q[12]~feeder (
// Equation(s):
// \r1|q[12]~feeder_combout  = \RY|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [12]),
	.cin(gnd),
	.combout(\r1|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[12]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \r1|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[12] .is_wysiwyg = "true";
defparam \r1|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneiii_lcell_comb \regfile_A_out[12]~12 (
// Equation(s):
// \regfile_A_out[12]~12_combout  = (\r1|q [12] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(gnd),
	.datab(\r1|q [12]),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[12]~12 .lut_mask = 16'hC000;
defparam \regfile_A_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \RA|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[12] .is_wysiwyg = "true";
defparam \RA|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneiii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\IR|q [18] $ (\RA|q [12] $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((\IR|q [18] & ((\RA|q [12]) # (!\Add0~23 ))) # (!\IR|q [18] & (\RA|q [12] & !\Add0~23 )))

	.dataa(\IR|q [18]),
	.datab(\RA|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneiii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Equal6~1_combout  & (((\Add0~24_combout )))) # (!\Equal6~1_combout  & (\IR|q [18] $ ((\RA|q [12]))))

	.dataa(\IR|q [18]),
	.datab(\RA|q [12]),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hF606;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \RZ|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[12] .is_wysiwyg = "true";
defparam \RZ|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneiii_lcell_comb \MuxMA_out~12 (
// Equation(s):
// \MuxMA_out~12_combout  = (\T1~q  & ((\RZ|q [12]))) # (!\T1~q  & (\PC|q [12]))

	.dataa(gnd),
	.datab(\T1~q ),
	.datac(\PC|q [12]),
	.datad(\RZ|q [12]),
	.cin(gnd),
	.combout(\MuxMA_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~12 .lut_mask = 16'hFC30;
defparam \MuxMA_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneiii_lcell_comb \MuxY_out~13 (
// Equation(s):
// \MuxY_out~13_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[13]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [13])))) # (!\IR|q [1] & (\RZ|q [13]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [13]),
	.datac(\mem_data_in[13]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~13 .lut_mask = 16'hE4CC;
defparam \MuxY_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \RY|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[13] .is_wysiwyg = "true";
defparam \RY|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneiii_lcell_comb \r1|q[13]~feeder (
// Equation(s):
// \r1|q[13]~feeder_combout  = \RY|q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [13]),
	.cin(gnd),
	.combout(\r1|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[13]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \r1|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[13] .is_wysiwyg = "true";
defparam \r1|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneiii_lcell_comb \regfile_A_out[13]~13 (
// Equation(s):
// \regfile_A_out[13]~13_combout  = (\r1|q [13] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [13]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[13]~13 .lut_mask = 16'hC000;
defparam \regfile_A_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \RA|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[13] .is_wysiwyg = "true";
defparam \RA|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \mem_data_in[19]~input (
	.i(mem_data_in[19]),
	.ibar(gnd),
	.o(\mem_data_in[19]~input_o ));
// synopsys translate_off
defparam \mem_data_in[19]~input .bus_hold = "false";
defparam \mem_data_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \IR|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[19]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[19] .is_wysiwyg = "true";
defparam \IR|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneiii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\RA|q [13] & ((\IR|q [19] & (\Add0~25  & VCC)) # (!\IR|q [19] & (!\Add0~25 )))) # (!\RA|q [13] & ((\IR|q [19] & (!\Add0~25 )) # (!\IR|q [19] & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((\RA|q [13] & (!\IR|q [19] & !\Add0~25 )) # (!\RA|q [13] & ((!\Add0~25 ) # (!\IR|q [19]))))

	.dataa(\RA|q [13]),
	.datab(\IR|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneiii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Equal6~1_combout  & (((\Add0~26_combout )))) # (!\Equal6~1_combout  & (\IR|q [19] $ ((\RA|q [13]))))

	.dataa(\IR|q [19]),
	.datab(\Equal6~1_combout ),
	.datac(\RA|q [13]),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hDE12;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \RZ|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[13] .is_wysiwyg = "true";
defparam \RZ|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneiii_lcell_comb \MuxINC_out[13]~13 (
// Equation(s):
// \MuxINC_out[13]~13_combout  = (\Equal6~0_combout  & (!\IR|q [0] & (\IR|q [19] & \INC_select~0_combout )))

	.dataa(\Equal6~0_combout ),
	.datab(\IR|q [0]),
	.datac(\IR|q [19]),
	.datad(\INC_select~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[13]~13 .lut_mask = 16'h2000;
defparam \MuxINC_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneiii_lcell_comb \PC|q[13]~58 (
// Equation(s):
// \PC|q[13]~58_combout  = (\PC|q [13] & ((\MuxINC_out[13]~13_combout  & (\PC|q[12]~57  & VCC)) # (!\MuxINC_out[13]~13_combout  & (!\PC|q[12]~57 )))) # (!\PC|q [13] & ((\MuxINC_out[13]~13_combout  & (!\PC|q[12]~57 )) # (!\MuxINC_out[13]~13_combout  & 
// ((\PC|q[12]~57 ) # (GND)))))
// \PC|q[13]~59  = CARRY((\PC|q [13] & (!\MuxINC_out[13]~13_combout  & !\PC|q[12]~57 )) # (!\PC|q [13] & ((!\PC|q[12]~57 ) # (!\MuxINC_out[13]~13_combout ))))

	.dataa(\PC|q [13]),
	.datab(\MuxINC_out[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[12]~57 ),
	.combout(\PC|q[13]~58_combout ),
	.cout(\PC|q[13]~59 ));
// synopsys translate_off
defparam \PC|q[13]~58 .lut_mask = 16'h9617;
defparam \PC|q[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N27
dffeas \PC|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[13]~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[13] .is_wysiwyg = "true";
defparam \PC|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneiii_lcell_comb \MuxMA_out~13 (
// Equation(s):
// \MuxMA_out~13_combout  = (\T1~q  & (\RZ|q [13])) # (!\T1~q  & ((\PC|q [13])))

	.dataa(gnd),
	.datab(\RZ|q [13]),
	.datac(\PC|q [13]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~13 .lut_mask = 16'hCCF0;
defparam \MuxMA_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneiii_io_ibuf \mem_data_in[20]~input (
	.i(mem_data_in[20]),
	.ibar(gnd),
	.o(\mem_data_in[20]~input_o ));
// synopsys translate_off
defparam \mem_data_in[20]~input .bus_hold = "false";
defparam \mem_data_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \IR|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[20]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[20] .is_wysiwyg = "true";
defparam \IR|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneiii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = ((\RA|q [14] $ (\IR|q [20] $ (!\Add0~27 )))) # (GND)
// \Add0~29  = CARRY((\RA|q [14] & ((\IR|q [20]) # (!\Add0~27 ))) # (!\RA|q [14] & (\IR|q [20] & !\Add0~27 )))

	.dataa(\RA|q [14]),
	.datab(\IR|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h698E;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneiii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Equal6~1_combout  & (((\Add0~28_combout )))) # (!\Equal6~1_combout  & (\RA|q [14] $ ((\IR|q [20]))))

	.dataa(\RA|q [14]),
	.datab(\Equal6~1_combout ),
	.datac(\IR|q [20]),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hDE12;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \RZ|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[14] .is_wysiwyg = "true";
defparam \RZ|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneiii_lcell_comb \PC|q[14]~60 (
// Equation(s):
// \PC|q[14]~60_combout  = ((\MuxINC_out[14]~14_combout  $ (\PC|q [14] $ (!\PC|q[13]~59 )))) # (GND)
// \PC|q[14]~61  = CARRY((\MuxINC_out[14]~14_combout  & ((\PC|q [14]) # (!\PC|q[13]~59 ))) # (!\MuxINC_out[14]~14_combout  & (\PC|q [14] & !\PC|q[13]~59 )))

	.dataa(\MuxINC_out[14]~14_combout ),
	.datab(\PC|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[13]~59 ),
	.combout(\PC|q[14]~60_combout ),
	.cout(\PC|q[14]~61 ));
// synopsys translate_off
defparam \PC|q[14]~60 .lut_mask = 16'h698E;
defparam \PC|q[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \PC|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[14]~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[14] .is_wysiwyg = "true";
defparam \PC|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneiii_lcell_comb \MuxMA_out~14 (
// Equation(s):
// \MuxMA_out~14_combout  = (\T1~q  & (\RZ|q [14])) # (!\T1~q  & ((\PC|q [14])))

	.dataa(\RZ|q [14]),
	.datab(\PC|q [14]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~14 .lut_mask = 16'hAACC;
defparam \MuxMA_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneiii_io_ibuf \mem_data_in[21]~input (
	.i(mem_data_in[21]),
	.ibar(gnd),
	.o(\mem_data_in[21]~input_o ));
// synopsys translate_off
defparam \mem_data_in[21]~input .bus_hold = "false";
defparam \mem_data_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \IR|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[21]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[21] .is_wysiwyg = "true";
defparam \IR|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneiii_lcell_comb \MuxINC_out[31]~15 (
// Equation(s):
// \MuxINC_out[31]~15_combout  = (!\IR|q [0] & (\INC_select~0_combout  & (\IR|q [21] & \Equal6~0_combout )))

	.dataa(\IR|q [0]),
	.datab(\INC_select~0_combout ),
	.datac(\IR|q [21]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[31]~15 .lut_mask = 16'h4000;
defparam \MuxINC_out[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneiii_lcell_comb \PC|q[15]~62 (
// Equation(s):
// \PC|q[15]~62_combout  = (\PC|q [15] & ((\MuxINC_out[31]~15_combout  & (\PC|q[14]~61  & VCC)) # (!\MuxINC_out[31]~15_combout  & (!\PC|q[14]~61 )))) # (!\PC|q [15] & ((\MuxINC_out[31]~15_combout  & (!\PC|q[14]~61 )) # (!\MuxINC_out[31]~15_combout  & 
// ((\PC|q[14]~61 ) # (GND)))))
// \PC|q[15]~63  = CARRY((\PC|q [15] & (!\MuxINC_out[31]~15_combout  & !\PC|q[14]~61 )) # (!\PC|q [15] & ((!\PC|q[14]~61 ) # (!\MuxINC_out[31]~15_combout ))))

	.dataa(\PC|q [15]),
	.datab(\MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[14]~61 ),
	.combout(\PC|q[15]~62_combout ),
	.cout(\PC|q[15]~63 ));
// synopsys translate_off
defparam \PC|q[15]~62 .lut_mask = 16'h9617;
defparam \PC|q[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \PC|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[15]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[15] .is_wysiwyg = "true";
defparam \PC|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneiii_lcell_comb \regfile_A_out[15]~15 (
// Equation(s):
// \regfile_A_out[15]~15_combout  = (\r1|q [15] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(\r1|q [15]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[15]~15 .lut_mask = 16'h8800;
defparam \regfile_A_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneiii_lcell_comb \RA|q[15]~feeder (
// Equation(s):
// \RA|q[15]~feeder_combout  = \regfile_A_out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile_A_out[15]~15_combout ),
	.cin(gnd),
	.combout(\RA|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RA|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RA|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \RA|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[15] .is_wysiwyg = "true";
defparam \RA|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneiii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Equal6~1_combout  & (\Add0~30_combout )) # (!\Equal6~1_combout  & ((\RA|q [15] $ (\IR|q [21]))))

	.dataa(\Add0~30_combout ),
	.datab(\RA|q [15]),
	.datac(\Equal6~1_combout ),
	.datad(\IR|q [21]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hA3AC;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \RZ|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[15] .is_wysiwyg = "true";
defparam \RZ|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneiii_lcell_comb \MuxMA_out~15 (
// Equation(s):
// \MuxMA_out~15_combout  = (\T1~q  & ((\RZ|q [15]))) # (!\T1~q  & (\PC|q [15]))

	.dataa(\PC|q [15]),
	.datab(\RZ|q [15]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~15 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneiii_lcell_comb \PC|q[16]~64 (
// Equation(s):
// \PC|q[16]~64_combout  = ((\MuxINC_out[31]~16_combout  $ (\PC|q [16] $ (!\PC|q[15]~63 )))) # (GND)
// \PC|q[16]~65  = CARRY((\MuxINC_out[31]~16_combout  & ((\PC|q [16]) # (!\PC|q[15]~63 ))) # (!\MuxINC_out[31]~16_combout  & (\PC|q [16] & !\PC|q[15]~63 )))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[15]~63 ),
	.combout(\PC|q[16]~64_combout ),
	.cout(\PC|q[16]~65 ));
// synopsys translate_off
defparam \PC|q[16]~64 .lut_mask = 16'h698E;
defparam \PC|q[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \PC|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[16]~64_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[16] .is_wysiwyg = "true";
defparam \PC|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneiii_lcell_comb \MuxY_out~16 (
// Equation(s):
// \MuxY_out~16_combout  = (\mem_write~1_combout  & ((\IR|q [1] & (\mem_data_in[16]~input_o )) # (!\IR|q [1] & ((\RZ|q [16]))))) # (!\mem_write~1_combout  & (((\RZ|q [16]))))

	.dataa(\mem_data_in[16]~input_o ),
	.datab(\RZ|q [16]),
	.datac(\mem_write~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~16 .lut_mask = 16'hACCC;
defparam \MuxY_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \RY|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[16] .is_wysiwyg = "true";
defparam \RY|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneiii_lcell_comb \r1|q[16]~feeder (
// Equation(s):
// \r1|q[16]~feeder_combout  = \RY|q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [16]),
	.cin(gnd),
	.combout(\r1|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[16]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \r1|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[16] .is_wysiwyg = "true";
defparam \r1|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneiii_lcell_comb \regfile_A_out[16]~16 (
// Equation(s):
// \regfile_A_out[16]~16_combout  = (\r1|q [16] & (\Equal0~0_combout  & \IR|q [27]))

	.dataa(gnd),
	.datab(\r1|q [16]),
	.datac(\Equal0~0_combout ),
	.datad(\IR|q [27]),
	.cin(gnd),
	.combout(\regfile_A_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[16]~16 .lut_mask = 16'hC000;
defparam \regfile_A_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N31
dffeas \RA|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[16]~16_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[16] .is_wysiwyg = "true";
defparam \RA|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \IR|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_data_in[4]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[4] .is_wysiwyg = "true";
defparam \IR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneiii_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (\IR|q [2] & (\IR|q [3] & (\IR|q [4] & !\IR|q [5])))

	.dataa(\IR|q [2]),
	.datab(\IR|q [3]),
	.datac(\IR|q [4]),
	.datad(\IR|q [5]),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'h0080;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneiii_lcell_comb \imm32[31]~0 (
// Equation(s):
// \imm32[31]~0_combout  = (\IR|q [21] & ((\IR|q [0]) # ((\IR|q [1]) # (!\Equal10~0_combout ))))

	.dataa(\IR|q [0]),
	.datab(\IR|q [21]),
	.datac(\IR|q [1]),
	.datad(\Equal10~0_combout ),
	.cin(gnd),
	.combout(\imm32[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \imm32[31]~0 .lut_mask = 16'hC8CC;
defparam \imm32[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneiii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = ((\RA|q [16] $ (\imm32[31]~0_combout  $ (!\Add0~31 )))) # (GND)
// \Add0~33  = CARRY((\RA|q [16] & ((\imm32[31]~0_combout ) # (!\Add0~31 ))) # (!\RA|q [16] & (\imm32[31]~0_combout  & !\Add0~31 )))

	.dataa(\RA|q [16]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h698E;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneiii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Equal6~1_combout  & (((\Add0~32_combout )))) # (!\Equal6~1_combout  & (\RA|q [16] $ (((\imm32[31]~0_combout )))))

	.dataa(\Equal6~1_combout ),
	.datab(\RA|q [16]),
	.datac(\Add0~32_combout ),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hB1E4;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \RZ|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[16] .is_wysiwyg = "true";
defparam \RZ|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneiii_lcell_comb \MuxMA_out~16 (
// Equation(s):
// \MuxMA_out~16_combout  = (\T1~q  & ((\RZ|q [16]))) # (!\T1~q  & (\PC|q [16]))

	.dataa(\PC|q [16]),
	.datab(\RZ|q [16]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~16 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneiii_io_ibuf \mem_data_in[17]~input (
	.i(mem_data_in[17]),
	.ibar(gnd),
	.o(\mem_data_in[17]~input_o ));
// synopsys translate_off
defparam \mem_data_in[17]~input .bus_hold = "false";
defparam \mem_data_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneiii_lcell_comb \MuxY_out~17 (
// Equation(s):
// \MuxY_out~17_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[17]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [17]))))) # (!\IR|q [1] & (((\RZ|q [17]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[17]~input_o ),
	.datac(\RZ|q [17]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~17 .lut_mask = 16'hD8F0;
defparam \MuxY_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \RY|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[17] .is_wysiwyg = "true";
defparam \RY|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneiii_lcell_comb \r1|q[17]~feeder (
// Equation(s):
// \r1|q[17]~feeder_combout  = \RY|q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [17]),
	.cin(gnd),
	.combout(\r1|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[17]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \r1|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[17] .is_wysiwyg = "true";
defparam \r1|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneiii_lcell_comb \regfile_A_out[17]~17 (
// Equation(s):
// \regfile_A_out[17]~17_combout  = (\Equal0~0_combout  & (\IR|q [27] & \r1|q [17]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\IR|q [27]),
	.datad(\r1|q [17]),
	.cin(gnd),
	.combout(\regfile_A_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[17]~17 .lut_mask = 16'hC000;
defparam \regfile_A_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \RA|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[17]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[17] .is_wysiwyg = "true";
defparam \RA|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneiii_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\RA|q [17] & ((\imm32[31]~0_combout  & (\Add0~33  & VCC)) # (!\imm32[31]~0_combout  & (!\Add0~33 )))) # (!\RA|q [17] & ((\imm32[31]~0_combout  & (!\Add0~33 )) # (!\imm32[31]~0_combout  & ((\Add0~33 ) # (GND)))))
// \Add0~35  = CARRY((\RA|q [17] & (!\imm32[31]~0_combout  & !\Add0~33 )) # (!\RA|q [17] & ((!\Add0~33 ) # (!\imm32[31]~0_combout ))))

	.dataa(\RA|q [17]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneiii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Equal6~1_combout  & (((\Add0~34_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ ((\RA|q [17]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [17]),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~34_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hF606;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \RZ|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[17] .is_wysiwyg = "true";
defparam \RZ|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneiii_lcell_comb \PC|q[17]~66 (
// Equation(s):
// \PC|q[17]~66_combout  = (\MuxINC_out[31]~16_combout  & ((\PC|q [17] & (\PC|q[16]~65  & VCC)) # (!\PC|q [17] & (!\PC|q[16]~65 )))) # (!\MuxINC_out[31]~16_combout  & ((\PC|q [17] & (!\PC|q[16]~65 )) # (!\PC|q [17] & ((\PC|q[16]~65 ) # (GND)))))
// \PC|q[17]~67  = CARRY((\MuxINC_out[31]~16_combout  & (!\PC|q [17] & !\PC|q[16]~65 )) # (!\MuxINC_out[31]~16_combout  & ((!\PC|q[16]~65 ) # (!\PC|q [17]))))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[16]~65 ),
	.combout(\PC|q[17]~66_combout ),
	.cout(\PC|q[17]~67 ));
// synopsys translate_off
defparam \PC|q[17]~66 .lut_mask = 16'h9617;
defparam \PC|q[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \PC|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[17]~66_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[17] .is_wysiwyg = "true";
defparam \PC|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneiii_lcell_comb \MuxMA_out~17 (
// Equation(s):
// \MuxMA_out~17_combout  = (\T1~q  & (\RZ|q [17])) # (!\T1~q  & ((\PC|q [17])))

	.dataa(\RZ|q [17]),
	.datab(\PC|q [17]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~17 .lut_mask = 16'hAACC;
defparam \MuxMA_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneiii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((\RA|q [18] $ (\imm32[31]~0_combout  $ (!\Add0~35 )))) # (GND)
// \Add0~37  = CARRY((\RA|q [18] & ((\imm32[31]~0_combout ) # (!\Add0~35 ))) # (!\RA|q [18] & (\imm32[31]~0_combout  & !\Add0~35 )))

	.dataa(\RA|q [18]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneiii_lcell_comb \MuxY_out~18 (
// Equation(s):
// \MuxY_out~18_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[18]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [18]))))) # (!\IR|q [1] & (((\RZ|q [18]))))

	.dataa(\mem_data_in[18]~input_o ),
	.datab(\RZ|q [18]),
	.datac(\IR|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~18 .lut_mask = 16'hACCC;
defparam \MuxY_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \RY|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[18] .is_wysiwyg = "true";
defparam \RY|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \r1|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [18]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[18] .is_wysiwyg = "true";
defparam \r1|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneiii_lcell_comb \regfile_A_out[18]~18 (
// Equation(s):
// \regfile_A_out[18]~18_combout  = (\r1|q [18] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [18]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[18]~18 .lut_mask = 16'hC000;
defparam \regfile_A_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \RA|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regfile_A_out[18]~18_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[18] .is_wysiwyg = "true";
defparam \RA|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneiii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Equal6~1_combout  & (((\Add0~36_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ (((\RA|q [18])))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\Add0~36_combout ),
	.datad(\RA|q [18]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hD1E2;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \RZ|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[18] .is_wysiwyg = "true";
defparam \RZ|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneiii_lcell_comb \PC|q[18]~68 (
// Equation(s):
// \PC|q[18]~68_combout  = ((\MuxINC_out[31]~16_combout  $ (\PC|q [18] $ (!\PC|q[17]~67 )))) # (GND)
// \PC|q[18]~69  = CARRY((\MuxINC_out[31]~16_combout  & ((\PC|q [18]) # (!\PC|q[17]~67 ))) # (!\MuxINC_out[31]~16_combout  & (\PC|q [18] & !\PC|q[17]~67 )))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[17]~67 ),
	.combout(\PC|q[18]~68_combout ),
	.cout(\PC|q[18]~69 ));
// synopsys translate_off
defparam \PC|q[18]~68 .lut_mask = 16'h698E;
defparam \PC|q[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \PC|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[18]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[18] .is_wysiwyg = "true";
defparam \PC|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneiii_lcell_comb \MuxMA_out~18 (
// Equation(s):
// \MuxMA_out~18_combout  = (\T1~q  & (\RZ|q [18])) # (!\T1~q  & ((\PC|q [18])))

	.dataa(gnd),
	.datab(\RZ|q [18]),
	.datac(\T1~q ),
	.datad(\PC|q [18]),
	.cin(gnd),
	.combout(\MuxMA_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~18 .lut_mask = 16'hCFC0;
defparam \MuxMA_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneiii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\RA|q [19] & ((\imm32[31]~0_combout  & (\Add0~37  & VCC)) # (!\imm32[31]~0_combout  & (!\Add0~37 )))) # (!\RA|q [19] & ((\imm32[31]~0_combout  & (!\Add0~37 )) # (!\imm32[31]~0_combout  & ((\Add0~37 ) # (GND)))))
// \Add0~39  = CARRY((\RA|q [19] & (!\imm32[31]~0_combout  & !\Add0~37 )) # (!\RA|q [19] & ((!\Add0~37 ) # (!\imm32[31]~0_combout ))))

	.dataa(\RA|q [19]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h9617;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneiii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Equal6~1_combout  & (((\Add0~38_combout )))) # (!\Equal6~1_combout  & (\RA|q [19] $ (((\imm32[31]~0_combout )))))

	.dataa(\RA|q [19]),
	.datab(\Equal6~1_combout ),
	.datac(\Add0~38_combout ),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hD1E2;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \RZ|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[19] .is_wysiwyg = "true";
defparam \RZ|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneiii_lcell_comb \PC|q[19]~70 (
// Equation(s):
// \PC|q[19]~70_combout  = (\MuxINC_out[31]~16_combout  & ((\PC|q [19] & (\PC|q[18]~69  & VCC)) # (!\PC|q [19] & (!\PC|q[18]~69 )))) # (!\MuxINC_out[31]~16_combout  & ((\PC|q [19] & (!\PC|q[18]~69 )) # (!\PC|q [19] & ((\PC|q[18]~69 ) # (GND)))))
// \PC|q[19]~71  = CARRY((\MuxINC_out[31]~16_combout  & (!\PC|q [19] & !\PC|q[18]~69 )) # (!\MuxINC_out[31]~16_combout  & ((!\PC|q[18]~69 ) # (!\PC|q [19]))))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[18]~69 ),
	.combout(\PC|q[19]~70_combout ),
	.cout(\PC|q[19]~71 ));
// synopsys translate_off
defparam \PC|q[19]~70 .lut_mask = 16'h9617;
defparam \PC|q[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \PC|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[19]~70_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[19] .is_wysiwyg = "true";
defparam \PC|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneiii_lcell_comb \MuxMA_out~19 (
// Equation(s):
// \MuxMA_out~19_combout  = (\T1~q  & (\RZ|q [19])) # (!\T1~q  & ((\PC|q [19])))

	.dataa(gnd),
	.datab(\RZ|q [19]),
	.datac(\T1~q ),
	.datad(\PC|q [19]),
	.cin(gnd),
	.combout(\MuxMA_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~19 .lut_mask = 16'hCFC0;
defparam \MuxMA_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneiii_lcell_comb \PC|q[20]~72 (
// Equation(s):
// \PC|q[20]~72_combout  = ((\MuxINC_out[31]~16_combout  $ (\PC|q [20] $ (!\PC|q[19]~71 )))) # (GND)
// \PC|q[20]~73  = CARRY((\MuxINC_out[31]~16_combout  & ((\PC|q [20]) # (!\PC|q[19]~71 ))) # (!\MuxINC_out[31]~16_combout  & (\PC|q [20] & !\PC|q[19]~71 )))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[19]~71 ),
	.combout(\PC|q[20]~72_combout ),
	.cout(\PC|q[20]~73 ));
// synopsys translate_off
defparam \PC|q[20]~72 .lut_mask = 16'h698E;
defparam \PC|q[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \PC|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[20]~72_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[20] .is_wysiwyg = "true";
defparam \PC|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneiii_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((\RA|q [20] $ (\imm32[31]~0_combout  $ (!\Add0~39 )))) # (GND)
// \Add0~41  = CARRY((\RA|q [20] & ((\imm32[31]~0_combout ) # (!\Add0~39 ))) # (!\RA|q [20] & (\imm32[31]~0_combout  & !\Add0~39 )))

	.dataa(\RA|q [20]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h698E;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneiii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Equal6~1_combout  & (((\Add0~40_combout )))) # (!\Equal6~1_combout  & (\RA|q [20] $ ((\imm32[31]~0_combout ))))

	.dataa(\RA|q [20]),
	.datab(\imm32[31]~0_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~40_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hF606;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \RZ|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[20] .is_wysiwyg = "true";
defparam \RZ|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneiii_lcell_comb \MuxMA_out~20 (
// Equation(s):
// \MuxMA_out~20_combout  = (\T1~q  & ((\RZ|q [20]))) # (!\T1~q  & (\PC|q [20]))

	.dataa(\PC|q [20]),
	.datab(\RZ|q [20]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~20 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneiii_lcell_comb \PC|q[21]~74 (
// Equation(s):
// \PC|q[21]~74_combout  = (\MuxINC_out[31]~16_combout  & ((\PC|q [21] & (\PC|q[20]~73  & VCC)) # (!\PC|q [21] & (!\PC|q[20]~73 )))) # (!\MuxINC_out[31]~16_combout  & ((\PC|q [21] & (!\PC|q[20]~73 )) # (!\PC|q [21] & ((\PC|q[20]~73 ) # (GND)))))
// \PC|q[21]~75  = CARRY((\MuxINC_out[31]~16_combout  & (!\PC|q [21] & !\PC|q[20]~73 )) # (!\MuxINC_out[31]~16_combout  & ((!\PC|q[20]~73 ) # (!\PC|q [21]))))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[20]~73 ),
	.combout(\PC|q[21]~74_combout ),
	.cout(\PC|q[21]~75 ));
// synopsys translate_off
defparam \PC|q[21]~74 .lut_mask = 16'h9617;
defparam \PC|q[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \PC|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[21]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[21] .is_wysiwyg = "true";
defparam \PC|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneiii_lcell_comb \MuxY_out~21 (
// Equation(s):
// \MuxY_out~21_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[21]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [21]))))) # (!\IR|q [1] & (((\RZ|q [21]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[21]~input_o ),
	.datac(\mem_write~1_combout ),
	.datad(\RZ|q [21]),
	.cin(gnd),
	.combout(\MuxY_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~21 .lut_mask = 16'hDF80;
defparam \MuxY_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \RY|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[21] .is_wysiwyg = "true";
defparam \RY|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneiii_lcell_comb \r1|q[21]~feeder (
// Equation(s):
// \r1|q[21]~feeder_combout  = \RY|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [21]),
	.cin(gnd),
	.combout(\r1|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[21]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \r1|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[21] .is_wysiwyg = "true";
defparam \r1|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneiii_lcell_comb \regfile_A_out[21]~21 (
// Equation(s):
// \regfile_A_out[21]~21_combout  = (\r1|q [21] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [21]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[21]~21 .lut_mask = 16'hC000;
defparam \regfile_A_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \RA|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[21]~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[21] .is_wysiwyg = "true";
defparam \RA|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneiii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\RA|q [21] & ((\imm32[31]~0_combout  & (\Add0~41  & VCC)) # (!\imm32[31]~0_combout  & (!\Add0~41 )))) # (!\RA|q [21] & ((\imm32[31]~0_combout  & (!\Add0~41 )) # (!\imm32[31]~0_combout  & ((\Add0~41 ) # (GND)))))
// \Add0~43  = CARRY((\RA|q [21] & (!\imm32[31]~0_combout  & !\Add0~41 )) # (!\RA|q [21] & ((!\Add0~41 ) # (!\imm32[31]~0_combout ))))

	.dataa(\RA|q [21]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneiii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Equal6~1_combout  & (((\Add0~42_combout )))) # (!\Equal6~1_combout  & (\RA|q [21] $ (((\imm32[31]~0_combout )))))

	.dataa(\Equal6~1_combout ),
	.datab(\RA|q [21]),
	.datac(\Add0~42_combout ),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hB1E4;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \RZ|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[21] .is_wysiwyg = "true";
defparam \RZ|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneiii_lcell_comb \MuxMA_out~21 (
// Equation(s):
// \MuxMA_out~21_combout  = (\T1~q  & ((\RZ|q [21]))) # (!\T1~q  & (\PC|q [21]))

	.dataa(\T1~q ),
	.datab(\PC|q [21]),
	.datac(gnd),
	.datad(\RZ|q [21]),
	.cin(gnd),
	.combout(\MuxMA_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~21 .lut_mask = 16'hEE44;
defparam \MuxMA_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneiii_lcell_comb \PC|q[22]~76 (
// Equation(s):
// \PC|q[22]~76_combout  = ((\MuxINC_out[31]~16_combout  $ (\PC|q [22] $ (!\PC|q[21]~75 )))) # (GND)
// \PC|q[22]~77  = CARRY((\MuxINC_out[31]~16_combout  & ((\PC|q [22]) # (!\PC|q[21]~75 ))) # (!\MuxINC_out[31]~16_combout  & (\PC|q [22] & !\PC|q[21]~75 )))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[21]~75 ),
	.combout(\PC|q[22]~76_combout ),
	.cout(\PC|q[22]~77 ));
// synopsys translate_off
defparam \PC|q[22]~76 .lut_mask = 16'h698E;
defparam \PC|q[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \PC|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[22]~76_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[22] .is_wysiwyg = "true";
defparam \PC|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneiii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = ((\RA|q [22] $ (\imm32[31]~0_combout  $ (!\Add0~43 )))) # (GND)
// \Add0~45  = CARRY((\RA|q [22] & ((\imm32[31]~0_combout ) # (!\Add0~43 ))) # (!\RA|q [22] & (\imm32[31]~0_combout  & !\Add0~43 )))

	.dataa(\RA|q [22]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h698E;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneiii_io_ibuf \mem_data_in[22]~input (
	.i(mem_data_in[22]),
	.ibar(gnd),
	.o(\mem_data_in[22]~input_o ));
// synopsys translate_off
defparam \mem_data_in[22]~input .bus_hold = "false";
defparam \mem_data_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneiii_lcell_comb \MuxY_out~22 (
// Equation(s):
// \MuxY_out~22_combout  = (\mem_write~1_combout  & ((\IR|q [1] & ((\mem_data_in[22]~input_o ))) # (!\IR|q [1] & (\RZ|q [22])))) # (!\mem_write~1_combout  & (\RZ|q [22]))

	.dataa(\RZ|q [22]),
	.datab(\mem_data_in[22]~input_o ),
	.datac(\mem_write~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\MuxY_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~22 .lut_mask = 16'hCAAA;
defparam \MuxY_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \RY|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[22] .is_wysiwyg = "true";
defparam \RY|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneiii_lcell_comb \r1|q[22]~feeder (
// Equation(s):
// \r1|q[22]~feeder_combout  = \RY|q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [22]),
	.cin(gnd),
	.combout(\r1|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[22]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \r1|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[22] .is_wysiwyg = "true";
defparam \r1|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneiii_lcell_comb \regfile_A_out[22]~22 (
// Equation(s):
// \regfile_A_out[22]~22_combout  = (\r1|q [22] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [22]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[22]~22 .lut_mask = 16'hC000;
defparam \regfile_A_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \RA|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[22] .is_wysiwyg = "true";
defparam \RA|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneiii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Equal6~1_combout  & (\Add0~44_combout )) # (!\Equal6~1_combout  & ((\RA|q [22] $ (\imm32[31]~0_combout ))))

	.dataa(\Equal6~1_combout ),
	.datab(\Add0~44_combout ),
	.datac(\RA|q [22]),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h8DD8;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \RZ|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[22] .is_wysiwyg = "true";
defparam \RZ|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneiii_lcell_comb \MuxMA_out~22 (
// Equation(s):
// \MuxMA_out~22_combout  = (\T1~q  & ((\RZ|q [22]))) # (!\T1~q  & (\PC|q [22]))

	.dataa(\PC|q [22]),
	.datab(\T1~q ),
	.datac(gnd),
	.datad(\RZ|q [22]),
	.cin(gnd),
	.combout(\MuxMA_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~22 .lut_mask = 16'hEE22;
defparam \MuxMA_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneiii_lcell_comb \PC|q[23]~78 (
// Equation(s):
// \PC|q[23]~78_combout  = (\MuxINC_out[31]~16_combout  & ((\PC|q [23] & (\PC|q[22]~77  & VCC)) # (!\PC|q [23] & (!\PC|q[22]~77 )))) # (!\MuxINC_out[31]~16_combout  & ((\PC|q [23] & (!\PC|q[22]~77 )) # (!\PC|q [23] & ((\PC|q[22]~77 ) # (GND)))))
// \PC|q[23]~79  = CARRY((\MuxINC_out[31]~16_combout  & (!\PC|q [23] & !\PC|q[22]~77 )) # (!\MuxINC_out[31]~16_combout  & ((!\PC|q[22]~77 ) # (!\PC|q [23]))))

	.dataa(\MuxINC_out[31]~16_combout ),
	.datab(\PC|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[22]~77 ),
	.combout(\PC|q[23]~78_combout ),
	.cout(\PC|q[23]~79 ));
// synopsys translate_off
defparam \PC|q[23]~78 .lut_mask = 16'h9617;
defparam \PC|q[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \PC|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[23]~78_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[23] .is_wysiwyg = "true";
defparam \PC|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneiii_lcell_comb \regfile_A_out[23]~23 (
// Equation(s):
// \regfile_A_out[23]~23_combout  = (\r1|q [23] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(\r1|q [23]),
	.datab(gnd),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[23]~23 .lut_mask = 16'hA000;
defparam \regfile_A_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \RA|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[23] .is_wysiwyg = "true";
defparam \RA|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneiii_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\RA|q [23] & ((\imm32[31]~0_combout  & (\Add0~45  & VCC)) # (!\imm32[31]~0_combout  & (!\Add0~45 )))) # (!\RA|q [23] & ((\imm32[31]~0_combout  & (!\Add0~45 )) # (!\imm32[31]~0_combout  & ((\Add0~45 ) # (GND)))))
// \Add0~47  = CARRY((\RA|q [23] & (!\imm32[31]~0_combout  & !\Add0~45 )) # (!\RA|q [23] & ((!\Add0~45 ) # (!\imm32[31]~0_combout ))))

	.dataa(\RA|q [23]),
	.datab(\imm32[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h9617;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneiii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Equal6~1_combout  & (((\Add0~46_combout )))) # (!\Equal6~1_combout  & (\RA|q [23] $ (((\imm32[31]~0_combout )))))

	.dataa(\Equal6~1_combout ),
	.datab(\RA|q [23]),
	.datac(\Add0~46_combout ),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hB1E4;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \RZ|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[23] .is_wysiwyg = "true";
defparam \RZ|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneiii_lcell_comb \MuxMA_out~23 (
// Equation(s):
// \MuxMA_out~23_combout  = (\T1~q  & ((\RZ|q [23]))) # (!\T1~q  & (\PC|q [23]))

	.dataa(gnd),
	.datab(\PC|q [23]),
	.datac(\RZ|q [23]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~23 .lut_mask = 16'hF0CC;
defparam \MuxMA_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneiii_lcell_comb \MuxINC_out[31]~16 (
// Equation(s):
// \MuxINC_out[31]~16_combout  = (\MuxINC_out[31]~15_combout  & ((\IR|q [1]) # ((\IR|q [0]) # (!\Equal10~0_combout ))))

	.dataa(\IR|q [1]),
	.datab(\Equal10~0_combout ),
	.datac(\IR|q [0]),
	.datad(\MuxINC_out[31]~15_combout ),
	.cin(gnd),
	.combout(\MuxINC_out[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MuxINC_out[31]~16 .lut_mask = 16'hFB00;
defparam \MuxINC_out[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneiii_lcell_comb \PC|q[24]~80 (
// Equation(s):
// \PC|q[24]~80_combout  = ((\PC|q [24] $ (\MuxINC_out[31]~16_combout  $ (!\PC|q[23]~79 )))) # (GND)
// \PC|q[24]~81  = CARRY((\PC|q [24] & ((\MuxINC_out[31]~16_combout ) # (!\PC|q[23]~79 ))) # (!\PC|q [24] & (\MuxINC_out[31]~16_combout  & !\PC|q[23]~79 )))

	.dataa(\PC|q [24]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[23]~79 ),
	.combout(\PC|q[24]~80_combout ),
	.cout(\PC|q[24]~81 ));
// synopsys translate_off
defparam \PC|q[24]~80 .lut_mask = 16'h698E;
defparam \PC|q[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \PC|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[24]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[24] .is_wysiwyg = "true";
defparam \PC|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneiii_lcell_comb \MuxY_out~24 (
// Equation(s):
// \MuxY_out~24_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[24]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [24]))))) # (!\IR|q [1] & (((\RZ|q [24]))))

	.dataa(\mem_data_in[24]~input_o ),
	.datab(\RZ|q [24]),
	.datac(\IR|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~24 .lut_mask = 16'hACCC;
defparam \MuxY_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \RY|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[24] .is_wysiwyg = "true";
defparam \RY|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \r1|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [24]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[24] .is_wysiwyg = "true";
defparam \r1|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneiii_lcell_comb \regfile_A_out[24]~24 (
// Equation(s):
// \regfile_A_out[24]~24_combout  = (\IR|q [27] & (\r1|q [24] & \Equal0~0_combout ))

	.dataa(\IR|q [27]),
	.datab(\r1|q [24]),
	.datac(\Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile_A_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[24]~24 .lut_mask = 16'h8080;
defparam \regfile_A_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \RA|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[24]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[24] .is_wysiwyg = "true";
defparam \RA|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneiii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((\imm32[31]~0_combout  $ (\RA|q [24] $ (!\Add0~47 )))) # (GND)
// \Add0~49  = CARRY((\imm32[31]~0_combout  & ((\RA|q [24]) # (!\Add0~47 ))) # (!\imm32[31]~0_combout  & (\RA|q [24] & !\Add0~47 )))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneiii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Equal6~1_combout  & (((\Add0~48_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ ((\RA|q [24]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\RA|q [24]),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hDE12;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \RZ|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[24] .is_wysiwyg = "true";
defparam \RZ|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneiii_lcell_comb \MuxMA_out~24 (
// Equation(s):
// \MuxMA_out~24_combout  = (\T1~q  & ((\RZ|q [24]))) # (!\T1~q  & (\PC|q [24]))

	.dataa(\PC|q [24]),
	.datab(\RZ|q [24]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~24 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneiii_lcell_comb \MuxY_out~25 (
// Equation(s):
// \MuxY_out~25_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[25]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [25])))) # (!\IR|q [1] & (\RZ|q [25]))

	.dataa(\RZ|q [25]),
	.datab(\IR|q [1]),
	.datac(\mem_write~1_combout ),
	.datad(\mem_data_in[25]~input_o ),
	.cin(gnd),
	.combout(\MuxY_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~25 .lut_mask = 16'hEA2A;
defparam \MuxY_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \RY|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[25] .is_wysiwyg = "true";
defparam \RY|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneiii_lcell_comb \r1|q[25]~feeder (
// Equation(s):
// \r1|q[25]~feeder_combout  = \RY|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [25]),
	.cin(gnd),
	.combout(\r1|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[25]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \r1|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[25] .is_wysiwyg = "true";
defparam \r1|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneiii_lcell_comb \regfile_A_out[25]~25 (
// Equation(s):
// \regfile_A_out[25]~25_combout  = (\r1|q [25] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [25]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[25]~25 .lut_mask = 16'hC000;
defparam \regfile_A_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \RA|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[25]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[25] .is_wysiwyg = "true";
defparam \RA|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneiii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\imm32[31]~0_combout  & ((\RA|q [25] & (\Add0~49  & VCC)) # (!\RA|q [25] & (!\Add0~49 )))) # (!\imm32[31]~0_combout  & ((\RA|q [25] & (!\Add0~49 )) # (!\RA|q [25] & ((\Add0~49 ) # (GND)))))
// \Add0~51  = CARRY((\imm32[31]~0_combout  & (!\RA|q [25] & !\Add0~49 )) # (!\imm32[31]~0_combout  & ((!\Add0~49 ) # (!\RA|q [25]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h9617;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneiii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Equal6~1_combout  & (((\Add0~50_combout )))) # (!\Equal6~1_combout  & (\RA|q [25] $ ((\imm32[31]~0_combout ))))

	.dataa(\RA|q [25]),
	.datab(\imm32[31]~0_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF606;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \RZ|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[25] .is_wysiwyg = "true";
defparam \RZ|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneiii_lcell_comb \PC|q[25]~82 (
// Equation(s):
// \PC|q[25]~82_combout  = (\PC|q [25] & ((\MuxINC_out[31]~16_combout  & (\PC|q[24]~81  & VCC)) # (!\MuxINC_out[31]~16_combout  & (!\PC|q[24]~81 )))) # (!\PC|q [25] & ((\MuxINC_out[31]~16_combout  & (!\PC|q[24]~81 )) # (!\MuxINC_out[31]~16_combout  & 
// ((\PC|q[24]~81 ) # (GND)))))
// \PC|q[25]~83  = CARRY((\PC|q [25] & (!\MuxINC_out[31]~16_combout  & !\PC|q[24]~81 )) # (!\PC|q [25] & ((!\PC|q[24]~81 ) # (!\MuxINC_out[31]~16_combout ))))

	.dataa(\PC|q [25]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[24]~81 ),
	.combout(\PC|q[25]~82_combout ),
	.cout(\PC|q[25]~83 ));
// synopsys translate_off
defparam \PC|q[25]~82 .lut_mask = 16'h9617;
defparam \PC|q[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \PC|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[25]~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[25] .is_wysiwyg = "true";
defparam \PC|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneiii_lcell_comb \MuxMA_out~25 (
// Equation(s):
// \MuxMA_out~25_combout  = (\T1~q  & (\RZ|q [25])) # (!\T1~q  & ((\PC|q [25])))

	.dataa(\RZ|q [25]),
	.datab(\PC|q [25]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~25 .lut_mask = 16'hAACC;
defparam \MuxMA_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneiii_lcell_comb \MuxY_out~26 (
// Equation(s):
// \MuxY_out~26_combout  = (\mem_write~1_combout  & ((\IR|q [1] & ((\mem_data_in[26]~input_o ))) # (!\IR|q [1] & (\RZ|q [26])))) # (!\mem_write~1_combout  & (\RZ|q [26]))

	.dataa(\mem_write~1_combout ),
	.datab(\RZ|q [26]),
	.datac(\IR|q [1]),
	.datad(\mem_data_in[26]~input_o ),
	.cin(gnd),
	.combout(\MuxY_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~26 .lut_mask = 16'hEC4C;
defparam \MuxY_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \RY|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[26] .is_wysiwyg = "true";
defparam \RY|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneiii_lcell_comb \r1|q[26]~feeder (
// Equation(s):
// \r1|q[26]~feeder_combout  = \RY|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [26]),
	.cin(gnd),
	.combout(\r1|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[26]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \r1|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[26] .is_wysiwyg = "true";
defparam \r1|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneiii_lcell_comb \regfile_A_out[26]~26 (
// Equation(s):
// \regfile_A_out[26]~26_combout  = (\Equal0~0_combout  & (\IR|q [27] & \r1|q [26]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\IR|q [27]),
	.datad(\r1|q [26]),
	.cin(gnd),
	.combout(\regfile_A_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[26]~26 .lut_mask = 16'hC000;
defparam \regfile_A_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \RA|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[26]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[26] .is_wysiwyg = "true";
defparam \RA|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneiii_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = ((\imm32[31]~0_combout  $ (\RA|q [26] $ (!\Add0~51 )))) # (GND)
// \Add0~53  = CARRY((\imm32[31]~0_combout  & ((\RA|q [26]) # (!\Add0~51 ))) # (!\imm32[31]~0_combout  & (\RA|q [26] & !\Add0~51 )))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h698E;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneiii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Equal6~1_combout  & (((\Add0~52_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ ((\RA|q [26]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\RA|q [26]),
	.datad(\Add0~52_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hDE12;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \RZ|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[26] .is_wysiwyg = "true";
defparam \RZ|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneiii_lcell_comb \PC|q[26]~84 (
// Equation(s):
// \PC|q[26]~84_combout  = ((\PC|q [26] $ (\MuxINC_out[31]~16_combout  $ (!\PC|q[25]~83 )))) # (GND)
// \PC|q[26]~85  = CARRY((\PC|q [26] & ((\MuxINC_out[31]~16_combout ) # (!\PC|q[25]~83 ))) # (!\PC|q [26] & (\MuxINC_out[31]~16_combout  & !\PC|q[25]~83 )))

	.dataa(\PC|q [26]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[25]~83 ),
	.combout(\PC|q[26]~84_combout ),
	.cout(\PC|q[26]~85 ));
// synopsys translate_off
defparam \PC|q[26]~84 .lut_mask = 16'h698E;
defparam \PC|q[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \PC|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[26]~84_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[26] .is_wysiwyg = "true";
defparam \PC|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneiii_lcell_comb \MuxMA_out~26 (
// Equation(s):
// \MuxMA_out~26_combout  = (\T1~q  & (\RZ|q [26])) # (!\T1~q  & ((\PC|q [26])))

	.dataa(\T1~q ),
	.datab(gnd),
	.datac(\RZ|q [26]),
	.datad(\PC|q [26]),
	.cin(gnd),
	.combout(\MuxMA_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~26 .lut_mask = 16'hF5A0;
defparam \MuxMA_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneiii_lcell_comb \MuxY_out~27 (
// Equation(s):
// \MuxY_out~27_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[27]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [27]))))) # (!\IR|q [1] & (((\RZ|q [27]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[27]~input_o ),
	.datac(\mem_write~1_combout ),
	.datad(\RZ|q [27]),
	.cin(gnd),
	.combout(\MuxY_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~27 .lut_mask = 16'hDF80;
defparam \MuxY_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \RY|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[27] .is_wysiwyg = "true";
defparam \RY|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneiii_lcell_comb \r1|q[27]~feeder (
// Equation(s):
// \r1|q[27]~feeder_combout  = \RY|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [27]),
	.cin(gnd),
	.combout(\r1|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[27]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \r1|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[27] .is_wysiwyg = "true";
defparam \r1|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneiii_lcell_comb \regfile_A_out[27]~27 (
// Equation(s):
// \regfile_A_out[27]~27_combout  = (\r1|q [27] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [27]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[27]~27 .lut_mask = 16'hC000;
defparam \regfile_A_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \RA|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[27]~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[27] .is_wysiwyg = "true";
defparam \RA|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneiii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\imm32[31]~0_combout  & ((\RA|q [27] & (\Add0~53  & VCC)) # (!\RA|q [27] & (!\Add0~53 )))) # (!\imm32[31]~0_combout  & ((\RA|q [27] & (!\Add0~53 )) # (!\RA|q [27] & ((\Add0~53 ) # (GND)))))
// \Add0~55  = CARRY((\imm32[31]~0_combout  & (!\RA|q [27] & !\Add0~53 )) # (!\imm32[31]~0_combout  & ((!\Add0~53 ) # (!\RA|q [27]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h9617;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneiii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Equal6~1_combout  & (((\Add0~54_combout )))) # (!\Equal6~1_combout  & (\RA|q [27] $ ((\imm32[31]~0_combout ))))

	.dataa(\RA|q [27]),
	.datab(\imm32[31]~0_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hF606;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \RZ|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[27] .is_wysiwyg = "true";
defparam \RZ|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneiii_lcell_comb \PC|q[27]~86 (
// Equation(s):
// \PC|q[27]~86_combout  = (\PC|q [27] & ((\MuxINC_out[31]~16_combout  & (\PC|q[26]~85  & VCC)) # (!\MuxINC_out[31]~16_combout  & (!\PC|q[26]~85 )))) # (!\PC|q [27] & ((\MuxINC_out[31]~16_combout  & (!\PC|q[26]~85 )) # (!\MuxINC_out[31]~16_combout  & 
// ((\PC|q[26]~85 ) # (GND)))))
// \PC|q[27]~87  = CARRY((\PC|q [27] & (!\MuxINC_out[31]~16_combout  & !\PC|q[26]~85 )) # (!\PC|q [27] & ((!\PC|q[26]~85 ) # (!\MuxINC_out[31]~16_combout ))))

	.dataa(\PC|q [27]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[26]~85 ),
	.combout(\PC|q[27]~86_combout ),
	.cout(\PC|q[27]~87 ));
// synopsys translate_off
defparam \PC|q[27]~86 .lut_mask = 16'h9617;
defparam \PC|q[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \PC|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[27]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[27] .is_wysiwyg = "true";
defparam \PC|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneiii_lcell_comb \MuxMA_out~27 (
// Equation(s):
// \MuxMA_out~27_combout  = (\T1~q  & (\RZ|q [27])) # (!\T1~q  & ((\PC|q [27])))

	.dataa(\RZ|q [27]),
	.datab(gnd),
	.datac(\PC|q [27]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~27 .lut_mask = 16'hAAF0;
defparam \MuxMA_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneiii_lcell_comb \PC|q[28]~88 (
// Equation(s):
// \PC|q[28]~88_combout  = ((\PC|q [28] $ (\MuxINC_out[31]~16_combout  $ (!\PC|q[27]~87 )))) # (GND)
// \PC|q[28]~89  = CARRY((\PC|q [28] & ((\MuxINC_out[31]~16_combout ) # (!\PC|q[27]~87 ))) # (!\PC|q [28] & (\MuxINC_out[31]~16_combout  & !\PC|q[27]~87 )))

	.dataa(\PC|q [28]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[27]~87 ),
	.combout(\PC|q[28]~88_combout ),
	.cout(\PC|q[28]~89 ));
// synopsys translate_off
defparam \PC|q[28]~88 .lut_mask = 16'h698E;
defparam \PC|q[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \PC|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[28]~88_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[28] .is_wysiwyg = "true";
defparam \PC|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneiii_lcell_comb \MuxY_out~28 (
// Equation(s):
// \MuxY_out~28_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[28]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [28]))))) # (!\IR|q [1] & (((\RZ|q [28]))))

	.dataa(\mem_data_in[28]~input_o ),
	.datab(\IR|q [1]),
	.datac(\RZ|q [28]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~28 .lut_mask = 16'hB8F0;
defparam \MuxY_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \RY|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[28] .is_wysiwyg = "true";
defparam \RY|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneiii_lcell_comb \r1|q[28]~feeder (
// Equation(s):
// \r1|q[28]~feeder_combout  = \RY|q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [28]),
	.cin(gnd),
	.combout(\r1|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[28]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \r1|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[28] .is_wysiwyg = "true";
defparam \r1|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneiii_lcell_comb \regfile_A_out[28]~28 (
// Equation(s):
// \regfile_A_out[28]~28_combout  = (\r1|q [28] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [28]),
	.datac(\IR|q [27]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\regfile_A_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[28]~28 .lut_mask = 16'hC000;
defparam \regfile_A_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \RA|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[28]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[28] .is_wysiwyg = "true";
defparam \RA|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneiii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = ((\imm32[31]~0_combout  $ (\RA|q [28] $ (!\Add0~55 )))) # (GND)
// \Add0~57  = CARRY((\imm32[31]~0_combout  & ((\RA|q [28]) # (!\Add0~55 ))) # (!\imm32[31]~0_combout  & (\RA|q [28] & !\Add0~55 )))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h698E;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneiii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Equal6~1_combout  & (((\Add0~56_combout )))) # (!\Equal6~1_combout  & (\RA|q [28] $ ((\imm32[31]~0_combout ))))

	.dataa(\RA|q [28]),
	.datab(\imm32[31]~0_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~56_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF606;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \RZ|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[28] .is_wysiwyg = "true";
defparam \RZ|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneiii_lcell_comb \MuxMA_out~28 (
// Equation(s):
// \MuxMA_out~28_combout  = (\T1~q  & ((\RZ|q [28]))) # (!\T1~q  & (\PC|q [28]))

	.dataa(\PC|q [28]),
	.datab(\RZ|q [28]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~28 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneiii_lcell_comb \PC|q[29]~90 (
// Equation(s):
// \PC|q[29]~90_combout  = (\PC|q [29] & ((\MuxINC_out[31]~16_combout  & (\PC|q[28]~89  & VCC)) # (!\MuxINC_out[31]~16_combout  & (!\PC|q[28]~89 )))) # (!\PC|q [29] & ((\MuxINC_out[31]~16_combout  & (!\PC|q[28]~89 )) # (!\MuxINC_out[31]~16_combout  & 
// ((\PC|q[28]~89 ) # (GND)))))
// \PC|q[29]~91  = CARRY((\PC|q [29] & (!\MuxINC_out[31]~16_combout  & !\PC|q[28]~89 )) # (!\PC|q [29] & ((!\PC|q[28]~89 ) # (!\MuxINC_out[31]~16_combout ))))

	.dataa(\PC|q [29]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[28]~89 ),
	.combout(\PC|q[29]~90_combout ),
	.cout(\PC|q[29]~91 ));
// synopsys translate_off
defparam \PC|q[29]~90 .lut_mask = 16'h9617;
defparam \PC|q[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \PC|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[29]~90_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[29] .is_wysiwyg = "true";
defparam \PC|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneiii_lcell_comb \MuxY_out~29 (
// Equation(s):
// \MuxY_out~29_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[29]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [29]))))) # (!\IR|q [1] & (((\RZ|q [29]))))

	.dataa(\mem_data_in[29]~input_o ),
	.datab(\IR|q [1]),
	.datac(\RZ|q [29]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~29 .lut_mask = 16'hB8F0;
defparam \MuxY_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \RY|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[29] .is_wysiwyg = "true";
defparam \RY|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneiii_lcell_comb \r1|q[29]~feeder (
// Equation(s):
// \r1|q[29]~feeder_combout  = \RY|q [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [29]),
	.cin(gnd),
	.combout(\r1|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[29]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \r1|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[29] .is_wysiwyg = "true";
defparam \r1|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneiii_lcell_comb \regfile_A_out[29]~29 (
// Equation(s):
// \regfile_A_out[29]~29_combout  = (\IR|q [27] & (\Equal0~0_combout  & \r1|q [29]))

	.dataa(gnd),
	.datab(\IR|q [27]),
	.datac(\Equal0~0_combout ),
	.datad(\r1|q [29]),
	.cin(gnd),
	.combout(\regfile_A_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[29]~29 .lut_mask = 16'hC000;
defparam \regfile_A_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \RA|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[29]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[29] .is_wysiwyg = "true";
defparam \RA|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneiii_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\imm32[31]~0_combout  & ((\RA|q [29] & (\Add0~57  & VCC)) # (!\RA|q [29] & (!\Add0~57 )))) # (!\imm32[31]~0_combout  & ((\RA|q [29] & (!\Add0~57 )) # (!\RA|q [29] & ((\Add0~57 ) # (GND)))))
// \Add0~59  = CARRY((\imm32[31]~0_combout  & (!\RA|q [29] & !\Add0~57 )) # (!\imm32[31]~0_combout  & ((!\Add0~57 ) # (!\RA|q [29]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h9617;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneiii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Equal6~1_combout  & (((\Add0~58_combout )))) # (!\Equal6~1_combout  & (\RA|q [29] $ (((\imm32[31]~0_combout )))))

	.dataa(\RA|q [29]),
	.datab(\Equal6~1_combout ),
	.datac(\Add0~58_combout ),
	.datad(\imm32[31]~0_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hD1E2;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \RZ|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[29] .is_wysiwyg = "true";
defparam \RZ|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneiii_lcell_comb \MuxMA_out~29 (
// Equation(s):
// \MuxMA_out~29_combout  = (\T1~q  & ((\RZ|q [29]))) # (!\T1~q  & (\PC|q [29]))

	.dataa(\PC|q [29]),
	.datab(\RZ|q [29]),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~29 .lut_mask = 16'hCCAA;
defparam \MuxMA_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneiii_lcell_comb \PC|q[30]~92 (
// Equation(s):
// \PC|q[30]~92_combout  = ((\PC|q [30] $ (\MuxINC_out[31]~16_combout  $ (!\PC|q[29]~91 )))) # (GND)
// \PC|q[30]~93  = CARRY((\PC|q [30] & ((\MuxINC_out[31]~16_combout ) # (!\PC|q[29]~91 ))) # (!\PC|q [30] & (\MuxINC_out[31]~16_combout  & !\PC|q[29]~91 )))

	.dataa(\PC|q [30]),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[29]~91 ),
	.combout(\PC|q[30]~92_combout ),
	.cout(\PC|q[30]~93 ));
// synopsys translate_off
defparam \PC|q[30]~92 .lut_mask = 16'h698E;
defparam \PC|q[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \PC|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[30] .is_wysiwyg = "true";
defparam \PC|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneiii_lcell_comb \regfile_A_out[30]~30 (
// Equation(s):
// \regfile_A_out[30]~30_combout  = (\r1|q [30] & (\IR|q [27] & \Equal0~0_combout ))

	.dataa(\r1|q [30]),
	.datab(\IR|q [27]),
	.datac(\Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile_A_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[30]~30 .lut_mask = 16'h8080;
defparam \regfile_A_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \RA|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[30]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[30] .is_wysiwyg = "true";
defparam \RA|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneiii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = ((\imm32[31]~0_combout  $ (\RA|q [30] $ (!\Add0~59 )))) # (GND)
// \Add0~61  = CARRY((\imm32[31]~0_combout  & ((\RA|q [30]) # (!\Add0~59 ))) # (!\imm32[31]~0_combout  & (\RA|q [30] & !\Add0~59 )))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h698E;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneiii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Equal6~1_combout  & (((\Add0~60_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ ((\RA|q [30]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [30]),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hF606;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \RZ|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[30] .is_wysiwyg = "true";
defparam \RZ|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneiii_lcell_comb \MuxMA_out~30 (
// Equation(s):
// \MuxMA_out~30_combout  = (\T1~q  & ((\RZ|q [30]))) # (!\T1~q  & (\PC|q [30]))

	.dataa(gnd),
	.datab(\PC|q [30]),
	.datac(\RZ|q [30]),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\MuxMA_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~30 .lut_mask = 16'hF0CC;
defparam \MuxMA_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneiii_lcell_comb \PC|q[31]~94 (
// Equation(s):
// \PC|q[31]~94_combout  = \MuxINC_out[31]~16_combout  $ (\PC|q[30]~93  $ (\PC|q [31]))

	.dataa(gnd),
	.datab(\MuxINC_out[31]~16_combout ),
	.datac(gnd),
	.datad(\PC|q [31]),
	.cin(\PC|q[30]~93 ),
	.combout(\PC|q[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[31]~94 .lut_mask = 16'hC33C;
defparam \PC|q[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \PC|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|q[31]~94_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[31] .is_wysiwyg = "true";
defparam \PC|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneiii_lcell_comb \MuxY_out~31 (
// Equation(s):
// \MuxY_out~31_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[31]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [31])))) # (!\IR|q [1] & (\RZ|q [31]))

	.dataa(\RZ|q [31]),
	.datab(\IR|q [1]),
	.datac(\mem_data_in[31]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~31 .lut_mask = 16'hE2AA;
defparam \MuxY_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \RY|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[31] .is_wysiwyg = "true";
defparam \RY|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneiii_lcell_comb \r1|q[31]~feeder (
// Equation(s):
// \r1|q[31]~feeder_combout  = \RY|q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [31]),
	.cin(gnd),
	.combout(\r1|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[31]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \r1|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[31] .is_wysiwyg = "true";
defparam \r1|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneiii_lcell_comb \regfile_A_out[31]~31 (
// Equation(s):
// \regfile_A_out[31]~31_combout  = (\Equal0~0_combout  & (\IR|q [27] & \r1|q [31]))

	.dataa(\Equal0~0_combout ),
	.datab(\IR|q [27]),
	.datac(gnd),
	.datad(\r1|q [31]),
	.cin(gnd),
	.combout(\regfile_A_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_A_out[31]~31 .lut_mask = 16'h8800;
defparam \regfile_A_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \RA|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_A_out[31]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|q[31] .is_wysiwyg = "true";
defparam \RA|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneiii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \imm32[31]~0_combout  $ (\Add0~61  $ (\RA|q [31]))

	.dataa(\imm32[31]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RA|q [31]),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'hA55A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneiii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Equal6~1_combout  & (((\Add0~62_combout )))) # (!\Equal6~1_combout  & (\imm32[31]~0_combout  $ ((\RA|q [31]))))

	.dataa(\imm32[31]~0_combout ),
	.datab(\RA|q [31]),
	.datac(\Equal6~1_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF606;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \RZ|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RZ|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RZ|q[31] .is_wysiwyg = "true";
defparam \RZ|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneiii_lcell_comb \MuxMA_out~31 (
// Equation(s):
// \MuxMA_out~31_combout  = (\T1~q  & ((\RZ|q [31]))) # (!\T1~q  & (\PC|q [31]))

	.dataa(\PC|q [31]),
	.datab(\T1~q ),
	.datac(gnd),
	.datad(\RZ|q [31]),
	.cin(gnd),
	.combout(\MuxMA_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \MuxMA_out~31 .lut_mask = 16'hEE22;
defparam \MuxMA_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneiii_lcell_comb \MuxY_out~0 (
// Equation(s):
// \MuxY_out~0_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[0]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [0])))) # (!\IR|q [1] & (((\RZ|q [0]))))

	.dataa(\IR|q [1]),
	.datab(\mem_write~1_combout ),
	.datac(\RZ|q [0]),
	.datad(\mem_data_in[0]~input_o ),
	.cin(gnd),
	.combout(\MuxY_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~0 .lut_mask = 16'hF870;
defparam \MuxY_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \RY|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[0] .is_wysiwyg = "true";
defparam \RY|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \r1|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [0]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[0] .is_wysiwyg = "true";
defparam \r1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneiii_lcell_comb \regfile_B_out[0]~0 (
// Equation(s):
// \regfile_B_out[0]~0_combout  = (\IR|q [22] & (\Equal1~0_combout  & \r1|q [0]))

	.dataa(\IR|q [22]),
	.datab(\Equal1~0_combout ),
	.datac(gnd),
	.datad(\r1|q [0]),
	.cin(gnd),
	.combout(\regfile_B_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[0]~0 .lut_mask = 16'h8800;
defparam \regfile_B_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \RB|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[0] .is_wysiwyg = "true";
defparam \RB|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneiii_lcell_comb \RM|q[0]~feeder (
// Equation(s):
// \RM|q[0]~feeder_combout  = \RB|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [0]),
	.cin(gnd),
	.combout(\RM|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \RM|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[0] .is_wysiwyg = "true";
defparam \RM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneiii_lcell_comb \MuxY_out~1 (
// Equation(s):
// \MuxY_out~1_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[1]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [1]))))) # (!\IR|q [1] & (((\RZ|q [1]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[1]~input_o ),
	.datac(\RZ|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~1 .lut_mask = 16'hD8F0;
defparam \MuxY_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \RY|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[1] .is_wysiwyg = "true";
defparam \RY|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneiii_lcell_comb \r1|q[1]~feeder (
// Equation(s):
// \r1|q[1]~feeder_combout  = \RY|q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [1]),
	.cin(gnd),
	.combout(\r1|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[1]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \r1|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[1] .is_wysiwyg = "true";
defparam \r1|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneiii_lcell_comb \regfile_B_out[1]~1 (
// Equation(s):
// \regfile_B_out[1]~1_combout  = (\IR|q [22] & (\r1|q [1] & \Equal1~0_combout ))

	.dataa(\IR|q [22]),
	.datab(gnd),
	.datac(\r1|q [1]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[1]~1 .lut_mask = 16'hA000;
defparam \regfile_B_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \RB|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[1] .is_wysiwyg = "true";
defparam \RB|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \RM|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [1]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[1] .is_wysiwyg = "true";
defparam \RM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneiii_lcell_comb \IR|q[22]~feeder (
// Equation(s):
// \IR|q[22]~feeder_combout  = \mem_data_in[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_data_in[22]~input_o ),
	.cin(gnd),
	.combout(\IR|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[22]~feeder .lut_mask = 16'hFF00;
defparam \IR|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \IR|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[22] .is_wysiwyg = "true";
defparam \IR|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneiii_lcell_comb \regfile_B_out[2]~2 (
// Equation(s):
// \regfile_B_out[2]~2_combout  = (\r1|q [2] & (\Equal1~0_combout  & \IR|q [22]))

	.dataa(\r1|q [2]),
	.datab(\Equal1~0_combout ),
	.datac(gnd),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[2]~2 .lut_mask = 16'h8800;
defparam \regfile_B_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \RB|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[2] .is_wysiwyg = "true";
defparam \RB|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \RM|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [2]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[2] .is_wysiwyg = "true";
defparam \RM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneiii_lcell_comb \regfile_B_out[3]~3 (
// Equation(s):
// \regfile_B_out[3]~3_combout  = (\Equal1~0_combout  & (\r1|q [3] & \IR|q [22]))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(\r1|q [3]),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[3]~3 .lut_mask = 16'hC000;
defparam \regfile_B_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \RB|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[3] .is_wysiwyg = "true";
defparam \RB|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneiii_lcell_comb \RM|q[3]~feeder (
// Equation(s):
// \RM|q[3]~feeder_combout  = \RB|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [3]),
	.cin(gnd),
	.combout(\RM|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[3]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \RM|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[3] .is_wysiwyg = "true";
defparam \RM|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneiii_lcell_comb \regfile_B_out[4]~4 (
// Equation(s):
// \regfile_B_out[4]~4_combout  = (\Equal1~0_combout  & (\IR|q [22] & \r1|q [4]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\r1|q [4]),
	.cin(gnd),
	.combout(\regfile_B_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[4]~4 .lut_mask = 16'hA000;
defparam \regfile_B_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \RB|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[4] .is_wysiwyg = "true";
defparam \RB|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \RM|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [4]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[4] .is_wysiwyg = "true";
defparam \RM|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneiii_lcell_comb \regfile_B_out[5]~5 (
// Equation(s):
// \regfile_B_out[5]~5_combout  = (\r1|q [5] & (\Equal1~0_combout  & \IR|q [22]))

	.dataa(gnd),
	.datab(\r1|q [5]),
	.datac(\Equal1~0_combout ),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[5]~5 .lut_mask = 16'hC000;
defparam \regfile_B_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \RB|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[5] .is_wysiwyg = "true";
defparam \RB|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneiii_lcell_comb \RM|q[5]~feeder (
// Equation(s):
// \RM|q[5]~feeder_combout  = \RB|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [5]),
	.cin(gnd),
	.combout(\RM|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \RM|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[5] .is_wysiwyg = "true";
defparam \RM|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneiii_lcell_comb \regfile_B_out[6]~6 (
// Equation(s):
// \regfile_B_out[6]~6_combout  = (\r1|q [6] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [6]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[6]~6 .lut_mask = 16'hA000;
defparam \regfile_B_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \RB|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[6] .is_wysiwyg = "true";
defparam \RB|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneiii_lcell_comb \RM|q[6]~feeder (
// Equation(s):
// \RM|q[6]~feeder_combout  = \RB|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [6]),
	.cin(gnd),
	.combout(\RM|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[6]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \RM|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[6] .is_wysiwyg = "true";
defparam \RM|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneiii_lcell_comb \regfile_B_out[7]~7 (
// Equation(s):
// \regfile_B_out[7]~7_combout  = (\r1|q [7] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [7]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[7]~7 .lut_mask = 16'hA000;
defparam \regfile_B_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \RB|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[7] .is_wysiwyg = "true";
defparam \RB|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \RM|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [7]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[7] .is_wysiwyg = "true";
defparam \RM|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneiii_lcell_comb \MuxY_out~8 (
// Equation(s):
// \MuxY_out~8_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[8]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [8])))) # (!\IR|q [1] & (\RZ|q [8]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [8]),
	.datac(\mem_data_in[8]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~8 .lut_mask = 16'hE4CC;
defparam \MuxY_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \RY|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[8] .is_wysiwyg = "true";
defparam \RY|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneiii_lcell_comb \r1|q[8]~feeder (
// Equation(s):
// \r1|q[8]~feeder_combout  = \RY|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [8]),
	.cin(gnd),
	.combout(\r1|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[8]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \r1|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[8] .is_wysiwyg = "true";
defparam \r1|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneiii_lcell_comb \regfile_B_out[8]~8 (
// Equation(s):
// \regfile_B_out[8]~8_combout  = (\Equal1~0_combout  & (\r1|q [8] & \IR|q [22]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\r1|q [8]),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[8]~8 .lut_mask = 16'hA000;
defparam \regfile_B_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \RB|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[8] .is_wysiwyg = "true";
defparam \RB|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneiii_lcell_comb \RM|q[8]~feeder (
// Equation(s):
// \RM|q[8]~feeder_combout  = \RB|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [8]),
	.cin(gnd),
	.combout(\RM|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \RM|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[8] .is_wysiwyg = "true";
defparam \RM|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneiii_lcell_comb \MuxY_out~9 (
// Equation(s):
// \MuxY_out~9_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[9]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [9]))))) # (!\IR|q [1] & (((\RZ|q [9]))))

	.dataa(\mem_data_in[9]~input_o ),
	.datab(\RZ|q [9]),
	.datac(\IR|q [1]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~9 .lut_mask = 16'hACCC;
defparam \MuxY_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \RY|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[9] .is_wysiwyg = "true";
defparam \RY|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneiii_lcell_comb \r1|q[9]~feeder (
// Equation(s):
// \r1|q[9]~feeder_combout  = \RY|q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [9]),
	.cin(gnd),
	.combout(\r1|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[9]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \r1|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[9] .is_wysiwyg = "true";
defparam \r1|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneiii_lcell_comb \regfile_B_out[9]~9 (
// Equation(s):
// \regfile_B_out[9]~9_combout  = (\Equal1~0_combout  & (\r1|q [9] & \IR|q [22]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\r1|q [9]),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[9]~9 .lut_mask = 16'hA000;
defparam \regfile_B_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \RB|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[9]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[9] .is_wysiwyg = "true";
defparam \RB|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneiii_lcell_comb \RM|q[9]~feeder (
// Equation(s):
// \RM|q[9]~feeder_combout  = \RB|q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [9]),
	.cin(gnd),
	.combout(\RM|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \RM|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[9] .is_wysiwyg = "true";
defparam \RM|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneiii_lcell_comb \MuxY_out~10 (
// Equation(s):
// \MuxY_out~10_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[10]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [10]))))) # (!\IR|q [1] & (((\RZ|q [10]))))

	.dataa(\mem_data_in[10]~input_o ),
	.datab(\IR|q [1]),
	.datac(\RZ|q [10]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~10 .lut_mask = 16'hB8F0;
defparam \MuxY_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \RY|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[10] .is_wysiwyg = "true";
defparam \RY|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneiii_lcell_comb \r1|q[10]~feeder (
// Equation(s):
// \r1|q[10]~feeder_combout  = \RY|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RY|q [10]),
	.cin(gnd),
	.combout(\r1|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1|q[10]~feeder .lut_mask = 16'hFF00;
defparam \r1|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \r1|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[10] .is_wysiwyg = "true";
defparam \r1|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneiii_lcell_comb \regfile_B_out[10]~10 (
// Equation(s):
// \regfile_B_out[10]~10_combout  = (\IR|q [22] & (\r1|q [10] & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\IR|q [22]),
	.datac(\r1|q [10]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[10]~10 .lut_mask = 16'hC000;
defparam \regfile_B_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \RB|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[10] .is_wysiwyg = "true";
defparam \RB|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneiii_lcell_comb \RM|q[10]~feeder (
// Equation(s):
// \RM|q[10]~feeder_combout  = \RB|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [10]),
	.cin(gnd),
	.combout(\RM|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \RM|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[10] .is_wysiwyg = "true";
defparam \RM|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneiii_lcell_comb \regfile_B_out[11]~11 (
// Equation(s):
// \regfile_B_out[11]~11_combout  = (\r1|q [11] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [11]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[11]~11 .lut_mask = 16'hA000;
defparam \regfile_B_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \RB|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[11] .is_wysiwyg = "true";
defparam \RB|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneiii_lcell_comb \RM|q[11]~feeder (
// Equation(s):
// \RM|q[11]~feeder_combout  = \RB|q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [11]),
	.cin(gnd),
	.combout(\RM|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \RM|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[11] .is_wysiwyg = "true";
defparam \RM|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneiii_lcell_comb \regfile_B_out[12]~12 (
// Equation(s):
// \regfile_B_out[12]~12_combout  = (\Equal1~0_combout  & (\r1|q [12] & \IR|q [22]))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(\r1|q [12]),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[12]~12 .lut_mask = 16'hC000;
defparam \regfile_B_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \RB|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[12] .is_wysiwyg = "true";
defparam \RB|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneiii_lcell_comb \RM|q[12]~feeder (
// Equation(s):
// \RM|q[12]~feeder_combout  = \RB|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [12]),
	.cin(gnd),
	.combout(\RM|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \RM|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[12] .is_wysiwyg = "true";
defparam \RM|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneiii_lcell_comb \regfile_B_out[13]~13 (
// Equation(s):
// \regfile_B_out[13]~13_combout  = (\IR|q [22] & (\r1|q [13] & \Equal1~0_combout ))

	.dataa(\IR|q [22]),
	.datab(\r1|q [13]),
	.datac(gnd),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[13]~13 .lut_mask = 16'h8800;
defparam \regfile_B_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \RB|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[13] .is_wysiwyg = "true";
defparam \RB|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneiii_lcell_comb \RM|q[13]~feeder (
// Equation(s):
// \RM|q[13]~feeder_combout  = \RB|q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [13]),
	.cin(gnd),
	.combout(\RM|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \RM|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[13] .is_wysiwyg = "true";
defparam \RM|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneiii_lcell_comb \MuxY_out~14 (
// Equation(s):
// \MuxY_out~14_combout  = (\IR|q [1] & ((\mem_write~1_combout  & ((\mem_data_in[14]~input_o ))) # (!\mem_write~1_combout  & (\RZ|q [14])))) # (!\IR|q [1] & (\RZ|q [14]))

	.dataa(\IR|q [1]),
	.datab(\RZ|q [14]),
	.datac(\mem_data_in[14]~input_o ),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~14 .lut_mask = 16'hE4CC;
defparam \MuxY_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \RY|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[14] .is_wysiwyg = "true";
defparam \RY|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \r1|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [14]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[14] .is_wysiwyg = "true";
defparam \r1|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneiii_lcell_comb \regfile_B_out[14]~14 (
// Equation(s):
// \regfile_B_out[14]~14_combout  = (\r1|q [14] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [14]),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[14]~14 .lut_mask = 16'hC000;
defparam \regfile_B_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \RB|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[14] .is_wysiwyg = "true";
defparam \RB|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneiii_lcell_comb \RM|q[14]~feeder (
// Equation(s):
// \RM|q[14]~feeder_combout  = \RB|q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [14]),
	.cin(gnd),
	.combout(\RM|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \RM|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[14] .is_wysiwyg = "true";
defparam \RM|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneiii_lcell_comb \regfile_B_out[15]~15 (
// Equation(s):
// \regfile_B_out[15]~15_combout  = (\r1|q [15] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [15]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[15]~15 .lut_mask = 16'hA000;
defparam \regfile_B_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \RB|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[15] .is_wysiwyg = "true";
defparam \RB|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneiii_lcell_comb \RM|q[15]~feeder (
// Equation(s):
// \RM|q[15]~feeder_combout  = \RB|q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [15]),
	.cin(gnd),
	.combout(\RM|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \RM|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[15] .is_wysiwyg = "true";
defparam \RM|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneiii_lcell_comb \regfile_B_out[16]~16 (
// Equation(s):
// \regfile_B_out[16]~16_combout  = (\Equal1~0_combout  & (\IR|q [22] & \r1|q [16]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\r1|q [16]),
	.cin(gnd),
	.combout(\regfile_B_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[16]~16 .lut_mask = 16'hA000;
defparam \regfile_B_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \RB|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[16]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[16] .is_wysiwyg = "true";
defparam \RB|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneiii_lcell_comb \RM|q[16]~feeder (
// Equation(s):
// \RM|q[16]~feeder_combout  = \RB|q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [16]),
	.cin(gnd),
	.combout(\RM|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[16]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \RM|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[16] .is_wysiwyg = "true";
defparam \RM|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneiii_lcell_comb \regfile_B_out[17]~17 (
// Equation(s):
// \regfile_B_out[17]~17_combout  = (\Equal1~0_combout  & (\r1|q [17] & \IR|q [22]))

	.dataa(\Equal1~0_combout ),
	.datab(\r1|q [17]),
	.datac(\IR|q [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile_B_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[17]~17 .lut_mask = 16'h8080;
defparam \regfile_B_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \RB|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[17]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[17] .is_wysiwyg = "true";
defparam \RB|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneiii_lcell_comb \RM|q[17]~feeder (
// Equation(s):
// \RM|q[17]~feeder_combout  = \RB|q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [17]),
	.cin(gnd),
	.combout(\RM|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[17]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \RM|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[17] .is_wysiwyg = "true";
defparam \RM|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneiii_lcell_comb \regfile_B_out[18]~18 (
// Equation(s):
// \regfile_B_out[18]~18_combout  = (\IR|q [22] & (\r1|q [18] & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\IR|q [22]),
	.datac(\r1|q [18]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[18]~18 .lut_mask = 16'hC000;
defparam \regfile_B_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \RB|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[18]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[18] .is_wysiwyg = "true";
defparam \RB|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \RM|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [18]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[18] .is_wysiwyg = "true";
defparam \RM|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneiii_lcell_comb \MuxY_out~19 (
// Equation(s):
// \MuxY_out~19_combout  = (\IR|q [1] & ((\mem_write~1_combout  & (\mem_data_in[19]~input_o )) # (!\mem_write~1_combout  & ((\RZ|q [19]))))) # (!\IR|q [1] & (((\RZ|q [19]))))

	.dataa(\IR|q [1]),
	.datab(\mem_data_in[19]~input_o ),
	.datac(\RZ|q [19]),
	.datad(\mem_write~1_combout ),
	.cin(gnd),
	.combout(\MuxY_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \MuxY_out~19 .lut_mask = 16'hD8F0;
defparam \MuxY_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \RY|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MuxY_out~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RY|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RY|q[19] .is_wysiwyg = "true";
defparam \RY|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \r1|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RY|q [19]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|q[19] .is_wysiwyg = "true";
defparam \r1|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneiii_lcell_comb \regfile_B_out[19]~19 (
// Equation(s):
// \regfile_B_out[19]~19_combout  = (\r1|q [19] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [19]),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[19]~19 .lut_mask = 16'hC000;
defparam \regfile_B_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \RB|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[19] .is_wysiwyg = "true";
defparam \RB|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \RM|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [19]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[19] .is_wysiwyg = "true";
defparam \RM|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneiii_lcell_comb \regfile_B_out[20]~20 (
// Equation(s):
// \regfile_B_out[20]~20_combout  = (\r1|q [20] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [20]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[20]~20 .lut_mask = 16'hA000;
defparam \regfile_B_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \RB|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[20]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[20] .is_wysiwyg = "true";
defparam \RB|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneiii_lcell_comb \RM|q[20]~feeder (
// Equation(s):
// \RM|q[20]~feeder_combout  = \RB|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [20]),
	.cin(gnd),
	.combout(\RM|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[20]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \RM|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[20] .is_wysiwyg = "true";
defparam \RM|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneiii_lcell_comb \regfile_B_out[21]~21 (
// Equation(s):
// \regfile_B_out[21]~21_combout  = (\Equal1~0_combout  & (\r1|q [21] & \IR|q [22]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\r1|q [21]),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[21]~21 .lut_mask = 16'hA000;
defparam \regfile_B_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \RB|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[21]~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[21] .is_wysiwyg = "true";
defparam \RB|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneiii_lcell_comb \RM|q[21]~feeder (
// Equation(s):
// \RM|q[21]~feeder_combout  = \RB|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [21]),
	.cin(gnd),
	.combout(\RM|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[21]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \RM|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[21] .is_wysiwyg = "true";
defparam \RM|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneiii_lcell_comb \regfile_B_out[22]~22 (
// Equation(s):
// \regfile_B_out[22]~22_combout  = (\r1|q [22] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [22]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[22]~22 .lut_mask = 16'hA000;
defparam \regfile_B_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \RB|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[22] .is_wysiwyg = "true";
defparam \RB|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \RM|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [22]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[22] .is_wysiwyg = "true";
defparam \RM|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneiii_lcell_comb \regfile_B_out[23]~23 (
// Equation(s):
// \regfile_B_out[23]~23_combout  = (\r1|q [23] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [23]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[23]~23 .lut_mask = 16'hA000;
defparam \regfile_B_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \RB|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[23] .is_wysiwyg = "true";
defparam \RB|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \RM|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [23]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[23] .is_wysiwyg = "true";
defparam \RM|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneiii_lcell_comb \regfile_B_out[24]~24 (
// Equation(s):
// \regfile_B_out[24]~24_combout  = (\IR|q [22] & (\r1|q [24] & \Equal1~0_combout ))

	.dataa(\IR|q [22]),
	.datab(gnd),
	.datac(\r1|q [24]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[24]~24 .lut_mask = 16'hA000;
defparam \regfile_B_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \RB|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[24]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[24] .is_wysiwyg = "true";
defparam \RB|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \RM|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [24]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[24] .is_wysiwyg = "true";
defparam \RM|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneiii_lcell_comb \regfile_B_out[25]~25 (
// Equation(s):
// \regfile_B_out[25]~25_combout  = (\r1|q [25] & (\Equal1~0_combout  & \IR|q [22]))

	.dataa(\r1|q [25]),
	.datab(gnd),
	.datac(\Equal1~0_combout ),
	.datad(\IR|q [22]),
	.cin(gnd),
	.combout(\regfile_B_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[25]~25 .lut_mask = 16'hA000;
defparam \regfile_B_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \RB|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[25]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[25] .is_wysiwyg = "true";
defparam \RB|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneiii_lcell_comb \RM|q[25]~feeder (
// Equation(s):
// \RM|q[25]~feeder_combout  = \RB|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [25]),
	.cin(gnd),
	.combout(\RM|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[25]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \RM|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[25] .is_wysiwyg = "true";
defparam \RM|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneiii_lcell_comb \regfile_B_out[26]~26 (
// Equation(s):
// \regfile_B_out[26]~26_combout  = (\Equal1~0_combout  & (\IR|q [22] & \r1|q [26]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\r1|q [26]),
	.cin(gnd),
	.combout(\regfile_B_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[26]~26 .lut_mask = 16'hA000;
defparam \regfile_B_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \RB|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[26]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[26] .is_wysiwyg = "true";
defparam \RB|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneiii_lcell_comb \RM|q[26]~feeder (
// Equation(s):
// \RM|q[26]~feeder_combout  = \RB|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [26]),
	.cin(gnd),
	.combout(\RM|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[26]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \RM|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[26] .is_wysiwyg = "true";
defparam \RM|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneiii_lcell_comb \regfile_B_out[27]~27 (
// Equation(s):
// \regfile_B_out[27]~27_combout  = (\Equal1~0_combout  & (\IR|q [22] & \r1|q [27]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\r1|q [27]),
	.cin(gnd),
	.combout(\regfile_B_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[27]~27 .lut_mask = 16'hA000;
defparam \regfile_B_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \RB|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[27]~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[27] .is_wysiwyg = "true";
defparam \RB|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneiii_lcell_comb \RM|q[27]~feeder (
// Equation(s):
// \RM|q[27]~feeder_combout  = \RB|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [27]),
	.cin(gnd),
	.combout(\RM|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[27]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \RM|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[27] .is_wysiwyg = "true";
defparam \RM|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneiii_lcell_comb \regfile_B_out[28]~28 (
// Equation(s):
// \regfile_B_out[28]~28_combout  = (\r1|q [28] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [28]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[28]~28 .lut_mask = 16'hA000;
defparam \regfile_B_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \RB|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[28]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[28] .is_wysiwyg = "true";
defparam \RB|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneiii_lcell_comb \RM|q[28]~feeder (
// Equation(s):
// \RM|q[28]~feeder_combout  = \RB|q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [28]),
	.cin(gnd),
	.combout(\RM|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[28]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \RM|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[28] .is_wysiwyg = "true";
defparam \RM|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneiii_lcell_comb \regfile_B_out[29]~29 (
// Equation(s):
// \regfile_B_out[29]~29_combout  = (\r1|q [29] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\r1|q [29]),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[29]~29 .lut_mask = 16'hC000;
defparam \regfile_B_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \RB|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[29]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[29] .is_wysiwyg = "true";
defparam \RB|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneiii_lcell_comb \RM|q[29]~feeder (
// Equation(s):
// \RM|q[29]~feeder_combout  = \RB|q [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [29]),
	.cin(gnd),
	.combout(\RM|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[29]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \RM|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[29] .is_wysiwyg = "true";
defparam \RM|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneiii_lcell_comb \regfile_B_out[30]~30 (
// Equation(s):
// \regfile_B_out[30]~30_combout  = (\r1|q [30] & (\IR|q [22] & \Equal1~0_combout ))

	.dataa(\r1|q [30]),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile_B_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[30]~30 .lut_mask = 16'hA000;
defparam \regfile_B_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \RB|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[30]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[30] .is_wysiwyg = "true";
defparam \RB|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \RM|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|q [30]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[30] .is_wysiwyg = "true";
defparam \RM|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneiii_lcell_comb \regfile_B_out[31]~31 (
// Equation(s):
// \regfile_B_out[31]~31_combout  = (\Equal1~0_combout  & (\IR|q [22] & \r1|q [31]))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\IR|q [22]),
	.datad(\r1|q [31]),
	.cin(gnd),
	.combout(\regfile_B_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regfile_B_out[31]~31 .lut_mask = 16'hA000;
defparam \regfile_B_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \RB|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regfile_B_out[31]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|q[31] .is_wysiwyg = "true";
defparam \RB|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneiii_lcell_comb \RM|q[31]~feeder (
// Equation(s):
// \RM|q[31]~feeder_combout  = \RB|q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|q [31]),
	.cin(gnd),
	.combout(\RM|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RM|q[31]~feeder .lut_mask = 16'hFF00;
defparam \RM|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \RM|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RM|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RM|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RM|q[31] .is_wysiwyg = "true";
defparam \RM|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneiii_lcell_comb \mem_read~0 (
// Equation(s):
// \mem_read~0_combout  = ((\IR|q [1] & \mem_write~1_combout )) # (!\T1~q )

	.dataa(\IR|q [1]),
	.datab(\mem_write~1_combout ),
	.datac(gnd),
	.datad(\T1~q ),
	.cin(gnd),
	.combout(\mem_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_read~0 .lut_mask = 16'h88FF;
defparam \mem_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneiii_lcell_comb \mem_write~0 (
// Equation(s):
// \mem_write~0_combout  = (\IR|q [2] & (!\IR|q [3] & (!\IR|q [5] & \IR|q [4])))

	.dataa(\IR|q [2]),
	.datab(\IR|q [3]),
	.datac(\IR|q [5]),
	.datad(\IR|q [4]),
	.cin(gnd),
	.combout(\mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_write~0 .lut_mask = 16'h0200;
defparam \mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneiii_lcell_comb \mem_write~2 (
// Equation(s):
// \mem_write~2_combout  = (\mem_write~0_combout  & (\IR|q [0] & (!\IR|q [1] & \T4~q )))

	.dataa(\mem_write~0_combout ),
	.datab(\IR|q [0]),
	.datac(\IR|q [1]),
	.datad(\T4~q ),
	.cin(gnd),
	.combout(\mem_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_write~2 .lut_mask = 16'h0800;
defparam \mem_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign mem_addr_out[0] = \mem_addr_out[0]~output_o ;

assign mem_addr_out[1] = \mem_addr_out[1]~output_o ;

assign mem_addr_out[2] = \mem_addr_out[2]~output_o ;

assign mem_addr_out[3] = \mem_addr_out[3]~output_o ;

assign mem_addr_out[4] = \mem_addr_out[4]~output_o ;

assign mem_addr_out[5] = \mem_addr_out[5]~output_o ;

assign mem_addr_out[6] = \mem_addr_out[6]~output_o ;

assign mem_addr_out[7] = \mem_addr_out[7]~output_o ;

assign mem_addr_out[8] = \mem_addr_out[8]~output_o ;

assign mem_addr_out[9] = \mem_addr_out[9]~output_o ;

assign mem_addr_out[10] = \mem_addr_out[10]~output_o ;

assign mem_addr_out[11] = \mem_addr_out[11]~output_o ;

assign mem_addr_out[12] = \mem_addr_out[12]~output_o ;

assign mem_addr_out[13] = \mem_addr_out[13]~output_o ;

assign mem_addr_out[14] = \mem_addr_out[14]~output_o ;

assign mem_addr_out[15] = \mem_addr_out[15]~output_o ;

assign mem_addr_out[16] = \mem_addr_out[16]~output_o ;

assign mem_addr_out[17] = \mem_addr_out[17]~output_o ;

assign mem_addr_out[18] = \mem_addr_out[18]~output_o ;

assign mem_addr_out[19] = \mem_addr_out[19]~output_o ;

assign mem_addr_out[20] = \mem_addr_out[20]~output_o ;

assign mem_addr_out[21] = \mem_addr_out[21]~output_o ;

assign mem_addr_out[22] = \mem_addr_out[22]~output_o ;

assign mem_addr_out[23] = \mem_addr_out[23]~output_o ;

assign mem_addr_out[24] = \mem_addr_out[24]~output_o ;

assign mem_addr_out[25] = \mem_addr_out[25]~output_o ;

assign mem_addr_out[26] = \mem_addr_out[26]~output_o ;

assign mem_addr_out[27] = \mem_addr_out[27]~output_o ;

assign mem_addr_out[28] = \mem_addr_out[28]~output_o ;

assign mem_addr_out[29] = \mem_addr_out[29]~output_o ;

assign mem_addr_out[30] = \mem_addr_out[30]~output_o ;

assign mem_addr_out[31] = \mem_addr_out[31]~output_o ;

assign mem_data_out[0] = \mem_data_out[0]~output_o ;

assign mem_data_out[1] = \mem_data_out[1]~output_o ;

assign mem_data_out[2] = \mem_data_out[2]~output_o ;

assign mem_data_out[3] = \mem_data_out[3]~output_o ;

assign mem_data_out[4] = \mem_data_out[4]~output_o ;

assign mem_data_out[5] = \mem_data_out[5]~output_o ;

assign mem_data_out[6] = \mem_data_out[6]~output_o ;

assign mem_data_out[7] = \mem_data_out[7]~output_o ;

assign mem_data_out[8] = \mem_data_out[8]~output_o ;

assign mem_data_out[9] = \mem_data_out[9]~output_o ;

assign mem_data_out[10] = \mem_data_out[10]~output_o ;

assign mem_data_out[11] = \mem_data_out[11]~output_o ;

assign mem_data_out[12] = \mem_data_out[12]~output_o ;

assign mem_data_out[13] = \mem_data_out[13]~output_o ;

assign mem_data_out[14] = \mem_data_out[14]~output_o ;

assign mem_data_out[15] = \mem_data_out[15]~output_o ;

assign mem_data_out[16] = \mem_data_out[16]~output_o ;

assign mem_data_out[17] = \mem_data_out[17]~output_o ;

assign mem_data_out[18] = \mem_data_out[18]~output_o ;

assign mem_data_out[19] = \mem_data_out[19]~output_o ;

assign mem_data_out[20] = \mem_data_out[20]~output_o ;

assign mem_data_out[21] = \mem_data_out[21]~output_o ;

assign mem_data_out[22] = \mem_data_out[22]~output_o ;

assign mem_data_out[23] = \mem_data_out[23]~output_o ;

assign mem_data_out[24] = \mem_data_out[24]~output_o ;

assign mem_data_out[25] = \mem_data_out[25]~output_o ;

assign mem_data_out[26] = \mem_data_out[26]~output_o ;

assign mem_data_out[27] = \mem_data_out[27]~output_o ;

assign mem_data_out[28] = \mem_data_out[28]~output_o ;

assign mem_data_out[29] = \mem_data_out[29]~output_o ;

assign mem_data_out[30] = \mem_data_out[30]~output_o ;

assign mem_data_out[31] = \mem_data_out[31]~output_o ;

assign mem_read = \mem_read~output_o ;

assign mem_write = \mem_write~output_o ;

assign ifetch_out = \ifetch_out~output_o ;

endmodule
