#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 26 10:00:18 2021
# Process ID: 9320
# Current directory: C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5568 C:\Users\HP Useer\Desktop\Lab6_JtypeDatapath_Naylor_Ojeda\Lab6_J-Type\Lab6_J-Type.xpr
# Log file: C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/vivado.log
# Journal file: C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project {C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.xpr}IINFO: [Project 1-313] Project file moved from 'C:/Users/HP Useer/Desktop/Lab5_itypedatapath_ Naylor_Ojeda/Lab6_J-Type' since last save.Scanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 741.488 ; gain = 133.012
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav/DataMem2.dat'
INFO: [USF-XSim-25] Exported 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav/imem2r.dat'
INFO: [USF-XSim-25] Exported 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav/DataMem2.dat'
INFO: [USF-XSim-25] Exported 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav/imem2r.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav'
"xvlog -m64 --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Downloads/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Downloads/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/Downloads/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/new/BranchSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/new/PCADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sources_1/imports/sources_1/imports/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sim_1/imports/new/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3bf1346e6f40455693b8521617c718f1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.PCADD
Compiling module xil_defaultlib.PCADD1
Compiling module xil_defaultlib.BranchSrc
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP -notrace
invalid command name "2019:03:13"
    while executing
"2019:03:13 10:51:10:910 Could not recognize operation: U!"
    (file "C:/Users/HP" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 10:08:11 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 747.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
t= 930.0 ns dm[20]: 00000005
t= 950.0 ns dm[24]: 0000000f
t= 970.0 ns dm[28]: 00000005
t= 990.0 ns dm[32]: 00000014
$finish called at time : 990 ns : File "C:/Users/HP Useer/Desktop/Lab6_JtypeDatapath_Naylor_Ojeda/Lab6_J-Type/Lab6_J-Type.srcs/sim_1/imports/new/Datapath_tb.v" Line 32
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 789.457 ; gain = 42.309
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 789.457 ; gain = 42.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 10:13:20 2021...
