From b9915a0146a5c32f2ad1265a272a8289830b4191 Mon Sep 17 00:00:00 2001
From: Masaharu Hayakawa <masaharu.hayakawa.ry@renesas.com>
Date: Wed, 9 May 2018 11:15:03 +0900
Subject: [PATCH 223/909] mmc: renesas_sdhi: Add set bit mask definition

commit 04142732815a6f149560210c6f01200695ca4c81 from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git

Bit 11 of the CTL_STATUS2 and IRQ_MASK2 registers is a specification
that should always be written 1.
Add a definition of TMIO_STAT_SETBIT_MASK and fix it
so that it always writes 1.

Signed-off-by: Masaharu Hayakawa <masaharu.hayakawa.ry@renesas.com>
Signed-off-by: Takeshi Saito <takeshi.saito.xv@renesas.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/mmc/host/renesas_sdhi_core.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/mmc/host/renesas_sdhi_core.c b/drivers/mmc/host/renesas_sdhi_core.c
index 4630520dd7b8..a54f06041ef8 100644
--- a/drivers/mmc/host/renesas_sdhi_core.c
+++ b/drivers/mmc/host/renesas_sdhi_core.c
@@ -263,7 +263,7 @@ static unsigned int renesas_sdhi_init_tuning(struct tmio_mmc_host *host)
 	priv = host_to_priv(host);
 
 	/* Initialize SCC */
-	sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, 0x0);
+	sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, TMIO_STAT_SETBIT_MASK);
 
 	sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, ~CLK_CTL_SCLKEN &
 			sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
-- 
2.17.1

