;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 17, <170
	MOV -54, <-60
	SPL 0, <402
	DJN -1, @-20
	MOV -4, <-20
	DJN <124, 107
	DJN 23, <12
	SUB @124, 106
	SUB @416, @10
	SLT 20, @12
	SLT -702, -10
	DJN -1, @-20
	ADD 210, 30
	DJN <224, @407
	ADD 30, 9
	MOV -4, <-20
	DJN -1, @-20
	SUB <-127, 100
	ADD -207, <-130
	SPL <-127, <100
	JMN <-127, <100
	ADD 710, 39
	SLT 20, @10
	SLT 20, @10
	MOV -4, <-20
	SUB <-127, 100
	MOV -4, <-20
	SUB <-127, 100
	ADD @124, 106
	SUB #270, <1
	SUB -17, <-126
	SUB -17, <-126
	SUB -207, <-130
	MOV @-127, @100
	MOV @-127, @100
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	SUB 17, <170
	SPL 800, #-2
	SPL 800, #-2
	MOV -1, <-20
	ADD 270, 60
	SUB #16, @20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
