// Seed: 143430874
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    inout tri id_10,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    output tri0 id_14,
    output logic id_15,
    input tri0 id_16,
    output supply1 id_17
);
  wire id_19;
  always id_15 <= -1;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  logic [7:0] id_21;
  wire [-1 : -1] id_22;
  assign id_14 = id_20;
  wire id_23;
  wire id_24;
  assign id_21[-1] = id_8;
endmodule
