//
// Generated by Bluespec Compiler, version 2022.01-5-ge3edf4b1 (build e3edf4b1)
//
// On Fri Apr 15 12:46:03 EDT 2022
//
//
// Ports:
// Name                         I/O  size props
// fn_single_div                  O   129
// fn_single_div_remainder        I    65
// fn_single_div_quotient         I    64
// fn_single_div_divisor          I    64
//
// Combinational paths from inputs to outputs:
//   (fn_single_div_remainder,
//    fn_single_div_quotient,
//    fn_single_div_divisor) -> fn_single_div
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_fn_single_div(fn_single_div_remainder,
			    fn_single_div_quotient,
			    fn_single_div_divisor,
			    fn_single_div);
  // value method fn_single_div
  input  [64 : 0] fn_single_div_remainder;
  input  [63 : 0] fn_single_div_quotient;
  input  [63 : 0] fn_single_div_divisor;
  output [128 : 0] fn_single_div;

  // signals for module outputs
  wire [128 : 0] fn_single_div;

  // remaining internal signals
  wire [64 : 0] IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d11,
		SEXT_INV_fn_single_div_divisor_PLUS_1____d9,
		remainder__h71,
		remainder__h82,
		sub__h73,
		sub__h84,
		x__h24;
  wire [63 : 0] x__h171, x__h176;
  wire IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d15,
       fn_single_div_remainder_BITS_62_TO_0_CONCAT_fn_ETC___d4;

  // value method fn_single_div
  assign fn_single_div = { x__h24, x__h176 } ;

  // remaining internal signals
  assign IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d11 =
	     fn_single_div_remainder_BITS_62_TO_0_CONCAT_fn_ETC___d4 ?
	       remainder__h82 :
	       sub__h84 ;
  assign IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d15 =
	     { IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d11[62:0],
	       fn_single_div_quotient[62] } <
	     fn_single_div_divisor ;
  assign SEXT_INV_fn_single_div_divisor_PLUS_1____d9 =
	     { x__h171[63], x__h171 } ;
  assign fn_single_div_remainder_BITS_62_TO_0_CONCAT_fn_ETC___d4 =
	     { fn_single_div_remainder[62:0], fn_single_div_quotient[63] } <
	     fn_single_div_divisor ;
  assign remainder__h71 =
	     { IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d11[63:0],
	       fn_single_div_quotient[62] } ;
  assign remainder__h82 =
	     { fn_single_div_remainder[63:0], fn_single_div_quotient[63] } ;
  assign sub__h73 =
	     remainder__h71 + SEXT_INV_fn_single_div_divisor_PLUS_1____d9 ;
  assign sub__h84 =
	     remainder__h82 + SEXT_INV_fn_single_div_divisor_PLUS_1____d9 ;
  assign x__h171 = ~fn_single_div_divisor + 64'd1 ;
  assign x__h176 =
	     { fn_single_div_quotient[61:0],
	       !fn_single_div_remainder_BITS_62_TO_0_CONCAT_fn_ETC___d4,
	       !IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d15 } ;
  assign x__h24 =
	     IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___d15 ?
	       remainder__h71 :
	       sub__h73 ;
endmodule  // module_fn_single_div

