 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 500
Design : ibex_top
Version: O-2018.06-SP1
Date   : Tue Apr 15 18:02:52 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14hvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_busy_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U3537/X (SAEDHVT14_OR2_MM_0P5)                          0.02       0.07 f
  U10557/X (SAEDHVT14_NR2_MM_0P5)                         0.01       0.08 r
  U10558/X (SAEDHVT14_OAI21_0P5)                          0.01       0.08 f
  core_busy_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.01       0.09 f
  data arrival time                                                  0.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: core_busy_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       6.25 r
  core_busy_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.04       6.29 r
  U3876/X (SAEDHVT14_OR2_0P5)                             0.01       6.30 r
  U3807/X (SAEDHVT14_NR2_MM_0P5)                          0.05       6.35 f
  U3532/X (SAEDHVT14_INV_0P5)                             0.02       6.37 r
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/SE (SAEDHVT14_LDNR2PQ_1)
                                                          0.01       6.37 r
  data arrival time                                                  6.37

  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                       0.10       6.35
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G (SAEDHVT14_LDNR2PQ_1)
                                                          0.00       6.35 r
  library hold time                                       0.00       6.35
  data required time                                                 6.35
  --------------------------------------------------------------------------
  data required time                                                 6.35
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9814/X (SAEDHVT14_AO222_1)                          -188.15    -329.38 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/SD (SAEDHVT14_FDPSYNSBQ_V2_0P5)
                                                          0.00    -329.37 r
  data arrival time                                               -329.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/CK (SAEDHVT14_FDPSYNSBQ_V2_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                329.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -329.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U5778/X (SAEDHVT14_AO222_1)                          -171.46    -312.68 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.68 r
  data arrival time                                               -312.68

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.78


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9806/X (SAEDHVT14_AO222_1)                          -171.46    -312.68 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.68 r
  data arrival time                                               -312.68

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.78


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U5782/X (SAEDHVT14_AO222_1)                          -171.46    -312.68 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.68 r
  data arrival time                                               -312.68

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.78


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9835/X (SAEDHVT14_AO222_1)                          -171.46    -312.68 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.68 r
  data arrival time                                               -312.68

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.78


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4865/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4864/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4863/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4868/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4866/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U9719/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U9714/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.19 r
  U4867/X (SAEDHVT14_AO222_1)                          -164.16    -305.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.34 r
  data arrival time                                               -305.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U5773/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U5781/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U5775/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U5772/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U5774/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U4858/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9718/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.18 r
  U4862/X (SAEDHVT14_AO222_1)                          -144.44    -285.62 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.61 r
  data arrival time                                               -285.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.72


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9708/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.18 r
  U10225/X (SAEDHVT14_AO222_1)                         -109.72    -250.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -250.89 r
  data arrival time                                               -250.89

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                250.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9708/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.18 r
  U9804/X (SAEDHVT14_AO222_1)                          -109.72    -250.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -250.89 r
  data arrival time                                               -250.89

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                250.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9708/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.18 r
  U5776/X (SAEDHVT14_AO222_1)                          -109.72    -250.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -250.89 r
  data arrival time                                               -250.89

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                250.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9708/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.18 r
  U5777/X (SAEDHVT14_AO222_1)                          -109.72    -250.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -250.89 r
  data arrival time                                               -250.89

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                250.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U9708/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.18 r
  U5771/X (SAEDHVT14_AO222_1)                          -109.72    -250.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -250.89 r
  data arrival time                                               -250.89

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                250.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U4861/X (SAEDHVT14_AO222_1)                           -72.03    -213.26 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -213.26 r
  data arrival time                                               -213.26

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                213.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -213.36


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.36 f
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.34 r
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.06    -141.28 f
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.26 f
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.23 r
  U4860/X (SAEDHVT14_AO222_1)                           -72.03    -213.26 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -213.26 r
  data arrival time                                               -213.26

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                213.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -213.36


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3598/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.37 f
  U4063/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.35 r
  U4047/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.31 r
  U8643/X (SAEDHVT14_AOI22_0P5)                         -25.92    -167.24 f
  U8644/X (SAEDHVT14_OAI21_0P5)                           0.01    -167.23 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -167.22 r
  data arrival time                                               -167.22

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                167.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -167.33


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3315/X (SAEDHVT14_AO222_U_0P5)                         0.02    -166.39 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U9508/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U9509/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U4056/X (SAEDHVT14_AO222_1)                             0.02    -166.39 f
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U4078/X (SAEDHVT14_AO222_1)                             0.02    -166.39 f
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3459/X (SAEDHVT14_AO222_U_0P5)                         0.02    -166.39 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/D (SAEDHVT14_FDPRB_V3_2)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U9514/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -166.39 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U9505/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]/D (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3716/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U9986/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.38 f
  data arrival time                                               -166.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3716/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U9991/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.38 f
  data arrival time                                               -166.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3716/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U4146/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -166.38 r
  U8714/X (SAEDHVT14_OAI21_0P5)                           0.01    -166.38 f
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.37 f
  data arrival time                                               -166.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.49


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7408/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U5204/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7410/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U3716/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U9994/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  U9995/X (SAEDHVT14_AO21_U_0P5)                          0.01    -166.37 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]/D (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.01    -166.36 f
  data arrival time                                               -166.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.48


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7397/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U5282/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7401/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7407/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U8774/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.44 f
  U5347/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.43 r
  U5410/X (SAEDHVT14_OA31_1)                              0.01    -166.42 r
  U8775/X (SAEDHVT14_OA21_1)                              0.01    -166.40 r
  U8776/X (SAEDHVT14_OA31_1)                              0.01    -166.39 r
  U8777/X (SAEDHVT14_ND2B_U_0P5)                          0.01    -166.38 f
  U8778/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.38 r
  U8779/X (SAEDHVT14_OAI21_0P5)                           0.01    -166.37 f
  gen_regfile_latch.register_file_i/wdata_a_i[16] (ibex_register_file_latch_0_00000020_0_0_0_00000000)
                                                          0.00    -166.37 f
  gen_regfile_latch.register_file_i/U2734/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.02    -166.35 f
  gen_regfile_latch.register_file_i/wdata_a_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.35 f
  data arrival time                                               -166.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  gen_regfile_latch.register_file_i/wdata_a_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 f
  U3598/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.37 f
  U4063/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.35 r
  U9808/X (SAEDHVT14_AOI22_0P5)                         -17.09    -158.44 f
  U9809/X (SAEDHVT14_OAI21_0P5)                           0.01    -158.43 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -158.42 r
  data arrival time                                               -158.42

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                158.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -158.53


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U3462/X (SAEDHVT14_AO222_U_0P5)                        -4.89    -154.01 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -154.00 f
  data arrival time                                               -154.00

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                154.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -154.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4105/X (SAEDHVT14_AO222_1)                             0.02    -149.09 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4113/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10087/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.09 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4112/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10133/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.09 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4097/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10097/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.09 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U9612/X (SAEDHVT14_AO222_1)                             0.03    -149.09 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4092/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10127/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4100/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10086/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4118/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10132/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4090/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10129/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4115/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10095/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4121/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10131/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4091/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.09 r
  U10051/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U5767/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U7455/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4848/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3611/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4839/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U7539/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4847/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U7383/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4837/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4836/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3608/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4835/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.20


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U3314/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.08 f
  data arrival time                                               -149.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4846/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U3455/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4833/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U7479/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4843/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4841/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3612/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U4844/X (SAEDHVT14_AO222_1)                             0.03    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U9735/X (SAEDHVT14_OAI22_0P5)                           0.02    -149.09 f
  U9736/X (SAEDHVT14_AO21_U_0P5)                          0.01    -149.08 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.07 f
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3605/X (SAEDHVT14_OAI222_0P5)                          0.04    -149.07 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 f
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.18


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3465/X (SAEDHVT14_OAI222_1)                            0.04    -149.07 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 f
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.18


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3399/X (SAEDHVT14_OA222_1)                             0.04    -149.07 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/D (SAEDHVT14_FDPSBQ_2)
                                                          0.01    -149.07 r
  data arrival time                                               -149.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/CK (SAEDHVT14_FDPSBQ_2)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5768/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U10130/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.07 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 r
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5768/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U10126/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.07 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 r
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5768/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U10050/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.07 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 r
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5768/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U10066/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.07 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 r
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3613/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U4101/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.06 r
  U10065/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.05 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U4103/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.06 r
  U7522/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.05 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U4095/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.06 r
  U10150/X (SAEDHVT14_AO21B_0P5)                          0.01    -149.05 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U3597/X (SAEDHVT14_AO222_1)                             0.03    -149.05 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U6251/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.08 r
  U10022/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.06 r
  data arrival time                                               -149.06

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5769/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U4838/X (SAEDHVT14_AO222_1)                             0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5769/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U4845/X (SAEDHVT14_AO222_1)                             0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5769/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U4853/X (SAEDHVT14_AO222_1)                             0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5769/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U4842/X (SAEDHVT14_AO222_1)                             0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5769/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.09 r
  U3456/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3613/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U3458/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3613/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U3313/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U3461/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U3312/X (SAEDHVT14_AO222_U_0P5)                         0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3613/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U4851/X (SAEDHVT14_AO222_1)                             0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3613/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U4852/X (SAEDHVT14_AO222_1)                             0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U7456/X (SAEDHVT14_AO222_1)                             0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3305/X (SAEDHVT14_BUF_U_0P5)                           0.03    -149.11 r
  U3610/X (SAEDHVT14_INV_0P5)                             0.03    -149.08 f
  U9897/X (SAEDHVT14_AO222_1)                             0.03    -149.04 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.04 f
  data arrival time                                               -149.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U4124/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.12 r
  U5712/X (SAEDHVT14_INV_0P5)                             0.01    -149.10 f
  U3480/X (SAEDHVT14_INV_0P5)                             0.02    -149.08 r
  U7502/X (SAEDHVT14_AO222_1)                             0.03    -149.06 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.05 r
  data arrival time                                               -149.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.16


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U6251/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.08 r
  U7503/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.05 r
  U10128/X (SAEDHVT14_AO21B_0P5)                          0.02    -149.03 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.03 r
  data arrival time                                               -149.03

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.13


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U6251/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.08 r
  U4082/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.05 r
  U4840/X (SAEDHVT14_AO222_1)                             0.03    -149.02 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.02 r
  data arrival time                                               -149.02

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U6251/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.08 r
  U7370/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.05 r
  U4850/X (SAEDHVT14_AO222_1)                             0.03    -149.02 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.02 r
  data arrival time                                               -149.02

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U4179/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.56 r
  U4178/X (SAEDHVT14_INV_0P5)                             0.01    -141.55 f
  U6249/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 r
  U5816/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.52 f
  U3477/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.61    -149.14 r
  U3609/X (SAEDHVT14_INV_0P5)                             0.02    -149.11 f
  U6251/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.08 r
  U7370/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.05 r
  U4849/X (SAEDHVT14_AO222_1)                             0.03    -149.02 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.02 r
  data arrival time                                               -149.02

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U5095/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U8249/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.53 r
  U8268/X (SAEDHVT14_INV_0P5)                             0.01    -141.52 f
  U8813/X (SAEDHVT14_AOI22_0P5)                          -7.48    -148.99 r
  U8814/X (SAEDHVT14_OAI21_0P5)                           0.01    -148.99 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -148.98 f
  data arrival time                                               -148.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                148.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9711/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.38 f
  U4029/X (SAEDHVT14_AO222_1)                             0.03    -142.35 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.35 f
  data arrival time                                               -142.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9709/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.37 r
  U4033/X (SAEDHVT14_AO222_1)                             0.03    -142.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.34 r
  data arrival time                                               -142.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9709/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.37 r
  U3460/X (SAEDHVT14_AO222_U_0P5)                         0.03    -142.34 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.34 r
  data arrival time                                               -142.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.38 f
  U9713/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.34 f
  U4034/X (SAEDHVT14_AO222_1)                             0.03    -142.31 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.30 f
  data arrival time                                               -142.30

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.42


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9707/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.38 f
  U9713/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.34 f
  U4030/X (SAEDHVT14_AO222_1)                             0.03    -142.31 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.30 f
  data arrival time                                               -142.30

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.42


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9709/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.37 r
  U9710/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.34 r
  U4026/X (SAEDHVT14_AO222_1)                             0.03    -142.31 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.31 r
  data arrival time                                               -142.31

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.41


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U3482/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.52 r
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.51 r
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.20    -141.31 r
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.14    -141.17 f
  U3603/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.15 r
  U3470/X (SAEDHVT14_OR2_0P75)                            0.02    -141.13 r
  U3468/X (SAEDHVT14_AOINV_IW_2)                          0.02    -141.11 f
  U9706/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -1.31    -142.42 r
  U3594/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.40 r
  U9709/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.37 r
  U9807/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.34 r
  U3451/X (SAEDHVT14_AO222_U_0P5)                         0.03    -142.31 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.31 r
  data arrival time                                               -142.31

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.41


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.65 f
  data arrival time                                               -141.65

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.77


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.05    -141.69 r
  U8639/X (SAEDHVT14_OAI31_0P5)                           0.02    -141.67 f
  gen_regfile_latch.register_file_i/wdata_a_i[0] (ibex_register_file_latch_0_00000020_0_0_0_00000000)
                                                          0.00    -141.67 f
  gen_regfile_latch.register_file_i/U2712/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.02    -141.66 f
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.65 f
  data arrival time                                               -141.65

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.77


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/id_fsm_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U8618/X (SAEDHVT14_ND3_0P5)                             0.03    -141.62 f
  u_ibex_core/id_stage_i/id_fsm_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.61 f
  data arrival time                                               -141.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/id_fsm_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.73


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/branch_jump_set_done_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4137/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5929/X (SAEDHVT14_OR4_1)                               0.01    -141.61 r
  U10369/X (SAEDHVT14_OA21B_1)                            0.01    -141.60 f
  u_ibex_core/id_stage_i/branch_jump_set_done_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.59 f
  data arrival time                                               -141.59

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/branch_jump_set_done_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.71


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_valid_id_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4137/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5929/X (SAEDHVT14_OR4_1)                               0.01    -141.61 r
  U9052/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.59 f
  u_ibex_core/if_stage_i/instr_valid_id_q_reg/D (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.01    -141.58 f
  data arrival time                                               -141.58

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_valid_id_q_reg/CK (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.70


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U5918/X (SAEDHVT14_OAI22_0P5)                           0.01    -141.58 r
  U9873/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.57 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.56 r
  data arrival time                                               -141.56

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.67


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U9717/X (SAEDHVT14_OAI222_0P5)                          0.03    -141.56 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.56 r
  data arrival time                                               -141.56

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U4996/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.56 f
  U10217/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.55 f
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9531/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U9564/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.54 f
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9531/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U9532/X (SAEDHVT14_MUXI2_U_0P5)                         0.02    -141.54 f
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9439/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.56 f
  U9607/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9439/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.56 f
  U9511/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9439/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.56 f
  U9585/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9230/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U9231/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U5947/X (SAEDHVT14_OAI31_0P5)                           0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4134/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U10153/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4136/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U10155/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4131/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U10143/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4104/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U10158/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8061/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8063/X (SAEDHVT14_OR3_0P5)                             0.02    -141.55 f
  U5583/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.53 r
  U10199/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8061/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8063/X (SAEDHVT14_OR3_0P5)                             0.02    -141.55 f
  U4163/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.01    -141.53 r
  U5948/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8061/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4176/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 f
  U10020/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.53 r
  U10021/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U10007/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.53 r
  U10008/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U10029/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.53 r
  U10030/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U9016/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U9017/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4114/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.57 f
  U8623/X (SAEDHVT14_OAI31_0P5)                           0.03    -141.54 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 r
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U4996/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.56 f
  U8237/X (SAEDHVT14_AOI31_0P5)                           0.02    -141.54 r
  U8241/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.52 f
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9230/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U9231/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U9566/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.55 f
  U9567/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.54 r
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 r
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9584/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9551/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9589/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9469/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9439/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.56 f
  U9444/X (SAEDHVT14_AN3_0P5)                             0.02    -141.54 f
  U5600/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U9445/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9439/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.56 f
  U9440/X (SAEDHVT14_AN3_0P5)                             0.02    -141.54 f
  U5245/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U9442/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U4182/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U4180/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U4877/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U3615/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U4151/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8247/X (SAEDHVT14_OA21B_1)                             0.02    -141.53 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 r
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9468/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9467/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U4161/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.01    -141.53 r
  U9049/X (SAEDHVT14_OAI31_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U10080/X (SAEDHVT14_INV_0P5)                            0.02    -141.53 f
  U10110/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10111/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U10080/X (SAEDHVT14_INV_0P5)                            0.02    -141.53 f
  U10083/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10084/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U10080/X (SAEDHVT14_INV_0P5)                            0.02    -141.53 f
  U10134/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10135/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U10080/X (SAEDHVT14_INV_0P5)                            0.02    -141.53 f
  U10211/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10212/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U10080/X (SAEDHVT14_INV_0P5)                            0.02    -141.53 f
  U10147/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10148/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8933/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.54 r
  U8937/X (SAEDHVT14_OA21_1)                              0.02    -141.52 r
  U8938/X (SAEDHVT14_OAI31_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9518/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9519/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9522/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9524/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9525/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9528/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9529/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9523/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U9530/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.51 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U5913/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 f
  U10188/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.52 r
  U10189/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U4168/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.53 f
  U8435/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U4169/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.53 f
  U8436/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U4166/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.53 f
  U9046/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U4164/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.53 f
  U8417/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U4160/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.53 f
  U8416/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10067/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10068/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10174/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10175/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4080/X (SAEDHVT14_AO222_1)                             0.02    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9849/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9850/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9883/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9884/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9890/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9891/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9898/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9899/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9909/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9910/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9921/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9922/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9941/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9942/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9952/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9953/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10160/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10161/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9965/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9966/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9972/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9973/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U10002/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10003/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U10009/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10010/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U10023/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10024/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U10031/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10032/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10099/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10100/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10167/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10168/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10088/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10089/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10041/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10042/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10052/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10053/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10140/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10141/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U5554/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9996/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9865/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9866/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9951/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9963/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9964/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9855/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9856/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U9847/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9933/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9934/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U10078/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.52 f
  U10079/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8795/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.52 f
  U8796/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8965/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.52 f
  U8966/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8969/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.52 f
  U8970/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9010/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.52 f
  U9011/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9869/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.52 f
  U9870/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4171/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9846/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.54 r
  U10040/X (SAEDHVT14_INV_0P5)                            0.02    -141.52 f
  U10112/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10113/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4071/X (SAEDHVT14_AO222_1)                             0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4049/X (SAEDHVT14_AO222_1)                             0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U3464/X (SAEDHVT14_AO222_U_0P5)                         0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U5095/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U8249/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.53 r
  U8268/X (SAEDHVT14_INV_0P5)                             0.01    -141.52 f
  U5601/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U8272/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U5095/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U8249/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.53 r
  U8268/X (SAEDHVT14_INV_0P5)                             0.01    -141.52 f
  U9557/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9558/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U5095/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U8249/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.53 r
  U8268/X (SAEDHVT14_INV_0P5)                             0.01    -141.52 f
  U5236/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9591/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4108/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10157/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4117/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U9871/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4107/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10156/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4098/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10159/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4111/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10154/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5531/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U4093/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10144/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10178/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.50 r
  U10179/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9957/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.50 r
  U9958/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_1)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U8980/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.50 r
  U8981/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10000/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.50 r
  U10001/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9013/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.50 r
  U9014/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9978/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.50 r
  U9979/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5904/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10014/X (SAEDHVT14_AOI21_0P5)                          0.01    -141.50 r
  U10015/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4128/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10049/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4109/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10124/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4102/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10125/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4110/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10073/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4126/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10085/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4127/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10048/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4099/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10064/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4120/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U10063/X (SAEDHVT14_AO21B_0P5)                          0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4050/X (SAEDHVT14_AO222_1)                             0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8642/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4081/X (SAEDHVT14_AO222_1)                             0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U9984/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U9043/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U9031/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U9006/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U10108/X (SAEDHVT14_AO21_U_0P5)                         0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U5923/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.52 f
  U10019/X (SAEDHVT14_AO21_U_0P5)                         0.02    -141.49 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10118/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10119/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10071/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10072/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9838/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9839/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9842/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9843/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9879/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9880/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9853/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9854/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9863/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9864/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10170/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10171/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10046/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10047/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10093/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10094/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10057/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10058/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10137/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10138/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10163/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10164/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9024/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9025/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10102/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10103/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U5907/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U10037/X (SAEDHVT14_AOI21_0P5)                          0.02    -141.50 r
  U10038/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9021/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9022/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9915/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9916/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9033/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9034/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4170/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U8971/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.54 f
  U5817/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 r
  U9019/X (SAEDHVT14_INV_0P5)                             0.02    -141.51 f
  U9036/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.50 r
  U9037/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4123/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U9872/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7682/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7683/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7684/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7686/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7685/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4088/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4085/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4132/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U5770/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4057/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4064/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U5942/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4086/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4089/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U7709/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4074/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U5815/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4077/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U3457/X (SAEDHVT14_AO222_U_0P5)                         0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U3454/X (SAEDHVT14_AO222_U_0P5)                         0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U3463/X (SAEDHVT14_AO222_U_0P5)                         0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4062/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4058/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4052/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4051/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4087/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4073/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7616/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4076/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4055/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4059/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4066/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4060/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4084/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4070/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4079/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4072/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U5092/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U4158/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U3481/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U4135/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U4075/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9227/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9225/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9501/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9502/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9507/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9504/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9466/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9478/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9451/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9571/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9596/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9453/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9552/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9599/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9601/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9611/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9604/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9593/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9590/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9575/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9550/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9560/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9561/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9580/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9582/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9573/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9579/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9603/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9597/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9594/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9602/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9449/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9448/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9460/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9455/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9456/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9226/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9461/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9462/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9470/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9472/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9473/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9534/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9535/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9475/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9454/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9474/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9464/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9447/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9452/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9446/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9610/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9606/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9581/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9577/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9572/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9592/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9569/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9224/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9568/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4175/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9450/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9554/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U9223/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4172/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9465/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9588/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9578/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9510/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9458/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9576/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9479/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9598/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9608/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9595/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9553/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9559/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9500/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9229/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9570/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9600/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9609/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9443/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9506/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9477/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9228/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9503/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9471/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9533/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9476/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9459/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9457/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9605/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9586/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9562/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9574/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9583/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4174/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9499/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 r
  U9587/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.48 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 f
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10192/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10193/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10214/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10215/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U8077/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U8078/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10207/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10208/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10182/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10183/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8068/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10197/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10198/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4140/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8719/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4148/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8713/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4149/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8712/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4144/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8716/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4143/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8717/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4145/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8715/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4150/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8711/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4154/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8710/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8694/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4156/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8709/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4142/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U9047/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4139/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U9044/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4141/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U9045/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4159/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U9051/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4147/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U9050/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4153/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8941/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4157/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8939/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4155/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8940/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U4173/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 f
  U8410/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.52 f
  U4152/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.49 f
  U8959/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8982/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10061/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10062/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8982/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U10122/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.49 r
  U10123/X (SAEDHVT14_AO21_U_0P5)                         0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9888/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9889/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9860/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9861/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9895/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9896/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9905/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9906/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9919/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9920/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9929/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9930/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9939/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9940/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9948/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9949/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9961/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9962/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U8982/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9970/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9971/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8066/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U4177/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.54 r
  U9249/X (SAEDHVT14_INV_0P5)                             0.03    -141.51 f
  U9254/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.49 r
  U9255/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.48 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.47 r
  data arrival time                                               -141.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9513/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9515/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9517/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9520/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9521/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9526/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9527/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U4183/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U3442/X (SAEDHVT14_NR2B_0P75)                           0.03    -141.59 r
  U8064/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.57 r
  U9512/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.54 f
  U3483/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.50 f
  U9516/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.46 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.45 f
  data arrival time                                               -141.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U10142/X (SAEDHVT14_AO21B_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.40 f
  data arrival time                                               -141.40

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.52


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9832/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.40 f
  data arrival time                                               -141.40

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.52


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U7764/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.40 f
  data arrival time                                               -141.40

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.52


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9061/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U7852/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U8090/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U8091/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9075/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U5938/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3401/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9062/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3401/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U5806/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U8287/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9811/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9829/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U10203/X (SAEDHVT14_AO21_U_0P5)                         0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9824/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U10074/X (SAEDHVT14_ND2_CDC_1)                          0.02    -141.40 r
  U10075/X (SAEDHVT14_OAI21_0P5)                          0.01    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U7766/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.41 r
  U10145/X (SAEDHVT14_OA21B_1)                            0.01    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U8821/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9830/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U10226/X (SAEDHVT14_AO21_U_0P5)                         0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3401/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U9831/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U4041/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.40 r
  U7870/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.39 f
  data arrival time                                               -141.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U8727/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U5804/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U8823/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U7851/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U5941/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U8097/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U7816/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U7936/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U8721/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U8109/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9080/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U8822/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9079/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3401/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U4039/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.40 r
  U9826/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.39 f
  U9827/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U7826/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U7897/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/D (SAEDHVT14_FDPQ_V3_2)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/CK (SAEDHVT14_FDPQ_V3_2)
                                                          0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3434/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.40 r
  U7905/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.39 f
  U7907/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.39 r
  U7908/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U5550/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U9815/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.39 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D (SAEDHVT14_FDPQB_V3_1)
                                                          0.01    -141.38 f
  data arrival time                                               -141.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/CK (SAEDHVT14_FDPQB_V3_1)
                                                          0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                141.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3401/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9658/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U9639/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[21]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[21]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3308/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U3307/X (SAEDHVT14_INV_S_1)                             0.01    -141.41 r
  U9656/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3400/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.08    -141.42 f
  U4054/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.40 f
  U7903/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.39 r
  U7904/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9655/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9646/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9644/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9640/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[22]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[22]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9633/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[16]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[16]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9630/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9624/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3404/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9634/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9632/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9638/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9637/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[10]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[10]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9657/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9661/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9625/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3403/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9627/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/pc_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9669/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9269/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9667/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9670/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9668/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9268/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9665/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9664/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9666/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3402/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9660/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U5091/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U4778/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U4743/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U4640/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U4559/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U4545/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U4502/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U4475/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6101/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U3622/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6104/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U4196/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6108/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U8624/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U3476/X (SAEDHVT14_AN2_MM_4)                            0.02    -141.66 f
  U3617/X (SAEDHVT14_NR2_MM_1)                            0.01    -141.65 r
  U4184/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.63 f
  U3616/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U4181/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U3482/X (SAEDHVT14_OR2_0P5)                             0.02    -141.59 f
  U4133/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U4130/X (SAEDHVT14_OR2_MM_0P75)                         0.01    -141.56 f
  U3321/X (SAEDHVT14_BUF_U_0P5)                           0.06    -141.50 f
  U3309/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.40 r
  U9267/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


1
