#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 13 21:22:27 2023
# Process ID: 28376
# Current directory: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/DWT_Accel/xsim_script.tcl}
# Log file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/DWT_Accel/xsim_script.tcl
# xsim {DWT_Accel} -autoloadwcfg -tclbatch {DWT_Accel.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source DWT_Accel.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_DWT_Accel_top/AESL_inst_DWT_Accel/grp_Filter_fu_252/DWT_Accel_dmul_64eOg_U41/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_DWT_Accel_top/AESL_inst_DWT_Accel/grp_Filter_fu_252/DWT_Accel_dadd_64dEe_U39/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
