
LoRa_stm_v7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e64  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000880  08005f70  08005f70  00006f70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067f0  080067f0  00008078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080067f0  080067f0  000077f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067f8  080067f8  00008078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067f8  080067f8  000077f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080067fc  080067fc  000077fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08006800  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  20000078  08006878  00008078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  08006878  0000862c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aaf3  00000000  00000000  000080a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f22  00000000  00000000  00012b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  00014ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ee  00000000  00000000  00015500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e74  00000000  00000000  00015cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c97d  00000000  00000000  0002db62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008524d  00000000  00000000  0003a4df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf72c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003380  00000000  00000000  000bf770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c2af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08005f58 	.word	0x08005f58

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08005f58 	.word	0x08005f58

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__aeabi_d2iz>:
 80008f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000900:	d215      	bcs.n	800092e <__aeabi_d2iz+0x36>
 8000902:	d511      	bpl.n	8000928 <__aeabi_d2iz+0x30>
 8000904:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000908:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800090c:	d912      	bls.n	8000934 <__aeabi_d2iz+0x3c>
 800090e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000912:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000916:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	bf18      	it	ne
 8000924:	4240      	negne	r0, r0
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d105      	bne.n	8000940 <__aeabi_d2iz+0x48>
 8000934:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000938:	bf08      	it	eq
 800093a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093e:	4770      	bx	lr
 8000940:	f04f 0000 	mov.w	r0, #0
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <__aeabi_frsub>:
 8000948:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800094c:	e002      	b.n	8000954 <__addsf3>
 800094e:	bf00      	nop

08000950 <__aeabi_fsub>:
 8000950:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000954 <__addsf3>:
 8000954:	0042      	lsls	r2, r0, #1
 8000956:	bf1f      	itttt	ne
 8000958:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800095c:	ea92 0f03 	teqne	r2, r3
 8000960:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000964:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000968:	d06a      	beq.n	8000a40 <__addsf3+0xec>
 800096a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800096e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000972:	bfc1      	itttt	gt
 8000974:	18d2      	addgt	r2, r2, r3
 8000976:	4041      	eorgt	r1, r0
 8000978:	4048      	eorgt	r0, r1
 800097a:	4041      	eorgt	r1, r0
 800097c:	bfb8      	it	lt
 800097e:	425b      	neglt	r3, r3
 8000980:	2b19      	cmp	r3, #25
 8000982:	bf88      	it	hi
 8000984:	4770      	bxhi	lr
 8000986:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800098a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800098e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000992:	bf18      	it	ne
 8000994:	4240      	negne	r0, r0
 8000996:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800099a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800099e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009a2:	bf18      	it	ne
 80009a4:	4249      	negne	r1, r1
 80009a6:	ea92 0f03 	teq	r2, r3
 80009aa:	d03f      	beq.n	8000a2c <__addsf3+0xd8>
 80009ac:	f1a2 0201 	sub.w	r2, r2, #1
 80009b0:	fa41 fc03 	asr.w	ip, r1, r3
 80009b4:	eb10 000c 	adds.w	r0, r0, ip
 80009b8:	f1c3 0320 	rsb	r3, r3, #32
 80009bc:	fa01 f103 	lsl.w	r1, r1, r3
 80009c0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009c4:	d502      	bpl.n	80009cc <__addsf3+0x78>
 80009c6:	4249      	negs	r1, r1
 80009c8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009cc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009d0:	d313      	bcc.n	80009fa <__addsf3+0xa6>
 80009d2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009d6:	d306      	bcc.n	80009e6 <__addsf3+0x92>
 80009d8:	0840      	lsrs	r0, r0, #1
 80009da:	ea4f 0131 	mov.w	r1, r1, rrx
 80009de:	f102 0201 	add.w	r2, r2, #1
 80009e2:	2afe      	cmp	r2, #254	@ 0xfe
 80009e4:	d251      	bcs.n	8000a8a <__addsf3+0x136>
 80009e6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009ee:	bf08      	it	eq
 80009f0:	f020 0001 	biceq.w	r0, r0, #1
 80009f4:	ea40 0003 	orr.w	r0, r0, r3
 80009f8:	4770      	bx	lr
 80009fa:	0049      	lsls	r1, r1, #1
 80009fc:	eb40 0000 	adc.w	r0, r0, r0
 8000a00:	3a01      	subs	r2, #1
 8000a02:	bf28      	it	cs
 8000a04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a08:	d2ed      	bcs.n	80009e6 <__addsf3+0x92>
 8000a0a:	fab0 fc80 	clz	ip, r0
 8000a0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a12:	ebb2 020c 	subs.w	r2, r2, ip
 8000a16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a1a:	bfaa      	itet	ge
 8000a1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a20:	4252      	neglt	r2, r2
 8000a22:	4318      	orrge	r0, r3
 8000a24:	bfbc      	itt	lt
 8000a26:	40d0      	lsrlt	r0, r2
 8000a28:	4318      	orrlt	r0, r3
 8000a2a:	4770      	bx	lr
 8000a2c:	f092 0f00 	teq	r2, #0
 8000a30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a34:	bf06      	itte	eq
 8000a36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a3a:	3201      	addeq	r2, #1
 8000a3c:	3b01      	subne	r3, #1
 8000a3e:	e7b5      	b.n	80009ac <__addsf3+0x58>
 8000a40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a4e:	d021      	beq.n	8000a94 <__addsf3+0x140>
 8000a50:	ea92 0f03 	teq	r2, r3
 8000a54:	d004      	beq.n	8000a60 <__addsf3+0x10c>
 8000a56:	f092 0f00 	teq	r2, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	4608      	moveq	r0, r1
 8000a5e:	4770      	bx	lr
 8000a60:	ea90 0f01 	teq	r0, r1
 8000a64:	bf1c      	itt	ne
 8000a66:	2000      	movne	r0, #0
 8000a68:	4770      	bxne	lr
 8000a6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a6e:	d104      	bne.n	8000a7a <__addsf3+0x126>
 8000a70:	0040      	lsls	r0, r0, #1
 8000a72:	bf28      	it	cs
 8000a74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a78:	4770      	bx	lr
 8000a7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a7e:	bf3c      	itt	cc
 8000a80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a84:	4770      	bxcc	lr
 8000a86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a92:	4770      	bx	lr
 8000a94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a98:	bf16      	itet	ne
 8000a9a:	4608      	movne	r0, r1
 8000a9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000aa0:	4601      	movne	r1, r0
 8000aa2:	0242      	lsls	r2, r0, #9
 8000aa4:	bf06      	itte	eq
 8000aa6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aaa:	ea90 0f01 	teqeq	r0, r1
 8000aae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ab2:	4770      	bx	lr

08000ab4 <__aeabi_ui2f>:
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e004      	b.n	8000ac4 <__aeabi_i2f+0x8>
 8000aba:	bf00      	nop

08000abc <__aeabi_i2f>:
 8000abc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ac0:	bf48      	it	mi
 8000ac2:	4240      	negmi	r0, r0
 8000ac4:	ea5f 0c00 	movs.w	ip, r0
 8000ac8:	bf08      	it	eq
 8000aca:	4770      	bxeq	lr
 8000acc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ad0:	4601      	mov	r1, r0
 8000ad2:	f04f 0000 	mov.w	r0, #0
 8000ad6:	e01c      	b.n	8000b12 <__aeabi_l2f+0x2a>

08000ad8 <__aeabi_ul2f>:
 8000ad8:	ea50 0201 	orrs.w	r2, r0, r1
 8000adc:	bf08      	it	eq
 8000ade:	4770      	bxeq	lr
 8000ae0:	f04f 0300 	mov.w	r3, #0
 8000ae4:	e00a      	b.n	8000afc <__aeabi_l2f+0x14>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_l2f>:
 8000ae8:	ea50 0201 	orrs.w	r2, r0, r1
 8000aec:	bf08      	it	eq
 8000aee:	4770      	bxeq	lr
 8000af0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000af4:	d502      	bpl.n	8000afc <__aeabi_l2f+0x14>
 8000af6:	4240      	negs	r0, r0
 8000af8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000afc:	ea5f 0c01 	movs.w	ip, r1
 8000b00:	bf02      	ittt	eq
 8000b02:	4684      	moveq	ip, r0
 8000b04:	4601      	moveq	r1, r0
 8000b06:	2000      	moveq	r0, #0
 8000b08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b16:	fabc f28c 	clz	r2, ip
 8000b1a:	3a08      	subs	r2, #8
 8000b1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b20:	db10      	blt.n	8000b44 <__aeabi_l2f+0x5c>
 8000b22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b26:	4463      	add	r3, ip
 8000b28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b2c:	f1c2 0220 	rsb	r2, r2, #32
 8000b30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b34:	fa20 f202 	lsr.w	r2, r0, r2
 8000b38:	eb43 0002 	adc.w	r0, r3, r2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f102 0220 	add.w	r2, r2, #32
 8000b48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b4c:	f1c2 0220 	rsb	r2, r2, #32
 8000b50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b54:	fa21 f202 	lsr.w	r2, r1, r2
 8000b58:	eb43 0002 	adc.w	r0, r3, r2
 8000b5c:	bf08      	it	eq
 8000b5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_fmul>:
 8000b64:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b72:	ea92 0f0c 	teqne	r2, ip
 8000b76:	ea93 0f0c 	teqne	r3, ip
 8000b7a:	d06f      	beq.n	8000c5c <__aeabi_fmul+0xf8>
 8000b7c:	441a      	add	r2, r3
 8000b7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000b82:	0240      	lsls	r0, r0, #9
 8000b84:	bf18      	it	ne
 8000b86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b8a:	d01e      	beq.n	8000bca <__aeabi_fmul+0x66>
 8000b8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b98:	fba0 3101 	umull	r3, r1, r0, r1
 8000b9c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ba0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ba4:	bf3e      	ittt	cc
 8000ba6:	0049      	lslcc	r1, r1, #1
 8000ba8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bac:	005b      	lslcc	r3, r3, #1
 8000bae:	ea40 0001 	orr.w	r0, r0, r1
 8000bb2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bb6:	2afd      	cmp	r2, #253	@ 0xfd
 8000bb8:	d81d      	bhi.n	8000bf6 <__aeabi_fmul+0x92>
 8000bba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000bbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc2:	bf08      	it	eq
 8000bc4:	f020 0001 	biceq.w	r0, r0, #1
 8000bc8:	4770      	bx	lr
 8000bca:	f090 0f00 	teq	r0, #0
 8000bce:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bd2:	bf08      	it	eq
 8000bd4:	0249      	lsleq	r1, r1, #9
 8000bd6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bde:	3a7f      	subs	r2, #127	@ 0x7f
 8000be0:	bfc2      	ittt	gt
 8000be2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000be6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bea:	4770      	bxgt	lr
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	f04f 0300 	mov.w	r3, #0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	dc5d      	bgt.n	8000cb4 <__aeabi_fmul+0x150>
 8000bf8:	f112 0f19 	cmn.w	r2, #25
 8000bfc:	bfdc      	itt	le
 8000bfe:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c02:	4770      	bxle	lr
 8000c04:	f1c2 0200 	rsb	r2, r2, #0
 8000c08:	0041      	lsls	r1, r0, #1
 8000c0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c0e:	f1c2 0220 	rsb	r2, r2, #32
 8000c12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c1a:	f140 0000 	adc.w	r0, r0, #0
 8000c1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c22:	bf08      	it	eq
 8000c24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c28:	4770      	bx	lr
 8000c2a:	f092 0f00 	teq	r2, #0
 8000c2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c32:	bf02      	ittt	eq
 8000c34:	0040      	lsleq	r0, r0, #1
 8000c36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c3a:	3a01      	subeq	r2, #1
 8000c3c:	d0f9      	beq.n	8000c32 <__aeabi_fmul+0xce>
 8000c3e:	ea40 000c 	orr.w	r0, r0, ip
 8000c42:	f093 0f00 	teq	r3, #0
 8000c46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c4a:	bf02      	ittt	eq
 8000c4c:	0049      	lsleq	r1, r1, #1
 8000c4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c52:	3b01      	subeq	r3, #1
 8000c54:	d0f9      	beq.n	8000c4a <__aeabi_fmul+0xe6>
 8000c56:	ea41 010c 	orr.w	r1, r1, ip
 8000c5a:	e78f      	b.n	8000b7c <__aeabi_fmul+0x18>
 8000c5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c60:	ea92 0f0c 	teq	r2, ip
 8000c64:	bf18      	it	ne
 8000c66:	ea93 0f0c 	teqne	r3, ip
 8000c6a:	d00a      	beq.n	8000c82 <__aeabi_fmul+0x11e>
 8000c6c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c70:	bf18      	it	ne
 8000c72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c76:	d1d8      	bne.n	8000c2a <__aeabi_fmul+0xc6>
 8000c78:	ea80 0001 	eor.w	r0, r0, r1
 8000c7c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f090 0f00 	teq	r0, #0
 8000c86:	bf17      	itett	ne
 8000c88:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c8c:	4608      	moveq	r0, r1
 8000c8e:	f091 0f00 	teqne	r1, #0
 8000c92:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c96:	d014      	beq.n	8000cc2 <__aeabi_fmul+0x15e>
 8000c98:	ea92 0f0c 	teq	r2, ip
 8000c9c:	d101      	bne.n	8000ca2 <__aeabi_fmul+0x13e>
 8000c9e:	0242      	lsls	r2, r0, #9
 8000ca0:	d10f      	bne.n	8000cc2 <__aeabi_fmul+0x15e>
 8000ca2:	ea93 0f0c 	teq	r3, ip
 8000ca6:	d103      	bne.n	8000cb0 <__aeabi_fmul+0x14c>
 8000ca8:	024b      	lsls	r3, r1, #9
 8000caa:	bf18      	it	ne
 8000cac:	4608      	movne	r0, r1
 8000cae:	d108      	bne.n	8000cc2 <__aeabi_fmul+0x15e>
 8000cb0:	ea80 0001 	eor.w	r0, r0, r1
 8000cb4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cb8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cbc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc0:	4770      	bx	lr
 8000cc2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_fdiv>:
 8000ccc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd4:	bf1e      	ittt	ne
 8000cd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cda:	ea92 0f0c 	teqne	r2, ip
 8000cde:	ea93 0f0c 	teqne	r3, ip
 8000ce2:	d069      	beq.n	8000db8 <__aeabi_fdiv+0xec>
 8000ce4:	eba2 0203 	sub.w	r2, r2, r3
 8000ce8:	ea80 0c01 	eor.w	ip, r0, r1
 8000cec:	0249      	lsls	r1, r1, #9
 8000cee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cf2:	d037      	beq.n	8000d64 <__aeabi_fdiv+0x98>
 8000cf4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cf8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cfc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d00:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d04:	428b      	cmp	r3, r1
 8000d06:	bf38      	it	cc
 8000d08:	005b      	lslcc	r3, r3, #1
 8000d0a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d0e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d12:	428b      	cmp	r3, r1
 8000d14:	bf24      	itt	cs
 8000d16:	1a5b      	subcs	r3, r3, r1
 8000d18:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d1c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d20:	bf24      	itt	cs
 8000d22:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d26:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d2a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d2e:	bf24      	itt	cs
 8000d30:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d38:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d3c:	bf24      	itt	cs
 8000d3e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d42:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	bf18      	it	ne
 8000d4a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d4e:	d1e0      	bne.n	8000d12 <__aeabi_fdiv+0x46>
 8000d50:	2afd      	cmp	r2, #253	@ 0xfd
 8000d52:	f63f af50 	bhi.w	8000bf6 <__aeabi_fmul+0x92>
 8000d56:	428b      	cmp	r3, r1
 8000d58:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d68:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6c:	327f      	adds	r2, #127	@ 0x7f
 8000d6e:	bfc2      	ittt	gt
 8000d70:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d74:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d78:	4770      	bxgt	lr
 8000d7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d7e:	f04f 0300 	mov.w	r3, #0
 8000d82:	3a01      	subs	r2, #1
 8000d84:	e737      	b.n	8000bf6 <__aeabi_fmul+0x92>
 8000d86:	f092 0f00 	teq	r2, #0
 8000d8a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0040      	lsleq	r0, r0, #1
 8000d92:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d96:	3a01      	subeq	r2, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fdiv+0xc2>
 8000d9a:	ea40 000c 	orr.w	r0, r0, ip
 8000d9e:	f093 0f00 	teq	r3, #0
 8000da2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0049      	lsleq	r1, r1, #1
 8000daa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dae:	3b01      	subeq	r3, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fdiv+0xda>
 8000db2:	ea41 010c 	orr.w	r1, r1, ip
 8000db6:	e795      	b.n	8000ce4 <__aeabi_fdiv+0x18>
 8000db8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d108      	bne.n	8000dd4 <__aeabi_fdiv+0x108>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	f47f af7d 	bne.w	8000cc2 <__aeabi_fmul+0x15e>
 8000dc8:	ea93 0f0c 	teq	r3, ip
 8000dcc:	f47f af70 	bne.w	8000cb0 <__aeabi_fmul+0x14c>
 8000dd0:	4608      	mov	r0, r1
 8000dd2:	e776      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000dd4:	ea93 0f0c 	teq	r3, ip
 8000dd8:	d104      	bne.n	8000de4 <__aeabi_fdiv+0x118>
 8000dda:	024b      	lsls	r3, r1, #9
 8000ddc:	f43f af4c 	beq.w	8000c78 <__aeabi_fmul+0x114>
 8000de0:	4608      	mov	r0, r1
 8000de2:	e76e      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000de4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000de8:	bf18      	it	ne
 8000dea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dee:	d1ca      	bne.n	8000d86 <__aeabi_fdiv+0xba>
 8000df0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000df4:	f47f af5c 	bne.w	8000cb0 <__aeabi_fmul+0x14c>
 8000df8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000dfc:	f47f af3c 	bne.w	8000c78 <__aeabi_fmul+0x114>
 8000e00:	e75f      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000e02:	bf00      	nop

08000e04 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000e04:	b4b0      	push	{r4, r5, r7}
 8000e06:	b08f      	sub	sp, #60	@ 0x3c
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000e0c:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000e12:	2307      	movs	r3, #7
 8000e14:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000e18:	2307      	movs	r3, #7
 8000e1a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000e24:	23ff      	movs	r3, #255	@ 0xff
 8000e26:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000e2a:	2364      	movs	r3, #100	@ 0x64
 8000e2c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000e30:	2308      	movs	r3, #8
 8000e32:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	461d      	mov	r5, r3
 8000e38:	f107 040c 	add.w	r4, r7, #12
 8000e3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e44:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e48:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	373c      	adds	r7, #60	@ 0x3c
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bcb0      	pop	{r4, r5, r7}
 8000e54:	4770      	bx	lr

08000e56 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b084      	sub	sp, #16
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
 8000e5e:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000e60:	2101      	movs	r1, #1
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f000 fa1c 	bl	80012a0 <LoRa_read>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000e6c:	7bbb      	ldrb	r3, [r7, #14]
 8000e6e:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d107      	bne.n	8000e86 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000e76:	7bbb      	ldrb	r3, [r7, #14]
 8000e78:	f023 0307 	bic.w	r3, r3, #7
 8000e7c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]
 8000e84:	e049      	b.n	8000f1a <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d10c      	bne.n	8000ea6 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000e8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e90:	f023 0307 	bic.w	r3, r3, #7
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	61da      	str	r2, [r3, #28]
 8000ea4:	e039      	b.n	8000f1a <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	2b03      	cmp	r3, #3
 8000eaa:	d10c      	bne.n	8000ec6 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000eac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000eb0:	f023 0307 	bic.w	r3, r3, #7
 8000eb4:	b25b      	sxtb	r3, r3
 8000eb6:	f043 0303 	orr.w	r3, r3, #3
 8000eba:	b25b      	sxtb	r3, r3
 8000ebc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	61da      	str	r2, [r3, #28]
 8000ec4:	e029      	b.n	8000f1a <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	2b05      	cmp	r3, #5
 8000eca:	d10c      	bne.n	8000ee6 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000ecc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ed0:	f023 0307 	bic.w	r3, r3, #7
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	f043 0305 	orr.w	r3, r3, #5
 8000eda:	b25b      	sxtb	r3, r3
 8000edc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2205      	movs	r2, #5
 8000ee2:	61da      	str	r2, [r3, #28]
 8000ee4:	e019      	b.n	8000f1a <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	2b06      	cmp	r3, #6
 8000eea:	d10c      	bne.n	8000f06 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8000eec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ef0:	f023 0307 	bic.w	r3, r3, #7
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	f043 0306 	orr.w	r3, r3, #6
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2206      	movs	r2, #6
 8000f02:	61da      	str	r2, [r3, #28]
 8000f04:	e009      	b.n	8000f1a <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	2b07      	cmp	r3, #7
 8000f0a:	d106      	bne.n	8000f1a <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8000f0c:	7bbb      	ldrb	r3, [r7, #14]
 8000f0e:	f043 0307 	orr.w	r3, r3, #7
 8000f12:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2207      	movs	r2, #7
 8000f18:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	2101      	movs	r1, #1
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f9d7 	bl	80012d4 <LoRa_write>
	//HAL_Delay(10);
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b084      	sub	sp, #16
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	60f8      	str	r0, [r7, #12]
 8000f36:	60b9      	str	r1, [r7, #8]
 8000f38:	603b      	str	r3, [r7, #0]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	6818      	ldr	r0, [r3, #0]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	889b      	ldrh	r3, [r3, #4]
 8000f46:	2200      	movs	r2, #0
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f002 fa34 	bl	80033b6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	6998      	ldr	r0, [r3, #24]
 8000f52:	88fa      	ldrh	r2, [r7, #6]
 8000f54:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f58:	68b9      	ldr	r1, [r7, #8]
 8000f5a:	f002 fef1 	bl	8003d40 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f5e:	bf00      	nop
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 faf1 	bl	800454c <HAL_SPI_GetState>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d1f7      	bne.n	8000f60 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	6998      	ldr	r0, [r3, #24]
 8000f74:	8b3a      	ldrh	r2, [r7, #24]
 8000f76:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f7a:	6839      	ldr	r1, [r7, #0]
 8000f7c:	f003 f824 	bl	8003fc8 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f80:	bf00      	nop
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f003 fae0 	bl	800454c <HAL_SPI_GetState>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d1f7      	bne.n	8000f82 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6818      	ldr	r0, [r3, #0]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	889b      	ldrh	r3, [r3, #4]
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f002 fa0a 	bl	80033b6 <HAL_GPIO_WritePin>
}
 8000fa2:	bf00      	nop
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b084      	sub	sp, #16
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	889b      	ldrh	r3, [r3, #4]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f002 f9f6 	bl	80033b6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	6998      	ldr	r0, [r3, #24]
 8000fce:	88fa      	ldrh	r2, [r7, #6]
 8000fd0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	f002 feb3 	bl	8003d40 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000fda:	bf00      	nop
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f003 fab3 	bl	800454c <HAL_SPI_GetState>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d1f7      	bne.n	8000fdc <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6998      	ldr	r0, [r3, #24]
 8000ff0:	8b3a      	ldrh	r2, [r7, #24]
 8000ff2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ff6:	6839      	ldr	r1, [r7, #0]
 8000ff8:	f002 fea2 	bl	8003d40 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ffc:	bf00      	nop
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	699b      	ldr	r3, [r3, #24]
 8001002:	4618      	mov	r0, r3
 8001004:	f003 faa2 	bl	800454c <HAL_SPI_GetState>
 8001008:	4603      	mov	r3, r0
 800100a:	2b01      	cmp	r3, #1
 800100c:	d1f7      	bne.n	8000ffe <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	889b      	ldrh	r3, [r3, #4]
 8001016:	2201      	movs	r2, #1
 8001018:	4619      	mov	r1, r3
 800101a:	f002 f9cc 	bl	80033b6 <HAL_GPIO_WritePin>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8001026:	b580      	push	{r7, lr}
 8001028:	b084      	sub	sp, #16
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
 800102e:	460b      	mov	r3, r1
 8001030:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8001032:	2126      	movs	r1, #38	@ 0x26
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 f933 	bl	80012a0 <LoRa_read>
 800103a:	4603      	mov	r3, r0
 800103c:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 800103e:	78fb      	ldrb	r3, [r7, #3]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8001044:	7bbb      	ldrb	r3, [r7, #14]
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	73fb      	strb	r3, [r7, #15]
 800104c:	e003      	b.n	8001056 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	f023 0308 	bic.w	r3, r3, #8
 8001054:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	461a      	mov	r2, r3
 800105a:	2126      	movs	r1, #38	@ 0x26
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 f939 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 8001062:	200a      	movs	r0, #10
 8001064:	f001 ff04 	bl	8002e70 <HAL_Delay>
}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8001070:	b580      	push	{r7, lr}
 8001072:	b096      	sub	sp, #88	@ 0x58
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001078:	4a17      	ldr	r2, [pc, #92]	@ (80010d8 <LoRa_setAutoLDO+0x68>)
 800107a:	f107 0308 	add.w	r3, r7, #8
 800107e:	4611      	mov	r1, r2
 8001080:	2250      	movs	r2, #80	@ 0x50
 8001082:	4618      	mov	r0, r3
 8001084:	f003 fe96 	bl	8004db4 <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800108e:	461a      	mov	r2, r3
 8001090:	2301      	movs	r3, #1
 8001092:	4093      	lsls	r3, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9b3 	bl	8000400 <__aeabi_i2d>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	3358      	adds	r3, #88	@ 0x58
 80010a4:	443b      	add	r3, r7
 80010a6:	3b50      	subs	r3, #80	@ 0x50
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff fb3c 	bl	8000728 <__aeabi_ddiv>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f7ff fc1e 	bl	80008f8 <__aeabi_d2iz>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b10      	cmp	r3, #16
 80010c0:	bfcc      	ite	gt
 80010c2:	2301      	movgt	r3, #1
 80010c4:	2300      	movle	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4619      	mov	r1, r3
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ffab 	bl	8001026 <LoRa_setLowDaraRateOptimization>
}
 80010d0:	bf00      	nop
 80010d2:	3758      	adds	r7, #88	@ 0x58
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	08005f70 	.word	0x08005f70

080010dc <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	04db      	lsls	r3, r3, #19
 80010ea:	115b      	asrs	r3, r3, #5
 80010ec:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	0c1b      	lsrs	r3, r3, #16
 80010f2:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 80010f4:	7afb      	ldrb	r3, [r7, #11]
 80010f6:	461a      	mov	r2, r3
 80010f8:	2106      	movs	r1, #6
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f000 f8ea 	bl	80012d4 <LoRa_write>
	HAL_Delay(5);
 8001100:	2005      	movs	r0, #5
 8001102:	f001 feb5 	bl	8002e70 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 800110c:	7afb      	ldrb	r3, [r7, #11]
 800110e:	461a      	mov	r2, r3
 8001110:	2107      	movs	r1, #7
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 f8de 	bl	80012d4 <LoRa_write>
	HAL_Delay(5);
 8001118:	2005      	movs	r0, #5
 800111a:	f001 fea9 	bl	8002e70 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	461a      	mov	r2, r3
 8001126:	2108      	movs	r1, #8
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f000 f8d3 	bl	80012d4 <LoRa_write>
	HAL_Delay(5);
 800112e:	2005      	movs	r0, #5
 8001130:	f001 fe9e 	bl	8002e70 <HAL_Delay>
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2b0c      	cmp	r3, #12
 800114a:	dd01      	ble.n	8001150 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 800114c:	230c      	movs	r3, #12
 800114e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	2b06      	cmp	r3, #6
 8001154:	dc01      	bgt.n	800115a <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8001156:	2307      	movs	r3, #7
 8001158:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 800115a:	211e      	movs	r1, #30
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 f89f 	bl	80012a0 <LoRa_read>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001166:	200a      	movs	r0, #10
 8001168:	f001 fe82 	bl	8002e70 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	b2da      	uxtb	r2, r3
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	b2db      	uxtb	r3, r3
 800117c:	4413      	add	r3, r2
 800117e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8001180:	7bbb      	ldrb	r3, [r7, #14]
 8001182:	461a      	mov	r2, r3
 8001184:	211e      	movs	r1, #30
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f000 f8a4 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 800118c:	200a      	movs	r0, #10
 800118e:	f001 fe6f 	bl	8002e70 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff6c 	bl	8001070 <LoRa_setAutoLDO>
}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	461a      	mov	r2, r3
 80011b0:	2109      	movs	r1, #9
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 f88e 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 80011b8:	200a      	movs	r0, #10
 80011ba:	f001 fe59 	bl	8002e70 <HAL_Delay>
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 80011d8:	78fb      	ldrb	r3, [r7, #3]
 80011da:	2b2c      	cmp	r3, #44	@ 0x2c
 80011dc:	d801      	bhi.n	80011e2 <LoRa_setOCP+0x1a>
		current = 45;
 80011de:	232d      	movs	r3, #45	@ 0x2d
 80011e0:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 80011e2:	78fb      	ldrb	r3, [r7, #3]
 80011e4:	2bf0      	cmp	r3, #240	@ 0xf0
 80011e6:	d901      	bls.n	80011ec <LoRa_setOCP+0x24>
		current = 240;
 80011e8:	23f0      	movs	r3, #240	@ 0xf0
 80011ea:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 80011ec:	78fb      	ldrb	r3, [r7, #3]
 80011ee:	2b78      	cmp	r3, #120	@ 0x78
 80011f0:	d809      	bhi.n	8001206 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	3b2d      	subs	r3, #45	@ 0x2d
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <LoRa_setOCP+0x78>)
 80011f8:	fb82 1203 	smull	r1, r2, r2, r3
 80011fc:	1052      	asrs	r2, r2, #1
 80011fe:	17db      	asrs	r3, r3, #31
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	73fb      	strb	r3, [r7, #15]
 8001204:	e00b      	b.n	800121e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	2bf0      	cmp	r3, #240	@ 0xf0
 800120a:	d808      	bhi.n	800121e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	331e      	adds	r3, #30
 8001210:	4a0b      	ldr	r2, [pc, #44]	@ (8001240 <LoRa_setOCP+0x78>)
 8001212:	fb82 1203 	smull	r1, r2, r2, r3
 8001216:	1092      	asrs	r2, r2, #2
 8001218:	17db      	asrs	r3, r3, #31
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	3320      	adds	r3, #32
 8001222:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	461a      	mov	r2, r3
 8001228:	210b      	movs	r1, #11
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f852 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 8001230:	200a      	movs	r0, #10
 8001232:	f001 fe1d 	bl	8002e70 <HAL_Delay>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	66666667 	.word	0x66666667

08001244 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 800124c:	211e      	movs	r1, #30
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 f826 	bl	80012a0 <LoRa_read>
 8001254:	4603      	mov	r3, r0
 8001256:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	f043 0307 	orr.w	r3, r3, #7
 800125e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8001260:	7bbb      	ldrb	r3, [r7, #14]
 8001262:	461a      	mov	r2, r3
 8001264:	211e      	movs	r1, #30
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f000 f834 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 800126c:	200a      	movs	r0, #10
 800126e:	f001 fdff 	bl	8002e70 <HAL_Delay>
}
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
 8001282:	460b      	mov	r3, r1
 8001284:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001286:	78fb      	ldrb	r3, [r7, #3]
 8001288:	461a      	mov	r2, r3
 800128a:	2139      	movs	r1, #57	@ 0x39
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f000 f821 	bl	80012d4 <LoRa_write>
	HAL_Delay(10);
 8001292:	200a      	movs	r0, #10
 8001294:	f001 fdec 	bl	8002e70 <HAL_Delay>
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 80012b6:	f107 030f 	add.w	r3, r7, #15
 80012ba:	f107 010e 	add.w	r1, r7, #14
 80012be:	2201      	movs	r2, #1
 80012c0:	9200      	str	r2, [sp, #0]
 80012c2:	2201      	movs	r2, #1
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fe32 	bl	8000f2e <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af02      	add	r7, sp, #8
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	70fb      	strb	r3, [r7, #3]
 80012e0:	4613      	mov	r3, r2
 80012e2:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80012e4:	78fb      	ldrb	r3, [r7, #3]
 80012e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	73bb      	strb	r3, [r7, #14]
	data = value;
 80012ee:	78bb      	ldrb	r3, [r7, #2]
 80012f0:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 80012f2:	f107 030f 	add.w	r3, r7, #15
 80012f6:	f107 010e 	add.w	r1, r7, #14
 80012fa:	2201      	movs	r2, #1
 80012fc:	9200      	str	r2, [sp, #0]
 80012fe:	2201      	movs	r2, #1
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff fe52 	bl	8000faa <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800130e:	b580      	push	{r7, lr}
 8001310:	b086      	sub	sp, #24
 8001312:	af00      	add	r7, sp, #0
 8001314:	60f8      	str	r0, [r7, #12]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	461a      	mov	r2, r3
 800131a:	460b      	mov	r3, r1
 800131c:	72fb      	strb	r3, [r7, #11]
 800131e:	4613      	mov	r3, r2
 8001320:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001322:	7afb      	ldrb	r3, [r7, #11]
 8001324:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001328:	b2db      	uxtb	r3, r3
 800132a:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	889b      	ldrh	r3, [r3, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	4619      	mov	r1, r3
 8001338:	f002 f83d 	bl	80033b6 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	6998      	ldr	r0, [r3, #24]
 8001340:	f107 0117 	add.w	r1, r7, #23
 8001344:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001348:	2201      	movs	r2, #1
 800134a:	f002 fcf9 	bl	8003d40 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800134e:	bf00      	nop
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	4618      	mov	r0, r3
 8001356:	f003 f8f9 	bl	800454c <HAL_SPI_GetState>
 800135a:	4603      	mov	r3, r0
 800135c:	2b01      	cmp	r3, #1
 800135e:	d1f7      	bne.n	8001350 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6998      	ldr	r0, [r3, #24]
 8001364:	7abb      	ldrb	r3, [r7, #10]
 8001366:	b29a      	uxth	r2, r3
 8001368:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800136c:	6879      	ldr	r1, [r7, #4]
 800136e:	f002 fce7 	bl	8003d40 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001372:	bf00      	nop
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4618      	mov	r0, r3
 800137a:	f003 f8e7 	bl	800454c <HAL_SPI_GetState>
 800137e:	4603      	mov	r3, r0
 8001380:	2b01      	cmp	r3, #1
 8001382:	d1f7      	bne.n	8001374 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	889b      	ldrh	r3, [r3, #4]
 800138c:	2201      	movs	r2, #1
 800138e:	4619      	mov	r1, r3
 8001390:	f002 f811 	bl	80033b6 <HAL_GPIO_WritePin>
}
 8001394:	bf00      	nop
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

	return 1;
 80013a4:	2301      	movs	r3, #1
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	4611      	mov	r1, r2
 80013bc:	461a      	mov	r2, r3
 80013be:	460b      	mov	r3, r1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	4613      	mov	r3, r2
 80013c4:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80013cc:	2101      	movs	r1, #1
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f7ff fd41 	bl	8000e56 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 80013d4:	210e      	movs	r1, #14
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f7ff ff62 	bl	80012a0 <LoRa_read>
 80013dc:	4603      	mov	r3, r0
 80013de:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	461a      	mov	r2, r3
 80013e4:	210d      	movs	r1, #13
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f7ff ff74 	bl	80012d4 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	461a      	mov	r2, r3
 80013f0:	2122      	movs	r1, #34	@ 0x22
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f7ff ff6e 	bl	80012d4 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	2100      	movs	r1, #0
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f7ff ff85 	bl	800130e <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001404:	2103      	movs	r1, #3
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f7ff fd25 	bl	8000e56 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 800140c:	2112      	movs	r1, #18
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f7ff ff46 	bl	80012a0 <LoRa_read>
 8001414:	4603      	mov	r3, r0
 8001416:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8001418:	7cfb      	ldrb	r3, [r7, #19]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d00a      	beq.n	8001438 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001422:	22ff      	movs	r2, #255	@ 0xff
 8001424:	2112      	movs	r1, #18
 8001426:	68f8      	ldr	r0, [r7, #12]
 8001428:	f7ff ff54 	bl	80012d4 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 800142c:	6979      	ldr	r1, [r7, #20]
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f7ff fd11 	bl	8000e56 <LoRa_gotoMode>
			return 1;
 8001434:	2301      	movs	r3, #1
 8001436:	e00f      	b.n	8001458 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8001438:	88bb      	ldrh	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	80bb      	strh	r3, [r7, #4]
 800143e:	88bb      	ldrh	r3, [r7, #4]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d105      	bne.n	8001450 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001444:	6979      	ldr	r1, [r7, #20]
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f7ff fd05 	bl	8000e56 <LoRa_gotoMode>
				return 0;
 800144c:	2300      	movs	r3, #0
 800144e:	e003      	b.n	8001458 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8001450:	2001      	movs	r0, #1
 8001452:	f001 fd0d 	bl	8002e70 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001456:	e7d9      	b.n	800140c <LoRa_transmit+0x5c>
	}
}
 8001458:	4618      	mov	r0, r3
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001468:	2105      	movs	r1, #5
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff fcf3 	bl	8000e56 <LoRa_gotoMode>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	4613      	mov	r3, r2
 8001484:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 8001486:	2112      	movs	r1, #18
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff ff09 	bl	80012a0 <LoRa_read>
 800148e:	4603      	mov	r3, r0
 8001490:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 8001496:	7d7b      	ldrb	r3, [r7, #21]
 8001498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800149c:	2b00      	cmp	r3, #0
 800149e:	d02f      	beq.n	8001500 <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80014a0:	22ff      	movs	r2, #255	@ 0xff
 80014a2:	2112      	movs	r1, #18
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f7ff ff15 	bl	80012d4 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 80014aa:	2113      	movs	r1, #19
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f7ff fef7 	bl	80012a0 <LoRa_read>
 80014b2:	4603      	mov	r3, r0
 80014b4:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 80014b6:	2110      	movs	r1, #16
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	f7ff fef1 	bl	80012a0 <LoRa_read>
 80014be:	4603      	mov	r3, r0
 80014c0:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 80014c2:	7d3b      	ldrb	r3, [r7, #20]
 80014c4:	461a      	mov	r2, r3
 80014c6:	210d      	movs	r1, #13
 80014c8:	68f8      	ldr	r0, [r7, #12]
 80014ca:	f7ff ff03 	bl	80012d4 <LoRa_write>

        if (bytes > length) bytes = length;
 80014ce:	7dfa      	ldrb	r2, [r7, #23]
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d901      	bls.n	80014da <LoRa_receive+0x62>
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 80014da:	2300      	movs	r3, #0
 80014dc:	75bb      	strb	r3, [r7, #22]
 80014de:	e00b      	b.n	80014f8 <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 80014e0:	7dbb      	ldrb	r3, [r7, #22]
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	18d4      	adds	r4, r2, r3
 80014e6:	2100      	movs	r1, #0
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff fed9 	bl	80012a0 <LoRa_read>
 80014ee:	4603      	mov	r3, r0
 80014f0:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 80014f2:	7dbb      	ldrb	r3, [r7, #22]
 80014f4:	3301      	adds	r3, #1
 80014f6:	75bb      	strb	r3, [r7, #22]
 80014f8:	7dba      	ldrb	r2, [r7, #22]
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d3ef      	bcc.n	80014e0 <LoRa_receive+0x68>
    }

    return bytes;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
}
 8001502:	4618      	mov	r0, r3
 8001504:	371c      	adds	r7, #28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd90      	pop	{r4, r7, pc}

0800150a <LoRa_getRSSI>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Returns the RSSI value of last received packet.
\* ----------------------------------------------------------------------------- */
int LoRa_getRSSI(LoRa* _LoRa){
 800150a:	b580      	push	{r7, lr}
 800150c:	b084      	sub	sp, #16
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
	uint8_t read;
	read = LoRa_read(_LoRa, RegPktRssiValue);
 8001512:	211a      	movs	r1, #26
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fec3 	bl	80012a0 <LoRa_read>
 800151a:	4603      	mov	r3, r0
 800151c:	73fb      	strb	r3, [r7, #15]
	return -164 + read;
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	3ba4      	subs	r3, #164	@ 0xa4
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <LoRa_setCADMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADMode(LoRa* _LoRa){
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, CAD_MODE);
 8001532:	2107      	movs	r1, #7
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff fc8e 	bl	8000e56 <LoRa_gotoMode>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <LoRa_startCAD>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startCAD(LoRa* _LoRa){
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	LoRa_setCADMode(_LoRa);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ffed 	bl	800152a <LoRa_setCADMode>
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <LoRa_isCADDetected>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if activity detected, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDetected(LoRa* _LoRa){
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 8001560:	2112      	movs	r1, #18
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff fe9c 	bl	80012a0 <LoRa_read>
 8001568:	4603      	mov	r3, r0
 800156a:	73fb      	strb	r3, [r7, #15]

	// Check CadDetected flag (bit 0)
	if(cadFlags & 0x01){
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00a      	beq.n	800158c <LoRa_isCADDetected+0x34>
		// Clear CadDetected flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFE);
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	f023 0301 	bic.w	r3, r3, #1
 800157c:	b2db      	uxtb	r3, r3
 800157e:	461a      	mov	r2, r3
 8001580:	2112      	movs	r1, #18
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff fea6 	bl	80012d4 <LoRa_write>
		return 1;
 8001588:	2301      	movs	r3, #1
 800158a:	e000      	b.n	800158e <LoRa_isCADDetected+0x36>
	// Check CadDone flag (bit 2) - optional, depends on your needs
	// if(cadFlags & 0x04){
	//     LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
	// }

	return 0;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <LoRa_isCADDone>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if CAD done, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDone(LoRa* _LoRa){
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 800159e:	2112      	movs	r1, #18
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff fe7d 	bl	80012a0 <LoRa_read>
 80015a6:	4603      	mov	r3, r0
 80015a8:	73fb      	strb	r3, [r7, #15]

	// Check CadDone flag (bit 2)
	if(cadFlags & 0x04){
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	f003 0304 	and.w	r3, r3, #4
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00a      	beq.n	80015ca <LoRa_isCADDone+0x34>
		// Clear CadDone flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f023 0304 	bic.w	r3, r3, #4
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	461a      	mov	r2, r3
 80015be:	2112      	movs	r1, #18
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff fe87 	bl	80012d4 <LoRa_write>
		return 1;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <LoRa_isCADDone+0x36>
	}

	return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <LoRa_performCAD>:
			LoRa*    LoRa     --> LoRa object handler
			uint16_t timeout  --> Timeout in milliseconds

		returns     : 1 if activity detected, 0 if no activity, 255 if timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_performCAD(LoRa* _LoRa, uint16_t timeout){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
	// Start CAD
	LoRa_startCAD(_LoRa);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ffae 	bl	8001542 <LoRa_startCAD>

	// Wait for CAD to complete
	while(timeout--){
 80015e6:	e00d      	b.n	8001604 <LoRa_performCAD+0x30>
		if(LoRa_isCADDone(_LoRa)){
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ffd4 	bl	8001596 <LoRa_isCADDone>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d004      	beq.n	80015fe <LoRa_performCAD+0x2a>
			// Check if activity was detected
			return LoRa_isCADDetected(_LoRa);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ffaf 	bl	8001558 <LoRa_isCADDetected>
 80015fa:	4603      	mov	r3, r0
 80015fc:	e008      	b.n	8001610 <LoRa_performCAD+0x3c>
		}
		HAL_Delay(1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f001 fc36 	bl	8002e70 <HAL_Delay>
	while(timeout--){
 8001604:	887b      	ldrh	r3, [r7, #2]
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	807a      	strh	r2, [r7, #2]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1ec      	bne.n	80015e8 <LoRa_performCAD+0x14>
	}

	// Timeout
	return 255;
 800160e:	23ff      	movs	r3, #255	@ 0xff
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 8001624:	211e      	movs	r1, #30
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff fe3a 	bl	80012a0 <LoRa_read>
 800162c:	4603      	mov	r3, r0
 800162e:	73fb      	strb	r3, [r7, #15]

	if(enable){
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d004      	beq.n	8001640 <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	73fb      	strb	r3, [r7, #15]
 800163e:	e003      	b.n	8001648 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	f023 0304 	bic.w	r3, r3, #4
 8001646:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 8001648:	7bfb      	ldrb	r3, [r7, #15]
 800164a:	461a      	mov	r2, r3
 800164c:	211e      	movs	r1, #30
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff fe40 	bl	80012d4 <LoRa_write>
}
 8001654:	bf00      	nop
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff fe99 	bl	800139c <LoRa_isvalid>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 8096 	beq.w	800179e <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001672:	2100      	movs	r1, #0
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff fbee 	bl	8000e56 <LoRa_gotoMode>
			HAL_Delay(10);
 800167a:	200a      	movs	r0, #10
 800167c:	f001 fbf8 	bl	8002e70 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8001680:	2101      	movs	r1, #1
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fe0c 	bl	80012a0 <LoRa_read>
 8001688:	4603      	mov	r3, r0
 800168a:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 800168c:	200a      	movs	r0, #10
 800168e:	f001 fbef 	bl	8002e70 <HAL_Delay>
			data = read | 0x80;
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001698:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 800169a:	7bbb      	ldrb	r3, [r7, #14]
 800169c:	461a      	mov	r2, r3
 800169e:	2101      	movs	r1, #1
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff fe17 	bl	80012d4 <LoRa_write>
			HAL_Delay(100);
 80016a6:	2064      	movs	r0, #100	@ 0x64
 80016a8:	f001 fbe2 	bl	8002e70 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	4619      	mov	r1, r3
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff fd12 	bl	80010dc <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016be:	4619      	mov	r1, r3
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff fd6d 	bl	80011a0 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80016cc:	4619      	mov	r1, r3
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff fd7a 	bl	80011c8 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80016d4:	2223      	movs	r2, #35	@ 0x23
 80016d6:	210c      	movs	r1, #12
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff fdfb 	bl	80012d4 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fdb0 	bl	8001244 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016ea:	4619      	mov	r1, r3
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff fd25 	bl	800113c <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80016f2:	22ff      	movs	r2, #255	@ 0xff
 80016f4:	211f      	movs	r1, #31
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fdec 	bl	80012d4 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001706:	011b      	lsls	r3, r3, #4
 8001708:	b2da      	uxtb	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	b2db      	uxtb	r3, r3
 8001714:	4413      	add	r3, r2
 8001716:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001718:	7bbb      	ldrb	r3, [r7, #14]
 800171a:	461a      	mov	r2, r3
 800171c:	211d      	movs	r1, #29
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff fdd8 	bl	80012d4 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fca3 	bl	8001070 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800172e:	0a1b      	lsrs	r3, r3, #8
 8001730:	b29b      	uxth	r3, r3
 8001732:	b2db      	uxtb	r3, r3
 8001734:	461a      	mov	r2, r3
 8001736:	2120      	movs	r1, #32
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff fdcb 	bl	80012d4 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001742:	b2db      	uxtb	r3, r3
 8001744:	461a      	mov	r2, r3
 8001746:	2121      	movs	r1, #33	@ 0x21
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff fdc3 	bl	80012d4 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800174e:	2140      	movs	r1, #64	@ 0x40
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fda5 	bl	80012a0 <LoRa_read>
 8001756:	4603      	mov	r3, r0
 8001758:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001760:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001762:	7bbb      	ldrb	r3, [r7, #14]
 8001764:	461a      	mov	r2, r3
 8001766:	2140      	movs	r1, #64	@ 0x40
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff fdb3 	bl	80012d4 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 800176e:	2101      	movs	r1, #1
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fb70 	bl	8000e56 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 800177c:	200a      	movs	r0, #10
 800177e:	f001 fb77 	bl	8002e70 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001782:	2142      	movs	r1, #66	@ 0x42
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7ff fd8b 	bl	80012a0 <LoRa_read>
 800178a:	4603      	mov	r3, r0
 800178c:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	2b12      	cmp	r3, #18
 8001792:	d101      	bne.n	8001798 <LoRa_init+0x13c>
				return LORA_OK;
 8001794:	23c8      	movs	r3, #200	@ 0xc8
 8001796:	e004      	b.n	80017a2 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001798:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 800179c:	e001      	b.n	80017a2 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800179e:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <printu>:
#include <stdarg.h>
#include <stdlib.h>

/* Private variables ---------------------------------------------------------*/
void printu(const char *msg)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 200);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7fe fcc9 	bl	800014c <strlen>
 80017ba:	4603      	mov	r3, r0
 80017bc:	b29a      	uxth	r2, r3
 80017be:	23c8      	movs	r3, #200	@ 0xc8
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	4803      	ldr	r0, [pc, #12]	@ (80017d0 <printu+0x24>)
 80017c4:	f003 f82b 	bl	800481e <HAL_UART_Transmit>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000498 	.word	0x20000498

080017d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e8:	4b2f      	ldr	r3, [pc, #188]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a2e      	ldr	r2, [pc, #184]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 80017ee:	f043 0310 	orr.w	r3, r3, #16
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b2c      	ldr	r3, [pc, #176]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0310 	and.w	r3, r3, #16
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001800:	4b29      	ldr	r3, [pc, #164]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4a28      	ldr	r2, [pc, #160]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 8001806:	f043 0320 	orr.w	r3, r3, #32
 800180a:	6193      	str	r3, [r2, #24]
 800180c:	4b26      	ldr	r3, [pc, #152]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f003 0320 	and.w	r3, r3, #32
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001818:	4b23      	ldr	r3, [pc, #140]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a22      	ldr	r2, [pc, #136]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 800181e:	f043 0304 	orr.w	r3, r3, #4
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b20      	ldr	r3, [pc, #128]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001830:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	4a1c      	ldr	r2, [pc, #112]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 8001836:	f043 0308 	orr.w	r3, r3, #8
 800183a:	6193      	str	r3, [r2, #24]
 800183c:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <MX_GPIO_Init+0xd4>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 0308 	and.w	r3, r3, #8
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 8001848:	2201      	movs	r2, #1
 800184a:	2103      	movs	r1, #3
 800184c:	4817      	ldr	r0, [pc, #92]	@ (80018ac <MX_GPIO_Init+0xd8>)
 800184e:	f001 fdb2 	bl	80033b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 8001852:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	4619      	mov	r1, r3
 8001866:	4812      	ldr	r0, [pc, #72]	@ (80018b0 <MX_GPIO_Init+0xdc>)
 8001868:	f001 fc0a 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800186c:	2302      	movs	r3, #2
 800186e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <MX_GPIO_Init+0xe0>)
 8001872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4619      	mov	r1, r3
 800187e:	480e      	ldr	r0, [pc, #56]	@ (80018b8 <MX_GPIO_Init+0xe4>)
 8001880:	f001 fbfe 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 8001884:	2303      	movs	r3, #3
 8001886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2301      	movs	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	2302      	movs	r3, #2
 8001892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4619      	mov	r1, r3
 800189a:	4804      	ldr	r0, [pc, #16]	@ (80018ac <MX_GPIO_Init+0xd8>)
 800189c:	f001 fbf0 	bl	8003080 <HAL_GPIO_Init>

}
 80018a0:	bf00      	nop
 80018a2:	3720      	adds	r7, #32
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40010c00 	.word	0x40010c00
 80018b0:	40011000 	.word	0x40011000
 80018b4:	10110000 	.word	0x10110000
 80018b8:	40010800 	.word	0x40010800

080018bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018c0:	f3bf 8f4f 	dsb	sy
}
 80018c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <__NVIC_SystemReset+0x24>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80018ce:	4904      	ldr	r1, [pc, #16]	@ (80018e0 <__NVIC_SystemReset+0x24>)
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <__NVIC_SystemReset+0x28>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80018d6:	f3bf 8f4f 	dsb	sy
}
 80018da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <__NVIC_SystemReset+0x20>
 80018e0:	e000ed00 	.word	0xe000ed00
 80018e4:	05fa0004 	.word	0x05fa0004

080018e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e8:	b5b0      	push	{r4, r5, r7, lr}
 80018ea:	b08e      	sub	sp, #56	@ 0x38
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80018ee:	f001 fa5d 	bl	8002dac <HAL_Init>

  lcg_seed = HAL_GetTick();
 80018f2:	f001 fab3 	bl	8002e5c <HAL_GetTick>
 80018f6:	4603      	mov	r3, r0
 80018f8:	4a68      	ldr	r2, [pc, #416]	@ (8001a9c <main+0x1b4>)
 80018fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 80018fc:	f7ff ff6a 	bl	80017d4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001900:	f001 f89e 	bl	8002a40 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001904:	f001 f9b6 	bl	8002c74 <MX_USART1_UART_Init>
  /* USER CODE END Init */

  SystemClock_Config();
 8001908:	f000 f8ea 	bl	8001ae0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  MX_GPIO_Init();
 800190c:	f7ff ff62 	bl	80017d4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001910:	f001 f896 	bl	8002a40 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001914:	f001 f9ae 	bl	8002c74 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
#ifdef USE_UART
    printu("\r\n\r\n=== SYSTEM START ===\r\n");
 8001918:	4861      	ldr	r0, [pc, #388]	@ (8001aa0 <main+0x1b8>)
 800191a:	f7ff ff47 	bl	80017ac <printu>
#endif
    /* ---------- SX127x RESET ---------- */
    hard_reset_radio();
 800191e:	f000 f9cb 	bl	8001cb8 <hard_reset_radio>
    HAL_Delay(100);
 8001922:	2064      	movs	r0, #100	@ 0x64
 8001924:	f001 faa4 	bl	8002e70 <HAL_Delay>

    /* ---------- INIT LoRa STRUCT ---------- */
    myLoRa = newLoRa();
 8001928:	4c5e      	ldr	r4, [pc, #376]	@ (8001aa4 <main+0x1bc>)
 800192a:	463b      	mov	r3, r7
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fa69 	bl	8000e04 <newLoRa>
 8001932:	4625      	mov	r5, r4
 8001934:	463c      	mov	r4, r7
 8001936:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001938:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800193c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001942:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port    = NSS_GPIO_Port;
 8001946:	4b57      	ldr	r3, [pc, #348]	@ (8001aa4 <main+0x1bc>)
 8001948:	4a57      	ldr	r2, [pc, #348]	@ (8001aa8 <main+0x1c0>)
 800194a:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin     = NSS_Pin;
 800194c:	4b55      	ldr	r3, [pc, #340]	@ (8001aa4 <main+0x1bc>)
 800194e:	2201      	movs	r2, #1
 8001950:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 8001952:	4b54      	ldr	r3, [pc, #336]	@ (8001aa4 <main+0x1bc>)
 8001954:	4a54      	ldr	r2, [pc, #336]	@ (8001aa8 <main+0x1c0>)
 8001956:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin  = RESET_Pin;
 8001958:	4b52      	ldr	r3, [pc, #328]	@ (8001aa4 <main+0x1bc>)
 800195a:	2202      	movs	r2, #2
 800195c:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port  = DIO0_GPIO_Port;
 800195e:	4b51      	ldr	r3, [pc, #324]	@ (8001aa4 <main+0x1bc>)
 8001960:	4a52      	ldr	r2, [pc, #328]	@ (8001aac <main+0x1c4>)
 8001962:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin   = DIO0_Pin;
 8001964:	4b4f      	ldr	r3, [pc, #316]	@ (8001aa4 <main+0x1bc>)
 8001966:	2202      	movs	r2, #2
 8001968:	829a      	strh	r2, [r3, #20]
    myLoRa.hSPIx      = &hspi1;
 800196a:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa4 <main+0x1bc>)
 800196c:	4a50      	ldr	r2, [pc, #320]	@ (8001ab0 <main+0x1c8>)
 800196e:	619a      	str	r2, [r3, #24]

    LoRa_status = LoRa_init(&myLoRa);
 8001970:	484c      	ldr	r0, [pc, #304]	@ (8001aa4 <main+0x1bc>)
 8001972:	f7ff fe73 	bl	800165c <LoRa_init>
 8001976:	4603      	mov	r3, r0
 8001978:	461a      	mov	r2, r3
 800197a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab4 <main+0x1cc>)
 800197c:	801a      	strh	r2, [r3, #0]

    if (LoRa_status != LORA_OK)
 800197e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ab4 <main+0x1cc>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	2bc8      	cmp	r3, #200	@ 0xc8
 8001984:	d021      	beq.n	80019ca <main+0xe2>
    {
#ifdef USE_UART
      printu("LoRa init failed. Retrying...\r\n");
 8001986:	484c      	ldr	r0, [pc, #304]	@ (8001ab8 <main+0x1d0>)
 8001988:	f7ff ff10 	bl	80017ac <printu>
#endif
      hard_reset_radio();
 800198c:	f000 f994 	bl	8001cb8 <hard_reset_radio>
      HAL_Delay(100);
 8001990:	2064      	movs	r0, #100	@ 0x64
 8001992:	f001 fa6d 	bl	8002e70 <HAL_Delay>

      LoRa_status = LoRa_init(&myLoRa);
 8001996:	4843      	ldr	r0, [pc, #268]	@ (8001aa4 <main+0x1bc>)
 8001998:	f7ff fe60 	bl	800165c <LoRa_init>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	4b44      	ldr	r3, [pc, #272]	@ (8001ab4 <main+0x1cc>)
 80019a2:	801a      	strh	r2, [r3, #0]
      if (LoRa_status != LORA_OK) {
 80019a4:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <main+0x1cc>)
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80019aa:	d00e      	beq.n	80019ca <main+0xe2>
#ifdef USE_UART
          printu("LoRa init failed permanently.\r\n");
 80019ac:	4843      	ldr	r0, [pc, #268]	@ (8001abc <main+0x1d4>)
 80019ae:	f7ff fefd 	bl	80017ac <printu>
#endif
          while (1) {
              check_clear_button();
 80019b2:	f000 ff45 	bl	8002840 <check_clear_button>
              HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);  // Blink LED to indicate error
 80019b6:	2104      	movs	r1, #4
 80019b8:	4841      	ldr	r0, [pc, #260]	@ (8001ac0 <main+0x1d8>)
 80019ba:	f001 fd14 	bl	80033e6 <HAL_GPIO_TogglePin>
              HAL_Delay(500);
 80019be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019c2:	f001 fa55 	bl	8002e70 <HAL_Delay>
              check_clear_button();
 80019c6:	bf00      	nop
 80019c8:	e7f3      	b.n	80019b2 <main+0xca>
          }
      }
    }

    // Configure LoRa parameters to match ESP32 master
    LoRa_setSyncWord(&myLoRa, 0x34);
 80019ca:	2134      	movs	r1, #52	@ 0x34
 80019cc:	4835      	ldr	r0, [pc, #212]	@ (8001aa4 <main+0x1bc>)
 80019ce:	f7ff fc54 	bl	800127a <LoRa_setSyncWord>
    LoRa_setSpreadingFactor(&myLoRa, 7);
 80019d2:	2107      	movs	r1, #7
 80019d4:	4833      	ldr	r0, [pc, #204]	@ (8001aa4 <main+0x1bc>)
 80019d6:	f7ff fbb1 	bl	800113c <LoRa_setSpreadingFactor>
    LoRa_enableCRC(&myLoRa, 1);
 80019da:	2101      	movs	r1, #1
 80019dc:	4831      	ldr	r0, [pc, #196]	@ (8001aa4 <main+0x1bc>)
 80019de:	f7ff fe1b 	bl	8001618 <LoRa_enableCRC>

    /* ---------- SAFE FIFO SETUP ---------- */
    LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 80019e2:	2200      	movs	r2, #0
 80019e4:	210f      	movs	r1, #15
 80019e6:	482f      	ldr	r0, [pc, #188]	@ (8001aa4 <main+0x1bc>)
 80019e8:	f7ff fc74 	bl	80012d4 <LoRa_write>
    LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 80019ec:	2280      	movs	r2, #128	@ 0x80
 80019ee:	210e      	movs	r1, #14
 80019f0:	482c      	ldr	r0, [pc, #176]	@ (8001aa4 <main+0x1bc>)
 80019f2:	f7ff fc6f 	bl	80012d4 <LoRa_write>

    /* ---------- START RX (single start) ---------- */
    LoRa_startReceiving(&myLoRa);
 80019f6:	482b      	ldr	r0, [pc, #172]	@ (8001aa4 <main+0x1bc>)
 80019f8:	f7ff fd32 	bl	8001460 <LoRa_startReceiving>

#ifdef USE_UART
    printu(" LoRa initialized\r\n");
 80019fc:	4831      	ldr	r0, [pc, #196]	@ (8001ac4 <main+0x1dc>)
 80019fe:	f7ff fed5 	bl	80017ac <printu>
#endif

    // Verify radio configuration
    uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001a02:	2142      	movs	r1, #66	@ 0x42
 8001a04:	4827      	ldr	r0, [pc, #156]	@ (8001aa4 <main+0x1bc>)
 8001a06:	f7ff fc4b 	bl	80012a0 <LoRa_read>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef USE_UART
    print_dbg("Radio Version: 0x%02X\r\n", version);
 8001a10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a14:	4619      	mov	r1, r3
 8001a16:	482c      	ldr	r0, [pc, #176]	@ (8001ac8 <main+0x1e0>)
 8001a18:	f000 f8a8 	bl	8001b6c <print_dbg>
#endif

    STM32_GetUID(uid);
 8001a1c:	482b      	ldr	r0, [pc, #172]	@ (8001acc <main+0x1e4>)
 8001a1e:	f000 f8f3 	bl	8001c08 <STM32_GetUID>
#ifdef USE_UART
    print_dbg("UID: %08lX-%08lX-%08lX\r\n", uid[0], uid[1], uid[2]);
 8001a22:	4b2a      	ldr	r3, [pc, #168]	@ (8001acc <main+0x1e4>)
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <main+0x1e4>)
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <main+0x1e4>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	4828      	ldr	r0, [pc, #160]	@ (8001ad0 <main+0x1e8>)
 8001a30:	f000 f89c 	bl	8001b6c <print_dbg>
#endif

    uint8_t saved_node_id = flash_read_node_id();
 8001a34:	f000 fec6 	bl	80027c4 <flash_read_node_id>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 8001a3e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001a42:	2bff      	cmp	r3, #255	@ 0xff
 8001a44:	d00a      	beq.n	8001a5c <main+0x174>
        nodeId = saved_node_id;
 8001a46:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001a4a:	4a22      	ldr	r2, [pc, #136]	@ (8001ad4 <main+0x1ec>)
 8001a4c:	6013      	str	r3, [r2, #0]
#ifdef USE_UART
        print_node_id(nodeId);
 8001a4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ad4 <main+0x1ec>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 f8a7 	bl	8001ba8 <print_node_id>
 8001a5a:	e002      	b.n	8001a62 <main+0x17a>
#endif
    } else {
#ifdef USE_UART
        printu("No valid Node ID in flash\r\n");
 8001a5c:	481e      	ldr	r0, [pc, #120]	@ (8001ad8 <main+0x1f0>)
 8001a5e:	f7ff fea5 	bl	80017ac <printu>
#endif
    }

    reset_watchdog();
 8001a62:	f000 f8ef 	bl	8001c44 <reset_watchdog>
    lastResetTime = HAL_GetTick();
 8001a66:	f001 f9f9 	bl	8002e5c <HAL_GetTick>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001adc <main+0x1f4>)
 8001a6e:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  while (1)
  {
      check_clear_button();
 8001a70:	f000 fee6 	bl	8002840 <check_clear_button>
      check_watchdog();
 8001a74:	f000 f8f2 	bl	8001c5c <check_watchdog>

      if(nodeId > 0)
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <main+0x1ec>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	dd04      	ble.n	8001a8a <main+0x1a2>
      {
          reset_watchdog();
 8001a80:	f000 f8e0 	bl	8001c44 <reset_watchdog>
          LoRa_StartPollingnode();
 8001a84:	f000 fcec 	bl	8002460 <LoRa_StartPollingnode>
 8001a88:	e001      	b.n	8001a8e <main+0x1a6>
      }
      else
      {
          req_Registration();
 8001a8a:	f000 f9fd 	bl	8001e88 <req_Registration>
      }

      check_radio_health();
 8001a8e:	f000 f943 	bl	8001d18 <check_radio_health>
      HAL_Delay(100); // Increased from 10ms to reduce radio mode switching
 8001a92:	2064      	movs	r0, #100	@ 0x64
 8001a94:	f001 f9ec 	bl	8002e70 <HAL_Delay>
      check_clear_button();
 8001a98:	e7ea      	b.n	8001a70 <main+0x188>
 8001a9a:	bf00      	nop
 8001a9c:	200000d8 	.word	0x200000d8
 8001aa0:	08005fc0 	.word	0x08005fc0
 8001aa4:	20000094 	.word	0x20000094
 8001aa8:	40010c00 	.word	0x40010c00
 8001aac:	40010800 	.word	0x40010800
 8001ab0:	2000043c 	.word	0x2000043c
 8001ab4:	200000c0 	.word	0x200000c0
 8001ab8:	08005fdc 	.word	0x08005fdc
 8001abc:	08005ffc 	.word	0x08005ffc
 8001ac0:	40011400 	.word	0x40011400
 8001ac4:	0800601c 	.word	0x0800601c
 8001ac8:	08006034 	.word	0x08006034
 8001acc:	200000c4 	.word	0x200000c4
 8001ad0:	0800604c 	.word	0x0800604c
 8001ad4:	200000d0 	.word	0x200000d0
 8001ad8:	08006068 	.word	0x08006068
 8001adc:	20000428 	.word	0x20000428

08001ae0 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b090      	sub	sp, #64	@ 0x40
 8001ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae6:	f107 0318 	add.w	r3, r7, #24
 8001aea:	2228      	movs	r2, #40	@ 0x28
 8001aec:	2100      	movs	r1, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 f92c 	bl	8004d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b02:	2301      	movs	r3, #1
 8001b04:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b14:	2302      	movs	r3, #2
 8001b16:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b1e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b24:	f107 0318 	add.w	r3, r7, #24
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f001 fc75 	bl	8003418 <HAL_RCC_OscConfig>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b34:	f000 ff7e 	bl	8002a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b38:	230f      	movs	r3, #15
 8001b3a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b4e:	1d3b      	adds	r3, r7, #4
 8001b50:	2102      	movs	r1, #2
 8001b52:	4618      	mov	r0, r3
 8001b54:	f001 fee2 	bl	800391c <HAL_RCC_ClockConfig>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b5e:	f000 ff69 	bl	8002a34 <Error_Handler>
  }
}
 8001b62:	bf00      	nop
 8001b64:	3740      	adds	r7, #64	@ 0x40
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <print_dbg>:

/* USER CODE BEGIN 4 */
#ifdef USE_UART
void print_dbg(const char *format, ...)
{
 8001b6c:	b40f      	push	{r0, r1, r2, r3}
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(dbg_buf, DBG_BUF_SIZE, format, args);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	2180      	movs	r1, #128	@ 0x80
 8001b80:	4808      	ldr	r0, [pc, #32]	@ (8001ba4 <print_dbg+0x38>)
 8001b82:	f003 f8d5 	bl	8004d30 <vsniprintf>
 8001b86:	6078      	str	r0, [r7, #4]
    va_end(args);

    if (len > 0) {
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	dd02      	ble.n	8001b94 <print_dbg+0x28>
        printu(dbg_buf);
 8001b8e:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <print_dbg+0x38>)
 8001b90:	f7ff fe0c 	bl	80017ac <printu>
    }
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b9e:	b004      	add	sp, #16
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	200003a4 	.word	0x200003a4

08001ba8 <print_node_id>:

void print_node_id(uint8_t nodeId)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
    char buf[4];   // only 4 bytes on stack
    buf[0] = '0' + (nodeId / 10);
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <print_node_id+0x58>)
 8001bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bba:	08db      	lsrs	r3, r3, #3
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	3330      	adds	r3, #48	@ 0x30
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	733b      	strb	r3, [r7, #12]
    buf[1] = '0' + (nodeId % 10);
 8001bc4:	79fa      	ldrb	r2, [r7, #7]
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <print_node_id+0x58>)
 8001bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8001bcc:	08d9      	lsrs	r1, r3, #3
 8001bce:	460b      	mov	r3, r1
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	3330      	adds	r3, #48	@ 0x30
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	737b      	strb	r3, [r7, #13]
    buf[2] = '\r';
 8001be0:	230d      	movs	r3, #13
 8001be2:	73bb      	strb	r3, [r7, #14]
    buf[3] = '\n';
 8001be4:	230a      	movs	r3, #10
 8001be6:	73fb      	strb	r3, [r7, #15]

    printu("Node ID: ");
 8001be8:	4806      	ldr	r0, [pc, #24]	@ (8001c04 <print_node_id+0x5c>)
 8001bea:	f7ff fddf 	bl	80017ac <printu>
    printu(buf);
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fdda 	bl	80017ac <printu>
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	cccccccd 	.word	0xcccccccd
 8001c04:	08006084 	.word	0x08006084

08001c08 <STM32_GetUID>:
    RCC->CSR |= RCC_CSR_RMVF;
}
#endif

void STM32_GetUID(uint32_t uid_out[3])
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 8001c10:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <STM32_GetUID+0x30>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 8001c18:	4a08      	ldr	r2, [pc, #32]	@ (8001c3c <STM32_GetUID+0x34>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 8001c22:	4a07      	ldr	r2, [pc, #28]	@ (8001c40 <STM32_GetUID+0x38>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3308      	adds	r3, #8
 8001c28:	6812      	ldr	r2, [r2, #0]
 8001c2a:	601a      	str	r2, [r3, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	1ffff7e8 	.word	0x1ffff7e8
 8001c3c:	1ffff7ec 	.word	0x1ffff7ec
 8001c40:	1ffff7f0 	.word	0x1ffff7f0

08001c44 <reset_watchdog>:

void reset_watchdog(void) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
    lastActivityTime = HAL_GetTick();
 8001c48:	f001 f908 	bl	8002e5c <HAL_GetTick>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	4a02      	ldr	r2, [pc, #8]	@ (8001c58 <reset_watchdog+0x14>)
 8001c50:	6013      	str	r3, [r2, #0]
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200003a0 	.word	0x200003a0

08001c5c <check_watchdog>:

void check_watchdog(void) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - lastActivityTime > watchdogTimeout) {
 8001c62:	f001 f8fb 	bl	8002e5c <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <check_watchdog+0x4c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	1ad2      	subs	r2, r2, r3
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cac <check_watchdog+0x50>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d914      	bls.n	8001ca0 <check_watchdog+0x44>
#ifdef USE_UART
        printu(" Watchdog timeout - Resetting system\r\n");
 8001c76:	480e      	ldr	r0, [pc, #56]	@ (8001cb0 <check_watchdog+0x54>)
 8001c78:	f7ff fd98 	bl	80017ac <printu>
#endif
        for (int i = 0; i < 5; i++) {
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	e009      	b.n	8001c96 <check_watchdog+0x3a>
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8001c82:	2104      	movs	r1, #4
 8001c84:	480b      	ldr	r0, [pc, #44]	@ (8001cb4 <check_watchdog+0x58>)
 8001c86:	f001 fbae 	bl	80033e6 <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8001c8a:	2064      	movs	r0, #100	@ 0x64
 8001c8c:	f001 f8f0 	bl	8002e70 <HAL_Delay>
        for (int i = 0; i < 5; i++) {
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3301      	adds	r3, #1
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	ddf2      	ble.n	8001c82 <check_watchdog+0x26>
        }
        NVIC_SystemReset();
 8001c9c:	f7ff fe0e 	bl	80018bc <__NVIC_SystemReset>
    }
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200003a0 	.word	0x200003a0
 8001cac:	20000018 	.word	0x20000018
 8001cb0:	0800617c 	.word	0x0800617c
 8001cb4:	40011400 	.word	0x40011400

08001cb8 <hard_reset_radio>:

void hard_reset_radio(void) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
#ifdef USE_UART
    printu("Resetting radio...\r\n");
 8001cbc:	4812      	ldr	r0, [pc, #72]	@ (8001d08 <hard_reset_radio+0x50>)
 8001cbe:	f7ff fd75 	bl	80017ac <printu>
#endif
    // Hard reset the radio
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	4811      	ldr	r0, [pc, #68]	@ (8001d0c <hard_reset_radio+0x54>)
 8001cc8:	f001 fb75 	bl	80033b6 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001ccc:	200a      	movs	r0, #10
 8001cce:	f001 f8cf 	bl	8002e70 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	2102      	movs	r1, #2
 8001cd6:	480d      	ldr	r0, [pc, #52]	@ (8001d0c <hard_reset_radio+0x54>)
 8001cd8:	f001 fb6d 	bl	80033b6 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001cdc:	2064      	movs	r0, #100	@ 0x64
 8001cde:	f001 f8c7 	bl	8002e70 <HAL_Delay>

    // Ensure NSS is high
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <hard_reset_radio+0x54>)
 8001ce8:	f001 fb65 	bl	80033b6 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cec:	200a      	movs	r0, #10
 8001cee:	f001 f8bf 	bl	8002e70 <HAL_Delay>

    radioErrorCount = 0;
 8001cf2:	4b07      	ldr	r3, [pc, #28]	@ (8001d10 <hard_reset_radio+0x58>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
    lastResetTime = HAL_GetTick();
 8001cf8:	f001 f8b0 	bl	8002e5c <HAL_GetTick>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <hard_reset_radio+0x5c>)
 8001d00:	6013      	str	r3, [r2, #0]
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	080061a8 	.word	0x080061a8
 8001d0c:	40010c00 	.word	0x40010c00
 8001d10:	20000424 	.word	0x20000424
 8001d14:	20000428 	.word	0x20000428

08001d18 <check_radio_health>:

void check_radio_health(void) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
    static uint32_t lastCheck = 0;

    if (HAL_GetTick() - lastCheck > 5000) {
 8001d1e:	f001 f89d 	bl	8002e5c <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <check_radio_health+0x90>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d935      	bls.n	8001d9e <check_radio_health+0x86>
        uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001d32:	2142      	movs	r1, #66	@ 0x42
 8001d34:	481d      	ldr	r0, [pc, #116]	@ (8001dac <check_radio_health+0x94>)
 8001d36:	f7ff fab3 	bl	80012a0 <LoRa_read>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
        if (version != 0x12) {
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	2b12      	cmp	r3, #18
 8001d42:	d024      	beq.n	8001d8e <check_radio_health+0x76>
#ifdef USE_UART
            print_dbg(" Radio version mismatch: 0x%02X\r\n", version);
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4819      	ldr	r0, [pc, #100]	@ (8001db0 <check_radio_health+0x98>)
 8001d4a:	f7ff ff0f 	bl	8001b6c <print_dbg>
#endif
            // Only reset if we've had multiple errors
            if (radioErrorCount++ > 3) {
 8001d4e:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <check_radio_health+0x9c>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	b2d1      	uxtb	r1, r2
 8001d56:	4a17      	ldr	r2, [pc, #92]	@ (8001db4 <check_radio_health+0x9c>)
 8001d58:	7011      	strb	r1, [r2, #0]
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	d91a      	bls.n	8001d94 <check_radio_health+0x7c>
                hard_reset_radio();
 8001d5e:	f7ff ffab 	bl	8001cb8 <hard_reset_radio>
                HAL_Delay(100);
 8001d62:	2064      	movs	r0, #100	@ 0x64
 8001d64:	f001 f884 	bl	8002e70 <HAL_Delay>
                LoRa_init(&myLoRa);
 8001d68:	4810      	ldr	r0, [pc, #64]	@ (8001dac <check_radio_health+0x94>)
 8001d6a:	f7ff fc77 	bl	800165c <LoRa_init>
                LoRa_setSyncWord(&myLoRa, 0x34);
 8001d6e:	2134      	movs	r1, #52	@ 0x34
 8001d70:	480e      	ldr	r0, [pc, #56]	@ (8001dac <check_radio_health+0x94>)
 8001d72:	f7ff fa82 	bl	800127a <LoRa_setSyncWord>
                LoRa_setSpreadingFactor(&myLoRa, 7);
 8001d76:	2107      	movs	r1, #7
 8001d78:	480c      	ldr	r0, [pc, #48]	@ (8001dac <check_radio_health+0x94>)
 8001d7a:	f7ff f9df 	bl	800113c <LoRa_setSpreadingFactor>
                LoRa_enableCRC(&myLoRa, 1);
 8001d7e:	2101      	movs	r1, #1
 8001d80:	480a      	ldr	r0, [pc, #40]	@ (8001dac <check_radio_health+0x94>)
 8001d82:	f7ff fc49 	bl	8001618 <LoRa_enableCRC>
                LoRa_startReceiving(&myLoRa);
 8001d86:	4809      	ldr	r0, [pc, #36]	@ (8001dac <check_radio_health+0x94>)
 8001d88:	f7ff fb6a 	bl	8001460 <LoRa_startReceiving>
 8001d8c:	e002      	b.n	8001d94 <check_radio_health+0x7c>
            }
        } else {
            radioErrorCount = 0; // Reset error count on success
 8001d8e:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <check_radio_health+0x9c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
        }
        lastCheck = HAL_GetTick();
 8001d94:	f001 f862 	bl	8002e5c <HAL_GetTick>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4a03      	ldr	r2, [pc, #12]	@ (8001da8 <check_radio_health+0x90>)
 8001d9c:	6013      	str	r3, [r2, #0]
    }
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000042c 	.word	0x2000042c
 8001dac:	20000094 	.word	0x20000094
 8001db0:	080061c0 	.word	0x080061c0
 8001db4:	20000424 	.word	0x20000424

08001db8 <check_radio_status>:

uint8_t check_radio_status(void) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
    // Check if radio is responding
    uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001dbe:	2142      	movs	r1, #66	@ 0x42
 8001dc0:	4816      	ldr	r0, [pc, #88]	@ (8001e1c <check_radio_status+0x64>)
 8001dc2:	f7ff fa6d 	bl	80012a0 <LoRa_read>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71fb      	strb	r3, [r7, #7]
    if (version != 0x12) {
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	2b12      	cmp	r3, #18
 8001dce:	d006      	beq.n	8001dde <check_radio_status+0x26>
#ifdef USE_UART
        print_dbg("Radio version wrong: 0x%02X\r\n", version);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4812      	ldr	r0, [pc, #72]	@ (8001e20 <check_radio_status+0x68>)
 8001dd6:	f7ff fec9 	bl	8001b6c <print_dbg>
#endif
        return 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e01a      	b.n	8001e14 <check_radio_status+0x5c>
    }

    // Check if in a valid mode
    uint8_t op_mode = LoRa_read(&myLoRa, RegOpMode);
 8001dde:	2101      	movs	r1, #1
 8001de0:	480e      	ldr	r0, [pc, #56]	@ (8001e1c <check_radio_status+0x64>)
 8001de2:	f7ff fa5d 	bl	80012a0 <LoRa_read>
 8001de6:	4603      	mov	r3, r0
 8001de8:	71bb      	strb	r3, [r7, #6]
    uint8_t mode = op_mode & 0x07;
 8001dea:	79bb      	ldrb	r3, [r7, #6]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	717b      	strb	r3, [r7, #5]

    // Mode should be 0x01 (STDBY), 0x03 (TX), or 0x05 (RX continuous)
    if (mode != 0x01 && mode != 0x03 && mode != 0x05) {
 8001df2:	797b      	ldrb	r3, [r7, #5]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d00c      	beq.n	8001e12 <check_radio_status+0x5a>
 8001df8:	797b      	ldrb	r3, [r7, #5]
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	d009      	beq.n	8001e12 <check_radio_status+0x5a>
 8001dfe:	797b      	ldrb	r3, [r7, #5]
 8001e00:	2b05      	cmp	r3, #5
 8001e02:	d006      	beq.n	8001e12 <check_radio_status+0x5a>
#ifdef USE_UART
        print_dbg("Radio in wrong mode: 0x%02X\r\n", mode);
 8001e04:	797b      	ldrb	r3, [r7, #5]
 8001e06:	4619      	mov	r1, r3
 8001e08:	4806      	ldr	r0, [pc, #24]	@ (8001e24 <check_radio_status+0x6c>)
 8001e0a:	f7ff feaf 	bl	8001b6c <print_dbg>
#endif
        return 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e000      	b.n	8001e14 <check_radio_status+0x5c>
    }

    return 1;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000094 	.word	0x20000094
 8001e20:	080061e8 	.word	0x080061e8
 8001e24:	08006208 	.word	0x08006208

08001e28 <wait_for_tx_complete>:

uint8_t wait_for_tx_complete(void) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
    uint32_t start = HAL_GetTick();
 8001e2e:	f001 f815 	bl	8002e5c <HAL_GetTick>
 8001e32:	6078      	str	r0, [r7, #4]
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001e34:	e014      	b.n	8001e60 <wait_for_tx_complete+0x38>
        uint8_t irq_flags = LoRa_read(&myLoRa, RegIrqFlags);
 8001e36:	2112      	movs	r1, #18
 8001e38:	4811      	ldr	r0, [pc, #68]	@ (8001e80 <wait_for_tx_complete+0x58>)
 8001e3a:	f7ff fa31 	bl	80012a0 <LoRa_read>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	70fb      	strb	r3, [r7, #3]
        if (irq_flags & 0x08) { // TxDone flag
 8001e42:	78fb      	ldrb	r3, [r7, #3]
 8001e44:	f003 0308 	and.w	r3, r3, #8
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d006      	beq.n	8001e5a <wait_for_tx_complete+0x32>
            LoRa_write(&myLoRa, RegIrqFlags, 0xFF); // Clear all IRQ flags
 8001e4c:	22ff      	movs	r2, #255	@ 0xff
 8001e4e:	2112      	movs	r1, #18
 8001e50:	480b      	ldr	r0, [pc, #44]	@ (8001e80 <wait_for_tx_complete+0x58>)
 8001e52:	f7ff fa3f 	bl	80012d4 <LoRa_write>
            return 1;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e00e      	b.n	8001e78 <wait_for_tx_complete+0x50>
        }
        HAL_Delay(1);
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	f001 f808 	bl	8002e70 <HAL_Delay>
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001e60:	f000 fffc 	bl	8002e5c <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e6e:	d3e2      	bcc.n	8001e36 <wait_for_tx_complete+0xe>
    }
#ifdef USE_UART
    printu(" TX timeout\r\n");
 8001e70:	4804      	ldr	r0, [pc, #16]	@ (8001e84 <wait_for_tx_complete+0x5c>)
 8001e72:	f7ff fc9b 	bl	80017ac <printu>
#endif
    return 0;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000094 	.word	0x20000094
 8001e84:	08006228 	.word	0x08006228

08001e88 <req_Registration>:


/* ---------------- Registration with MeshHeader -------------- */
void req_Registration(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af02      	add	r7, sp, #8
    // Create UID string payload
    snprintf(payloadBuf, sizeof(payloadBuf),
 8001e8e:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <req_Registration+0x88>)
 8001e90:	6819      	ldr	r1, [r3, #0]
 8001e92:	4b1f      	ldr	r3, [pc, #124]	@ (8001f10 <req_Registration+0x88>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	4a1e      	ldr	r2, [pc, #120]	@ (8001f10 <req_Registration+0x88>)
 8001e98:	6892      	ldr	r2, [r2, #8]
 8001e9a:	9201      	str	r2, [sp, #4]
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f14 <req_Registration+0x8c>)
 8001ea2:	2180      	movs	r1, #128	@ 0x80
 8001ea4:	481c      	ldr	r0, [pc, #112]	@ (8001f18 <req_Registration+0x90>)
 8001ea6:	f002 fe8f 	bl	8004bc8 <sniprintf>
             "%08lX-%08lX-%08lX",
             uid[0], uid[1], uid[2]);

    // Go to standby before CAD/TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001eaa:	2101      	movs	r1, #1
 8001eac:	481b      	ldr	r0, [pc, #108]	@ (8001f1c <req_Registration+0x94>)
 8001eae:	f7fe ffd2 	bl	8000e56 <LoRa_gotoMode>
    HAL_Delay(2);
 8001eb2:	2002      	movs	r0, #2
 8001eb4:	f000 ffdc 	bl	8002e70 <HAL_Delay>

    // Optional CAD check
    uint8_t cadResult = LoRa_performCAD(&myLoRa, 100);
 8001eb8:	2164      	movs	r1, #100	@ 0x64
 8001eba:	4818      	ldr	r0, [pc, #96]	@ (8001f1c <req_Registration+0x94>)
 8001ebc:	f7ff fb8a 	bl	80015d4 <LoRa_performCAD>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
    if(cadResult == 0)
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d119      	bne.n	8001efe <req_Registration+0x76>
    {
        // Send registration request with MeshHeader
    	LoRa_Transmit_ack(PKT_REQ_ADDRESS, 0xFF, 0, payloadBuf, lcg_rand() & 0xFFFF);
 8001eca:	f000 fd71 	bl	80029b0 <lcg_rand>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <req_Registration+0x90>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	21ff      	movs	r1, #255	@ 0xff
 8001eda:	2001      	movs	r0, #1
 8001edc:	f000 f930 	bl	8002140 <LoRa_Transmit_ack>
        printu(" Sent registration request with MeshHeader\r\n");
 8001ee0:	480f      	ldr	r0, [pc, #60]	@ (8001f20 <req_Registration+0x98>)
 8001ee2:	f7ff fc63 	bl	80017ac <printu>

        // Return to RX mode
        LoRa_startReceiving(&myLoRa);
 8001ee6:	480d      	ldr	r0, [pc, #52]	@ (8001f1c <req_Registration+0x94>)
 8001ee8:	f7ff faba 	bl	8001460 <LoRa_startReceiving>

        // Wait for ACK with MeshHeader
        uint8_t ack = wait_for_ack(5000);
 8001eec:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001ef0:	f000 f81a 	bl	8001f28 <wait_for_ack>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	71bb      	strb	r3, [r7, #6]

        if (ack != 0xFF) {
 8001ef8:	79bb      	ldrb	r3, [r7, #6]
 8001efa:	2bff      	cmp	r3, #255	@ 0xff
 8001efc:	e005      	b.n	8001f0a <req_Registration+0x82>
            return;
        }
    }
    else
    {
        printu("Skipped registration, channel busy\r\n");
 8001efe:	4809      	ldr	r0, [pc, #36]	@ (8001f24 <req_Registration+0x9c>)
 8001f00:	f7ff fc54 	bl	80017ac <printu>
        LoRa_startReceiving(&myLoRa);
 8001f04:	4805      	ldr	r0, [pc, #20]	@ (8001f1c <req_Registration+0x94>)
 8001f06:	f7ff faab 	bl	8001460 <LoRa_startReceiving>
    }
}
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200000c4 	.word	0x200000c4
 8001f14:	0800623c 	.word	0x0800623c
 8001f18:	200002dc 	.word	0x200002dc
 8001f1c:	20000094 	.word	0x20000094
 8001f20:	08006250 	.word	0x08006250
 8001f24:	08006284 	.word	0x08006284

08001f28 <wait_for_ack>:

/* ---------------- Wait for ACK with MeshHeader ---------------- */
uint8_t wait_for_ack(uint16_t timeout_ms)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b09c      	sub	sp, #112	@ 0x70
 8001f2c:	af02      	add	r7, sp, #8
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
    printu(" Waiting for ACK...\r\n");
 8001f32:	4872      	ldr	r0, [pc, #456]	@ (80020fc <wait_for_ack+0x1d4>)
 8001f34:	f7ff fc3a 	bl	80017ac <printu>
    uint32_t start = HAL_GetTick();
 8001f38:	f000 ff90 	bl	8002e5c <HAL_GetTick>
 8001f3c:	6638      	str	r0, [r7, #96]	@ 0x60

    while ((HAL_GetTick() - start) < timeout_ms)
 8001f3e:	e0cb      	b.n	80020d8 <wait_for_ack+0x1b0>
    {
        uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 8001f40:	22ff      	movs	r2, #255	@ 0xff
 8001f42:	496f      	ldr	r1, [pc, #444]	@ (8002100 <wait_for_ack+0x1d8>)
 8001f44:	486f      	ldr	r0, [pc, #444]	@ (8002104 <wait_for_ack+0x1dc>)
 8001f46:	f7ff fa97 	bl	8001478 <LoRa_receive>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (len > 0)
 8001f50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 80b8 	beq.w	80020ca <wait_for_ack+0x1a2>
        {
            // Check if we have enough bytes for a header
            if (len < sizeof(MeshHeader)) {
 8001f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	f240 80b7 	bls.w	80020d2 <wait_for_ack+0x1aa>
                continue;
            }

            MeshHeader *hdr = (MeshHeader *)rxBuf;
 8001f64:	4b66      	ldr	r3, [pc, #408]	@ (8002100 <wait_for_ack+0x1d8>)
 8001f66:	65bb      	str	r3, [r7, #88]	@ 0x58

            // Check version
            if (hdr->version != MESH_VERSION) {
 8001f68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d003      	beq.n	8001f78 <wait_for_ack+0x50>
                printu(" Wrong protocol version\r\n");
 8001f70:	4865      	ldr	r0, [pc, #404]	@ (8002108 <wait_for_ack+0x1e0>)
 8001f72:	f7ff fc1b 	bl	80017ac <printu>
                continue;
 8001f76:	e0af      	b.n	80020d8 <wait_for_ack+0x1b0>
            }

            // Check packet type
            if (hdr->type != PKT_ACK_ADDRESS) {
 8001f78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f7a:	785b      	ldrb	r3, [r3, #1]
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	f040 80aa 	bne.w	80020d6 <wait_for_ack+0x1ae>
                continue;  // Not an ACK_ADDRESS packet
            }

            // Check duplicate
            if (isDuplicate(hdr->src, hdr->msg_id)) {
 8001f82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f84:	789a      	ldrb	r2, [r3, #2]
 8001f86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f88:	88db      	ldrh	r3, [r3, #6]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4610      	mov	r0, r2
 8001f90:	f000 fcb8 	bl	8002904 <isDuplicate>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <wait_for_ack+0x7a>
                printu(" Duplicate packet\r\n");
 8001f9a:	485c      	ldr	r0, [pc, #368]	@ (800210c <wait_for_ack+0x1e4>)
 8001f9c:	f7ff fc06 	bl	80017ac <printu>
                continue;
 8001fa0:	e09a      	b.n	80020d8 <wait_for_ack+0x1b0>
            }

            // Remember this packet
            rememberPacket(hdr->src, hdr->msg_id);
 8001fa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fa4:	789a      	ldrb	r2, [r3, #2]
 8001fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fa8:	88db      	ldrh	r3, [r3, #6]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	4619      	mov	r1, r3
 8001fae:	4610      	mov	r0, r2
 8001fb0:	f000 fcd2 	bl	8002958 <rememberPacket>

            // Extract payload (starts after header)
            uint8_t payloadStart = sizeof(MeshHeader);
 8001fb4:	2309      	movs	r3, #9
 8001fb6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
            uint8_t payloadLen = hdr->payload_len;
 8001fba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fbc:	7a1b      	ldrb	r3, [r3, #8]
 8001fbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            if (payloadLen > (len - payloadStart)) {
 8001fc2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001fc6:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8001fca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001fce:	1acb      	subs	r3, r1, r3
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	dd06      	ble.n	8001fe2 <wait_for_ack+0xba>
                payloadLen = len - payloadStart;
 8001fd4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001fd8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            }

            if (payloadLen > 0) {
 8001fe2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00f      	beq.n	800200a <wait_for_ack+0xe2>
                memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8001fea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001fee:	4a44      	ldr	r2, [pc, #272]	@ (8002100 <wait_for_ack+0x1d8>)
 8001ff0:	4413      	add	r3, r2
 8001ff2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4845      	ldr	r0, [pc, #276]	@ (8002110 <wait_for_ack+0x1e8>)
 8001ffa:	f002 fedb 	bl	8004db4 <memcpy>
                payloadBuf[payloadLen] = '\0';
 8001ffe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002002:	4a43      	ldr	r2, [pc, #268]	@ (8002110 <wait_for_ack+0x1e8>)
 8002004:	2100      	movs	r1, #0
 8002006:	54d1      	strb	r1, [r2, r3]
 8002008:	e002      	b.n	8002010 <wait_for_ack+0xe8>
            } else {
                payloadBuf[0] = '\0';
 800200a:	4b41      	ldr	r3, [pc, #260]	@ (8002110 <wait_for_ack+0x1e8>)
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
            }

            printu(" Received ACK_ADDRESS packet\r\n");
 8002010:	4840      	ldr	r0, [pc, #256]	@ (8002114 <wait_for_ack+0x1ec>)
 8002012:	f7ff fbcb 	bl	80017ac <printu>

            // Parse payload: format is "UID|nodeId"
            uint32_t r_uid0 = 0, r_uid1 = 0, r_uid2 = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800201a:	2300      	movs	r3, #0
 800201c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800201e:	2300      	movs	r3, #0
 8002020:	647b      	str	r3, [r7, #68]	@ 0x44
            unsigned int assignedId = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	643b      	str	r3, [r7, #64]	@ 0x40

            int parsed = sscanf(payloadBuf,
 8002026:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800202a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800202e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002032:	9301      	str	r3, [sp, #4]
 8002034:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	460b      	mov	r3, r1
 800203c:	4936      	ldr	r1, [pc, #216]	@ (8002118 <wait_for_ack+0x1f0>)
 800203e:	4834      	ldr	r0, [pc, #208]	@ (8002110 <wait_for_ack+0x1e8>)
 8002040:	f002 fe1a 	bl	8004c78 <siscanf>
 8002044:	6538      	str	r0, [r7, #80]	@ 0x50
                                "%08lX-%08lX-%08lX|%u",
                                &r_uid0, &r_uid1, &r_uid2,
                                &assignedId);

            if (parsed == 4)
 8002046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002048:	2b04      	cmp	r3, #4
 800204a:	d13b      	bne.n	80020c4 <wait_for_ack+0x19c>
            {
                if (r_uid0 == uid[0] && r_uid1 == uid[1] && r_uid2 == uid[2])
 800204c:	4b33      	ldr	r3, [pc, #204]	@ (800211c <wait_for_ack+0x1f4>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002052:	429a      	cmp	r2, r3
 8002054:	d132      	bne.n	80020bc <wait_for_ack+0x194>
 8002056:	4b31      	ldr	r3, [pc, #196]	@ (800211c <wait_for_ack+0x1f4>)
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800205c:	429a      	cmp	r2, r3
 800205e:	d12d      	bne.n	80020bc <wait_for_ack+0x194>
 8002060:	4b2e      	ldr	r3, [pc, #184]	@ (800211c <wait_for_ack+0x1f4>)
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002066:	429a      	cmp	r2, r3
 8002068:	d128      	bne.n	80020bc <wait_for_ack+0x194>
                {
                    nodeId = (int)assignedId;
 800206a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800206c:	461a      	mov	r2, r3
 800206e:	4b2c      	ldr	r3, [pc, #176]	@ (8002120 <wait_for_ack+0x1f8>)
 8002070:	601a      	str	r2, [r3, #0]
                    char msg[50];
                    sprintf(msg, " Node ID assigned: %02d\r\n", nodeId);
 8002072:	4b2b      	ldr	r3, [pc, #172]	@ (8002120 <wait_for_ack+0x1f8>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	f107 030c 	add.w	r3, r7, #12
 800207a:	492a      	ldr	r1, [pc, #168]	@ (8002124 <wait_for_ack+0x1fc>)
 800207c:	4618      	mov	r0, r3
 800207e:	f002 fdd9 	bl	8004c34 <siprintf>
                    printu(msg);
 8002082:	f107 030c 	add.w	r3, r7, #12
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fb90 	bl	80017ac <printu>

                    // Send ACK back to confirm
                    LoRa_Transmit_ack(PKT_ACK, Master, nodeId, "", hdr->msg_id);
 800208c:	4b26      	ldr	r3, [pc, #152]	@ (8002128 <wait_for_ack+0x200>)
 800208e:	7819      	ldrb	r1, [r3, #0]
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <wait_for_ack+0x1f8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002098:	88db      	ldrh	r3, [r3, #6]
 800209a:	b29b      	uxth	r3, r3
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <wait_for_ack+0x204>)
 80020a0:	2005      	movs	r0, #5
 80020a2:	f000 f84d 	bl	8002140 <LoRa_Transmit_ack>

                    if (nodeId > 0) {
 80020a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002120 <wait_for_ack+0x1f8>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	dd02      	ble.n	80020b4 <wait_for_ack+0x18c>
                        //flash_save_node_id(nodeId);
                        printu("Node ID saved to flash\r\n");
 80020ae:	4820      	ldr	r0, [pc, #128]	@ (8002130 <wait_for_ack+0x208>)
 80020b0:	f7ff fb7c 	bl	80017ac <printu>
                    }

                    return (uint8_t)nodeId;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002120 <wait_for_ack+0x1f8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	e01a      	b.n	80020f2 <wait_for_ack+0x1ca>
                } else {
                    printu(" UID mismatch in ACK\r\n");
 80020bc:	481d      	ldr	r0, [pc, #116]	@ (8002134 <wait_for_ack+0x20c>)
 80020be:	f7ff fb75 	bl	80017ac <printu>
 80020c2:	e002      	b.n	80020ca <wait_for_ack+0x1a2>
                }
            } else {
                printu(" ACK parse failed\r\n");
 80020c4:	481c      	ldr	r0, [pc, #112]	@ (8002138 <wait_for_ack+0x210>)
 80020c6:	f7ff fb71 	bl	80017ac <printu>
            }
        }
        HAL_Delay(2);
 80020ca:	2002      	movs	r0, #2
 80020cc:	f000 fed0 	bl	8002e70 <HAL_Delay>
 80020d0:	e002      	b.n	80020d8 <wait_for_ack+0x1b0>
                continue;
 80020d2:	bf00      	nop
 80020d4:	e000      	b.n	80020d8 <wait_for_ack+0x1b0>
                continue;  // Not an ACK_ADDRESS packet
 80020d6:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout_ms)
 80020d8:	f000 fec0 	bl	8002e5c <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020e0:	1ad2      	subs	r2, r2, r3
 80020e2:	88fb      	ldrh	r3, [r7, #6]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	f4ff af2b 	bcc.w	8001f40 <wait_for_ack+0x18>
    }

    printu(" Timeout waiting for ACK\r\n");
 80020ea:	4814      	ldr	r0, [pc, #80]	@ (800213c <wait_for_ack+0x214>)
 80020ec:	f7ff fb5e 	bl	80017ac <printu>
    return 0xFF;
 80020f0:	23ff      	movs	r3, #255	@ 0xff
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3768      	adds	r7, #104	@ 0x68
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	080062ac 	.word	0x080062ac
 8002100:	200000dc 	.word	0x200000dc
 8002104:	20000094 	.word	0x20000094
 8002108:	080062c8 	.word	0x080062c8
 800210c:	080062e8 	.word	0x080062e8
 8002110:	200002dc 	.word	0x200002dc
 8002114:	08006300 	.word	0x08006300
 8002118:	08006324 	.word	0x08006324
 800211c:	200000c4 	.word	0x200000c4
 8002120:	200000d0 	.word	0x200000d0
 8002124:	0800633c 	.word	0x0800633c
 8002128:	20000000 	.word	0x20000000
 800212c:	0800635c 	.word	0x0800635c
 8002130:	08006360 	.word	0x08006360
 8002134:	0800637c 	.word	0x0800637c
 8002138:	08006398 	.word	0x08006398
 800213c:	080063b0 	.word	0x080063b0

08002140 <LoRa_Transmit_ack>:

/* -------------- Transmit with MeshHeader ------------- */
uint8_t LoRa_Transmit_ack(uint8_t type, uint8_t dst, uint8_t src, const char *payload, uint16_t msg_id)
{
 8002140:	b590      	push	{r4, r7, lr}
 8002142:	b09d      	sub	sp, #116	@ 0x74
 8002144:	af02      	add	r7, sp, #8
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
 800214c:	460b      	mov	r3, r1
 800214e:	71bb      	strb	r3, [r7, #6]
 8002150:	4613      	mov	r3, r2
 8002152:	717b      	strb	r3, [r7, #5]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d005      	beq.n	8002166 <LoRa_Transmit_ack+0x26>
 800215a:	6838      	ldr	r0, [r7, #0]
 800215c:	f7fd fff6 	bl	800014c <strlen>
 8002160:	4603      	mov	r3, r0
 8002162:	b2db      	uxtb	r3, r3
 8002164:	e000      	b.n	8002168 <LoRa_Transmit_ack+0x28>
 8002166:	2300      	movs	r3, #0
 8002168:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 800216c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002170:	b29b      	uxth	r3, r3
 8002172:	3309      	adds	r3, #9
 8002174:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

    hdr.version = MESH_VERSION;
 8002178:	2301      	movs	r3, #1
 800217a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    hdr.type = type;
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    hdr.src = src;
 8002184:	797b      	ldrb	r3, [r7, #5]
 8002186:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
    hdr.dest = dst;
 800218a:	79bb      	ldrb	r3, [r7, #6]
 800218c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    hdr.ttl = 5;
 8002190:	2305      	movs	r3, #5
 8002192:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    hdr.flags = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    hdr.msg_id = msg_id;
 800219c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80021a0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    hdr.payload_len = payload_len;
 80021a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80021a8:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60

    // Ensure radio in standby before TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 80021ac:	2101      	movs	r1, #1
 80021ae:	482a      	ldr	r0, [pc, #168]	@ (8002258 <LoRa_Transmit_ack+0x118>)
 80021b0:	f7fe fe51 	bl	8000e56 <LoRa_gotoMode>
    HAL_Delay(2);
 80021b4:	2002      	movs	r0, #2
 80021b6:	f000 fe5b 	bl	8002e70 <HAL_Delay>

    // Print debug info
    char dbg[80];
    sprintf(dbg, " TX: type=%d, dst=%d, src=%d, msg_id=%d\r\n",
 80021ba:	79f9      	ldrb	r1, [r7, #7]
 80021bc:	79bc      	ldrb	r4, [r7, #6]
 80021be:	797b      	ldrb	r3, [r7, #5]
 80021c0:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80021c4:	f107 0008 	add.w	r0, r7, #8
 80021c8:	9201      	str	r2, [sp, #4]
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	4623      	mov	r3, r4
 80021ce:	460a      	mov	r2, r1
 80021d0:	4922      	ldr	r1, [pc, #136]	@ (800225c <LoRa_Transmit_ack+0x11c>)
 80021d2:	f002 fd2f 	bl	8004c34 <siprintf>
            type, dst, src, msg_id);
    printu(dbg);
 80021d6:	f107 0308 	add.w	r3, r7, #8
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff fae6 	bl	80017ac <printu>

    if (payload_len > 0) {
 80021e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00b      	beq.n	8002200 <LoRa_Transmit_ack+0xc0>
        sprintf(dbg, "    Payload: %s\r\n", payload);
 80021e8:	f107 0308 	add.w	r3, r7, #8
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	491c      	ldr	r1, [pc, #112]	@ (8002260 <LoRa_Transmit_ack+0x120>)
 80021f0:	4618      	mov	r0, r3
 80021f2:	f002 fd1f 	bl	8004c34 <siprintf>
        printu(dbg);
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff fad6 	bl	80017ac <printu>
    }

    // Build complete packet in txBuf
    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 8002200:	4b18      	ldr	r3, [pc, #96]	@ (8002264 <LoRa_Transmit_ack+0x124>)
 8002202:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8002206:	ca07      	ldmia	r2, {r0, r1, r2}
 8002208:	c303      	stmia	r3!, {r0, r1}
 800220a:	701a      	strb	r2, [r3, #0]
    if (payload_len > 0) {
 800220c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002210:	2b00      	cmp	r3, #0
 8002212:	d006      	beq.n	8002222 <LoRa_Transmit_ack+0xe2>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 8002214:	4814      	ldr	r0, [pc, #80]	@ (8002268 <LoRa_Transmit_ack+0x128>)
 8002216:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800221a:	461a      	mov	r2, r3
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	f002 fdc9 	bl	8004db4 <memcpy>
    }

    // Transmit using existing LoRa library function
    uint16_t tx = LoRa_transmit(&myLoRa, txBuf, total_len, 2000);
 8002222:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002226:	b2da      	uxtb	r2, r3
 8002228:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800222c:	490d      	ldr	r1, [pc, #52]	@ (8002264 <LoRa_Transmit_ack+0x124>)
 800222e:	480a      	ldr	r0, [pc, #40]	@ (8002258 <LoRa_Transmit_ack+0x118>)
 8002230:	f7ff f8be 	bl	80013b0 <LoRa_transmit>
 8002234:	4603      	mov	r3, r0
 8002236:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // After TX, resume RX
    LoRa_startReceiving(&myLoRa);
 800223a:	4807      	ldr	r0, [pc, #28]	@ (8002258 <LoRa_Transmit_ack+0x118>)
 800223c:	f7ff f910 	bl	8001460 <LoRa_startReceiving>

    return (tx == 1) ? 1 : 0;
 8002240:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002244:	2b01      	cmp	r3, #1
 8002246:	bf0c      	ite	eq
 8002248:	2301      	moveq	r3, #1
 800224a:	2300      	movne	r3, #0
 800224c:	b2db      	uxtb	r3, r3
}
 800224e:	4618      	mov	r0, r3
 8002250:	376c      	adds	r7, #108	@ 0x6c
 8002252:	46bd      	mov	sp, r7
 8002254:	bd90      	pop	{r4, r7, pc}
 8002256:	bf00      	nop
 8002258:	20000094 	.word	0x20000094
 800225c:	080063d4 	.word	0x080063d4
 8002260:	08006404 	.word	0x08006404
 8002264:	200001dc 	.word	0x200001dc
 8002268:	200001e5 	.word	0x200001e5

0800226c <LoRa_Transmit>:
uint8_t LoRa_Transmit(uint8_t type, uint8_t dst, uint8_t src, const char *payload, uint16_t msg_id)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af02      	add	r7, sp, #8
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	4603      	mov	r3, r0
 8002276:	71fb      	strb	r3, [r7, #7]
 8002278:	460b      	mov	r3, r1
 800227a:	71bb      	strb	r3, [r7, #6]
 800227c:	4613      	mov	r3, r2
 800227e:	717b      	strb	r3, [r7, #5]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d005      	beq.n	8002292 <LoRa_Transmit+0x26>
 8002286:	6838      	ldr	r0, [r7, #0]
 8002288:	f7fd ff60 	bl	800014c <strlen>
 800228c:	4603      	mov	r3, r0
 800228e:	b2db      	uxtb	r3, r3
 8002290:	e000      	b.n	8002294 <LoRa_Transmit+0x28>
 8002292:	2300      	movs	r3, #0
 8002294:	757b      	strb	r3, [r7, #21]
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 8002296:	7d7b      	ldrb	r3, [r7, #21]
 8002298:	b29b      	uxth	r3, r3
 800229a:	3309      	adds	r3, #9
 800229c:	827b      	strh	r3, [r7, #18]

    // Validate length
    if (total_len > sizeof(txBuf)) {
 800229e:	8a7b      	ldrh	r3, [r7, #18]
 80022a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022a4:	d904      	bls.n	80022b0 <LoRa_Transmit+0x44>
#ifdef USE_UART
        printu(" TX error: Packet too large\r\n");
 80022a6:	4861      	ldr	r0, [pc, #388]	@ (800242c <LoRa_Transmit+0x1c0>)
 80022a8:	f7ff fa80 	bl	80017ac <printu>
#endif
        return 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	e0b8      	b.n	8002422 <LoRa_Transmit+0x1b6>
    }

    // Build header
    hdr.version = MESH_VERSION;
 80022b0:	2301      	movs	r3, #1
 80022b2:	723b      	strb	r3, [r7, #8]
    hdr.type = type;
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	727b      	strb	r3, [r7, #9]
    hdr.src = src;
 80022b8:	797b      	ldrb	r3, [r7, #5]
 80022ba:	72bb      	strb	r3, [r7, #10]
    hdr.dest = dst;
 80022bc:	79bb      	ldrb	r3, [r7, #6]
 80022be:	72fb      	strb	r3, [r7, #11]
    hdr.ttl = 5;
 80022c0:	2305      	movs	r3, #5
 80022c2:	733b      	strb	r3, [r7, #12]
    hdr.flags = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	737b      	strb	r3, [r7, #13]
    hdr.msg_id = msg_id;
 80022c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80022ca:	81fb      	strh	r3, [r7, #14]
    hdr.payload_len = payload_len;
 80022cc:	7d7b      	ldrb	r3, [r7, #21]
 80022ce:	743b      	strb	r3, [r7, #16]

    // Build complete packet
    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 80022d0:	4b57      	ldr	r3, [pc, #348]	@ (8002430 <LoRa_Transmit+0x1c4>)
 80022d2:	f107 0208 	add.w	r2, r7, #8
 80022d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80022d8:	c303      	stmia	r3!, {r0, r1}
 80022da:	701a      	strb	r2, [r3, #0]
    if (payload_len > 0) {
 80022dc:	7d7b      	ldrb	r3, [r7, #21]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d005      	beq.n	80022ee <LoRa_Transmit+0x82>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 80022e2:	4854      	ldr	r0, [pc, #336]	@ (8002434 <LoRa_Transmit+0x1c8>)
 80022e4:	7d7b      	ldrb	r3, [r7, #21]
 80022e6:	461a      	mov	r2, r3
 80022e8:	6839      	ldr	r1, [r7, #0]
 80022ea:	f002 fd63 	bl	8004db4 <memcpy>
    }

    // Check radio status before attempting transmission
    if (!check_radio_status()) {
 80022ee:	f7ff fd63 	bl	8001db8 <check_radio_status>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d122      	bne.n	800233e <LoRa_Transmit+0xd2>
#ifdef USE_UART
        printu(" Radio not ready, resetting...\r\n");
 80022f8:	484f      	ldr	r0, [pc, #316]	@ (8002438 <LoRa_Transmit+0x1cc>)
 80022fa:	f7ff fa57 	bl	80017ac <printu>
#endif
        hard_reset_radio();
 80022fe:	f7ff fcdb 	bl	8001cb8 <hard_reset_radio>
        HAL_Delay(100);
 8002302:	2064      	movs	r0, #100	@ 0x64
 8002304:	f000 fdb4 	bl	8002e70 <HAL_Delay>
        LoRa_init(&myLoRa);
 8002308:	484c      	ldr	r0, [pc, #304]	@ (800243c <LoRa_Transmit+0x1d0>)
 800230a:	f7ff f9a7 	bl	800165c <LoRa_init>
        LoRa_setSyncWord(&myLoRa, 0x34);
 800230e:	2134      	movs	r1, #52	@ 0x34
 8002310:	484a      	ldr	r0, [pc, #296]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002312:	f7fe ffb2 	bl	800127a <LoRa_setSyncWord>
        LoRa_setSpreadingFactor(&myLoRa, 7);
 8002316:	2107      	movs	r1, #7
 8002318:	4848      	ldr	r0, [pc, #288]	@ (800243c <LoRa_Transmit+0x1d0>)
 800231a:	f7fe ff0f 	bl	800113c <LoRa_setSpreadingFactor>
        LoRa_startReceiving(&myLoRa);
 800231e:	4847      	ldr	r0, [pc, #284]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002320:	f7ff f89e 	bl	8001460 <LoRa_startReceiving>
        HAL_Delay(100);
 8002324:	2064      	movs	r0, #100	@ 0x64
 8002326:	f000 fda3 	bl	8002e70 <HAL_Delay>

        // Check again
        if (!check_radio_status()) {
 800232a:	f7ff fd45 	bl	8001db8 <check_radio_status>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d104      	bne.n	800233e <LoRa_Transmit+0xd2>
#ifdef USE_UART
            printu(" Radio still not ready after reset\r\n");
 8002334:	4842      	ldr	r0, [pc, #264]	@ (8002440 <LoRa_Transmit+0x1d4>)
 8002336:	f7ff fa39 	bl	80017ac <printu>
#endif
            return 0;
 800233a:	2300      	movs	r3, #0
 800233c:	e071      	b.n	8002422 <LoRa_Transmit+0x1b6>
        }
    }

    // Ensure radio is in standby mode for TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 800233e:	2101      	movs	r1, #1
 8002340:	483e      	ldr	r0, [pc, #248]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002342:	f7fe fd88 	bl	8000e56 <LoRa_gotoMode>
    HAL_Delay(50);
 8002346:	2032      	movs	r0, #50	@ 0x32
 8002348:	f000 fd92 	bl	8002e70 <HAL_Delay>

    // Clear any pending IRQ flags
    LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 800234c:	22ff      	movs	r2, #255	@ 0xff
 800234e:	2112      	movs	r1, #18
 8002350:	483a      	ldr	r0, [pc, #232]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002352:	f7fe ffbf 	bl	80012d4 <LoRa_write>

    // Print debug info
#ifdef USE_UART
    print_dbg(" TX: type=%d, dst=%d, src=%d, msg_id=%d, len=%d\r\n",
 8002356:	79f9      	ldrb	r1, [r7, #7]
 8002358:	79b8      	ldrb	r0, [r7, #6]
 800235a:	797c      	ldrb	r4, [r7, #5]
 800235c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800235e:	8a7a      	ldrh	r2, [r7, #18]
 8002360:	9201      	str	r2, [sp, #4]
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	4623      	mov	r3, r4
 8002366:	4602      	mov	r2, r0
 8002368:	4836      	ldr	r0, [pc, #216]	@ (8002444 <LoRa_Transmit+0x1d8>)
 800236a:	f7ff fbff 	bl	8001b6c <print_dbg>
              type, dst, src, msg_id, total_len);

    if (payload_len > 0 && payload_len < 50) {
 800236e:	7d7b      	ldrb	r3, [r7, #21]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d006      	beq.n	8002382 <LoRa_Transmit+0x116>
 8002374:	7d7b      	ldrb	r3, [r7, #21]
 8002376:	2b31      	cmp	r3, #49	@ 0x31
 8002378:	d803      	bhi.n	8002382 <LoRa_Transmit+0x116>
        print_dbg("    Payload: %s\r\n", payload);
 800237a:	6839      	ldr	r1, [r7, #0]
 800237c:	4832      	ldr	r0, [pc, #200]	@ (8002448 <LoRa_Transmit+0x1dc>)
 800237e:	f7ff fbf5 	bl	8001b6c <print_dbg>
    }
#endif

    // Transmit with timeout
    uint16_t tx_result = LoRa_transmit(&myLoRa, txBuf, total_len, 2000);
 8002382:	8a7b      	ldrh	r3, [r7, #18]
 8002384:	b2da      	uxtb	r2, r3
 8002386:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800238a:	4929      	ldr	r1, [pc, #164]	@ (8002430 <LoRa_Transmit+0x1c4>)
 800238c:	482b      	ldr	r0, [pc, #172]	@ (800243c <LoRa_Transmit+0x1d0>)
 800238e:	f7ff f80f 	bl	80013b0 <LoRa_transmit>
 8002392:	4603      	mov	r3, r0
 8002394:	82fb      	strh	r3, [r7, #22]

    if (tx_result == 1) {
 8002396:	8afb      	ldrh	r3, [r7, #22]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d117      	bne.n	80023cc <LoRa_Transmit+0x160>
        // Wait for TxDone
        if (wait_for_tx_complete()) {
 800239c:	f7ff fd44 	bl	8001e28 <wait_for_tx_complete>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00d      	beq.n	80023c2 <LoRa_Transmit+0x156>
#ifdef USE_UART
            printu(" TX successful\r\n");
 80023a6:	4829      	ldr	r0, [pc, #164]	@ (800244c <LoRa_Transmit+0x1e0>)
 80023a8:	f7ff fa00 	bl	80017ac <printu>
#endif
            radioErrorCount = 0; // Reset error count on success
 80023ac:	4b28      	ldr	r3, [pc, #160]	@ (8002450 <LoRa_Transmit+0x1e4>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	701a      	strb	r2, [r3, #0]

            // Return to RX mode
            LoRa_startReceiving(&myLoRa);
 80023b2:	4822      	ldr	r0, [pc, #136]	@ (800243c <LoRa_Transmit+0x1d0>)
 80023b4:	f7ff f854 	bl	8001460 <LoRa_startReceiving>
            HAL_Delay(10);
 80023b8:	200a      	movs	r0, #10
 80023ba:	f000 fd59 	bl	8002e70 <HAL_Delay>
            return 1;
 80023be:	2301      	movs	r3, #1
 80023c0:	e02f      	b.n	8002422 <LoRa_Transmit+0x1b6>
        } else {
#ifdef USE_UART
            printu(" TX did not complete\r\n");
 80023c2:	4824      	ldr	r0, [pc, #144]	@ (8002454 <LoRa_Transmit+0x1e8>)
 80023c4:	f7ff f9f2 	bl	80017ac <printu>
#endif
            tx_result = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (tx_result == 0) {
 80023cc:	8afb      	ldrh	r3, [r7, #22]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d126      	bne.n	8002420 <LoRa_Transmit+0x1b4>
#ifdef USE_UART
        printu(" TX failed\r\n");
 80023d2:	4821      	ldr	r0, [pc, #132]	@ (8002458 <LoRa_Transmit+0x1ec>)
 80023d4:	f7ff f9ea 	bl	80017ac <printu>
#endif
        radioErrorCount++;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <LoRa_Transmit+0x1e4>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002450 <LoRa_Transmit+0x1e4>)
 80023e2:	701a      	strb	r2, [r3, #0]

        // If we have multiple consecutive errors, hard reset
        if (radioErrorCount > 5) {
 80023e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002450 <LoRa_Transmit+0x1e4>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b05      	cmp	r3, #5
 80023ea:	d916      	bls.n	800241a <LoRa_Transmit+0x1ae>
#ifdef USE_UART
            printu(" Multiple TX failures, resetting radio...\r\n");
 80023ec:	481b      	ldr	r0, [pc, #108]	@ (800245c <LoRa_Transmit+0x1f0>)
 80023ee:	f7ff f9dd 	bl	80017ac <printu>
#endif
            hard_reset_radio();
 80023f2:	f7ff fc61 	bl	8001cb8 <hard_reset_radio>
            HAL_Delay(100);
 80023f6:	2064      	movs	r0, #100	@ 0x64
 80023f8:	f000 fd3a 	bl	8002e70 <HAL_Delay>
            LoRa_init(&myLoRa);
 80023fc:	480f      	ldr	r0, [pc, #60]	@ (800243c <LoRa_Transmit+0x1d0>)
 80023fe:	f7ff f92d 	bl	800165c <LoRa_init>
            LoRa_setSyncWord(&myLoRa, 0x34);
 8002402:	2134      	movs	r1, #52	@ 0x34
 8002404:	480d      	ldr	r0, [pc, #52]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002406:	f7fe ff38 	bl	800127a <LoRa_setSyncWord>
            LoRa_setSpreadingFactor(&myLoRa, 7);
 800240a:	2107      	movs	r1, #7
 800240c:	480b      	ldr	r0, [pc, #44]	@ (800243c <LoRa_Transmit+0x1d0>)
 800240e:	f7fe fe95 	bl	800113c <LoRa_setSpreadingFactor>
            LoRa_startReceiving(&myLoRa);
 8002412:	480a      	ldr	r0, [pc, #40]	@ (800243c <LoRa_Transmit+0x1d0>)
 8002414:	f7ff f824 	bl	8001460 <LoRa_startReceiving>
 8002418:	e002      	b.n	8002420 <LoRa_Transmit+0x1b4>
        } else {
            // Soft recovery: restart RX mode
            LoRa_startReceiving(&myLoRa);
 800241a:	4808      	ldr	r0, [pc, #32]	@ (800243c <LoRa_Transmit+0x1d0>)
 800241c:	f7ff f820 	bl	8001460 <LoRa_startReceiving>
        }
    }
    return 0;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	371c      	adds	r7, #28
 8002426:	46bd      	mov	sp, r7
 8002428:	bd90      	pop	{r4, r7, pc}
 800242a:	bf00      	nop
 800242c:	08006418 	.word	0x08006418
 8002430:	200001dc 	.word	0x200001dc
 8002434:	200001e5 	.word	0x200001e5
 8002438:	0800643c 	.word	0x0800643c
 800243c:	20000094 	.word	0x20000094
 8002440:	08006464 	.word	0x08006464
 8002444:	0800648c 	.word	0x0800648c
 8002448:	08006404 	.word	0x08006404
 800244c:	080064c4 	.word	0x080064c4
 8002450:	20000424 	.word	0x20000424
 8002454:	080064d8 	.word	0x080064d8
 8002458:	080064f4 	.word	0x080064f4
 800245c:	08006504 	.word	0x08006504

08002460 <LoRa_StartPollingnode>:
/* ---------- Main polling function with MeshHeader ---------- */
void LoRa_StartPollingnode(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af02      	add	r7, sp, #8
    uint8_t len;
    static uint32_t lastModeCheck = 0;

    if (nodeId == 0)
 8002466:	4b79      	ldr	r3, [pc, #484]	@ (800264c <LoRa_StartPollingnode+0x1ec>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 80e2 	beq.w	8002634 <LoRa_StartPollingnode+0x1d4>
        return;

    // Periodically check radio mode (less frequently)
    if (HAL_GetTick() - lastModeCheck > 10000) { // Every 10 seconds
 8002470:	f000 fcf4 	bl	8002e5c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	4b76      	ldr	r3, [pc, #472]	@ (8002650 <LoRa_StartPollingnode+0x1f0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002480:	4293      	cmp	r3, r2
 8002482:	d917      	bls.n	80024b4 <LoRa_StartPollingnode+0x54>
        uint8_t op_mode = LoRa_read(&myLoRa, RegOpMode);
 8002484:	2101      	movs	r1, #1
 8002486:	4873      	ldr	r0, [pc, #460]	@ (8002654 <LoRa_StartPollingnode+0x1f4>)
 8002488:	f7fe ff0a 	bl	80012a0 <LoRa_read>
 800248c:	4603      	mov	r3, r0
 800248e:	73bb      	strb	r3, [r7, #14]
        uint8_t current_mode = op_mode & 0x07;
 8002490:	7bbb      	ldrb	r3, [r7, #14]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	737b      	strb	r3, [r7, #13]

        if (current_mode != 0x05) { // Not in receive continuous mode
 8002498:	7b7b      	ldrb	r3, [r7, #13]
 800249a:	2b05      	cmp	r3, #5
 800249c:	d005      	beq.n	80024aa <LoRa_StartPollingnode+0x4a>
#ifdef USE_UART
            printu(" Restarting RX mode\r\n");
 800249e:	486e      	ldr	r0, [pc, #440]	@ (8002658 <LoRa_StartPollingnode+0x1f8>)
 80024a0:	f7ff f984 	bl	80017ac <printu>
#endif
            LoRa_startReceiving(&myLoRa);
 80024a4:	486b      	ldr	r0, [pc, #428]	@ (8002654 <LoRa_StartPollingnode+0x1f4>)
 80024a6:	f7fe ffdb 	bl	8001460 <LoRa_startReceiving>
        }
        lastModeCheck = HAL_GetTick();
 80024aa:	f000 fcd7 	bl	8002e5c <HAL_GetTick>
 80024ae:	4603      	mov	r3, r0
 80024b0:	4a67      	ldr	r2, [pc, #412]	@ (8002650 <LoRa_StartPollingnode+0x1f0>)
 80024b2:	6013      	str	r3, [r2, #0]
    }

    len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 80024b4:	22ff      	movs	r2, #255	@ 0xff
 80024b6:	4969      	ldr	r1, [pc, #420]	@ (800265c <LoRa_StartPollingnode+0x1fc>)
 80024b8:	4866      	ldr	r0, [pc, #408]	@ (8002654 <LoRa_StartPollingnode+0x1f4>)
 80024ba:	f7fe ffdd 	bl	8001478 <LoRa_receive>
 80024be:	4603      	mov	r3, r0
 80024c0:	733b      	strb	r3, [r7, #12]

    if (len > 0)
 80024c2:	7b3b      	ldrb	r3, [r7, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80be 	beq.w	8002646 <LoRa_StartPollingnode+0x1e6>
    {
        reset_watchdog(); // Reset watchdog on activity
 80024ca:	f7ff fbbb 	bl	8001c44 <reset_watchdog>

        // Check if we have enough bytes for a header
        if (len < sizeof(MeshHeader)) {
 80024ce:	7b3b      	ldrb	r3, [r7, #12]
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	f240 80b1 	bls.w	8002638 <LoRa_StartPollingnode+0x1d8>
            return;
        }

        MeshHeader *hdr = (MeshHeader *)rxBuf;
 80024d6:	4b61      	ldr	r3, [pc, #388]	@ (800265c <LoRa_StartPollingnode+0x1fc>)
 80024d8:	60bb      	str	r3, [r7, #8]

        // Check version
        if (hdr->version != MESH_VERSION) {
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	f040 80ac 	bne.w	800263c <LoRa_StartPollingnode+0x1dc>
            return;
        }

        // Check if packet is for us (or broadcast 0xFF)
        if (hdr->dest != nodeId && hdr->dest != 0xFF) {
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	78db      	ldrb	r3, [r3, #3]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b58      	ldr	r3, [pc, #352]	@ (800264c <LoRa_StartPollingnode+0x1ec>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d004      	beq.n	80024fc <LoRa_StartPollingnode+0x9c>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	78db      	ldrb	r3, [r3, #3]
 80024f6:	2bff      	cmp	r3, #255	@ 0xff
 80024f8:	f040 80a2 	bne.w	8002640 <LoRa_StartPollingnode+0x1e0>
            return;
        }

        // Check duplicate
        if (isDuplicate(hdr->src, hdr->msg_id)) {
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	789a      	ldrb	r2, [r3, #2]
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	88db      	ldrh	r3, [r3, #6]
 8002504:	b29b      	uxth	r3, r3
 8002506:	4619      	mov	r1, r3
 8002508:	4610      	mov	r0, r2
 800250a:	f000 f9fb 	bl	8002904 <isDuplicate>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	f040 8097 	bne.w	8002644 <LoRa_StartPollingnode+0x1e4>
            return;
        }

        // Remember this packet
        rememberPacket(hdr->src, hdr->msg_id);
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	789a      	ldrb	r2, [r3, #2]
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	88db      	ldrh	r3, [r3, #6]
 800251e:	b29b      	uxth	r3, r3
 8002520:	4619      	mov	r1, r3
 8002522:	4610      	mov	r0, r2
 8002524:	f000 fa18 	bl	8002958 <rememberPacket>

        // Extract payload
        uint8_t payloadStart = sizeof(MeshHeader);
 8002528:	2309      	movs	r3, #9
 800252a:	71fb      	strb	r3, [r7, #7]
        uint8_t payloadLen = hdr->payload_len;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	7a1b      	ldrb	r3, [r3, #8]
 8002530:	73fb      	strb	r3, [r7, #15]

        if (payloadLen > (len - payloadStart)) {
 8002532:	7bfa      	ldrb	r2, [r7, #15]
 8002534:	7b39      	ldrb	r1, [r7, #12]
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	1acb      	subs	r3, r1, r3
 800253a:	429a      	cmp	r2, r3
 800253c:	dd03      	ble.n	8002546 <LoRa_StartPollingnode+0xe6>
            payloadLen = len - payloadStart;
 800253e:	7b3a      	ldrb	r2, [r7, #12]
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	73fb      	strb	r3, [r7, #15]
        }

        if (payloadLen > 0) {
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d00c      	beq.n	8002566 <LoRa_StartPollingnode+0x106>
            memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	4a43      	ldr	r2, [pc, #268]	@ (800265c <LoRa_StartPollingnode+0x1fc>)
 8002550:	4413      	add	r3, r2
 8002552:	7bfa      	ldrb	r2, [r7, #15]
 8002554:	4619      	mov	r1, r3
 8002556:	4842      	ldr	r0, [pc, #264]	@ (8002660 <LoRa_StartPollingnode+0x200>)
 8002558:	f002 fc2c 	bl	8004db4 <memcpy>
            payloadBuf[payloadLen] = '\0';
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	4a40      	ldr	r2, [pc, #256]	@ (8002660 <LoRa_StartPollingnode+0x200>)
 8002560:	2100      	movs	r1, #0
 8002562:	54d1      	strb	r1, [r2, r3]
 8002564:	e002      	b.n	800256c <LoRa_StartPollingnode+0x10c>
        } else {
            payloadBuf[0] = '\0';
 8002566:	4b3e      	ldr	r3, [pc, #248]	@ (8002660 <LoRa_StartPollingnode+0x200>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
        }

#ifdef USE_UART
        print_dbg(" RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	785b      	ldrb	r3, [r3, #1]
        print_dbg(" RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 8002570:	4619      	mov	r1, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	789b      	ldrb	r3, [r3, #2]
        print_dbg(" RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 8002576:	461a      	mov	r2, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	78db      	ldrb	r3, [r3, #3]
        print_dbg(" RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 800257c:	4618      	mov	r0, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	88db      	ldrh	r3, [r3, #6]
 8002582:	b29b      	uxth	r3, r3
        print_dbg(" RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	4603      	mov	r3, r0
 8002588:	4836      	ldr	r0, [pc, #216]	@ (8002664 <LoRa_StartPollingnode+0x204>)
 800258a:	f7ff faef 	bl	8001b6c <print_dbg>

        if (payloadLen > 0 && payloadLen < 100) {
 800258e:	7bfb      	ldrb	r3, [r7, #15]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d006      	beq.n	80025a2 <LoRa_StartPollingnode+0x142>
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b63      	cmp	r3, #99	@ 0x63
 8002598:	d803      	bhi.n	80025a2 <LoRa_StartPollingnode+0x142>
            print_dbg("    Payload: %s\r\n", payloadBuf);
 800259a:	4931      	ldr	r1, [pc, #196]	@ (8002660 <LoRa_StartPollingnode+0x200>)
 800259c:	4832      	ldr	r0, [pc, #200]	@ (8002668 <LoRa_StartPollingnode+0x208>)
 800259e:	f7ff fae5 	bl	8001b6c <print_dbg>
        }
#endif

        switch (hdr->type) {
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	785b      	ldrb	r3, [r3, #1]
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d002      	beq.n	80025b0 <LoRa_StartPollingnode+0x150>
 80025aa:	2b05      	cmp	r3, #5
 80025ac:	d01d      	beq.n	80025ea <LoRa_StartPollingnode+0x18a>
#endif
                }
                break;

            default:
                break;
 80025ae:	e02e      	b.n	800260e <LoRa_StartPollingnode+0x1ae>
                printu(" REQ_DATA received\r\n");
 80025b0:	482e      	ldr	r0, [pc, #184]	@ (800266c <LoRa_StartPollingnode+0x20c>)
 80025b2:	f7ff f8fb 	bl	80017ac <printu>
                LoRa_Transmit(PKT_ACK, hdr->src, nodeId, "", hdr->msg_id);
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	7899      	ldrb	r1, [r3, #2]
 80025ba:	4b24      	ldr	r3, [pc, #144]	@ (800264c <LoRa_StartPollingnode+0x1ec>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	88db      	ldrh	r3, [r3, #6]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	4b29      	ldr	r3, [pc, #164]	@ (8002670 <LoRa_StartPollingnode+0x210>)
 80025ca:	2005      	movs	r0, #5
 80025cc:	f7ff fe4e 	bl	800226c <LoRa_Transmit>
                HAL_Delay(50);
 80025d0:	2032      	movs	r0, #50	@ 0x32
 80025d2:	f000 fc4d 	bl	8002e70 <HAL_Delay>
                handle_req_data(hdr->src, hdr->msg_id); // Use the same msg_id for response
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	789a      	ldrb	r2, [r3, #2]
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	88db      	ldrh	r3, [r3, #6]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	4619      	mov	r1, r3
 80025e2:	4610      	mov	r0, r2
 80025e4:	f000 f84a 	bl	800267c <handle_req_data>
                break;
 80025e8:	e011      	b.n	800260e <LoRa_StartPollingnode+0x1ae>
                printu(" ACK received\r\n");
 80025ea:	4822      	ldr	r0, [pc, #136]	@ (8002674 <LoRa_StartPollingnode+0x214>)
 80025ec:	f7ff f8de 	bl	80017ac <printu>
                if (len >= sizeof(MeshHeader)) {
 80025f0:	7b3b      	ldrb	r3, [r7, #12]
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d90a      	bls.n	800260c <LoRa_StartPollingnode+0x1ac>
                    int8_t rssi = LoRa_getRSSI(&myLoRa);
 80025f6:	4817      	ldr	r0, [pc, #92]	@ (8002654 <LoRa_StartPollingnode+0x1f4>)
 80025f8:	f7fe ff87 	bl	800150a <LoRa_getRSSI>
 80025fc:	4603      	mov	r3, r0
 80025fe:	71bb      	strb	r3, [r7, #6]
                    print_dbg("    RSSI: %d dBm\r\n", rssi);
 8002600:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002604:	4619      	mov	r1, r3
 8002606:	481c      	ldr	r0, [pc, #112]	@ (8002678 <LoRa_StartPollingnode+0x218>)
 8002608:	f7ff fab0 	bl	8001b6c <print_dbg>
                break;
 800260c:	bf00      	nop
        }

        // Only print RSSI for non-ACK packets
        if (hdr->type != PKT_ACK && len >= sizeof(MeshHeader)) {
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	785b      	ldrb	r3, [r3, #1]
 8002612:	2b05      	cmp	r3, #5
 8002614:	d017      	beq.n	8002646 <LoRa_StartPollingnode+0x1e6>
 8002616:	7b3b      	ldrb	r3, [r7, #12]
 8002618:	2b08      	cmp	r3, #8
 800261a:	d914      	bls.n	8002646 <LoRa_StartPollingnode+0x1e6>
            int8_t rssi = LoRa_getRSSI(&myLoRa);
 800261c:	480d      	ldr	r0, [pc, #52]	@ (8002654 <LoRa_StartPollingnode+0x1f4>)
 800261e:	f7fe ff74 	bl	800150a <LoRa_getRSSI>
 8002622:	4603      	mov	r3, r0
 8002624:	717b      	strb	r3, [r7, #5]
#ifdef USE_UART
            print_dbg("    RSSI: %d dBm\r\n", rssi);
 8002626:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800262a:	4619      	mov	r1, r3
 800262c:	4812      	ldr	r0, [pc, #72]	@ (8002678 <LoRa_StartPollingnode+0x218>)
 800262e:	f7ff fa9d 	bl	8001b6c <print_dbg>
 8002632:	e008      	b.n	8002646 <LoRa_StartPollingnode+0x1e6>
        return;
 8002634:	bf00      	nop
 8002636:	e006      	b.n	8002646 <LoRa_StartPollingnode+0x1e6>
            return;
 8002638:	bf00      	nop
 800263a:	e004      	b.n	8002646 <LoRa_StartPollingnode+0x1e6>
            return;
 800263c:	bf00      	nop
 800263e:	e002      	b.n	8002646 <LoRa_StartPollingnode+0x1e6>
            return;
 8002640:	bf00      	nop
 8002642:	e000      	b.n	8002646 <LoRa_StartPollingnode+0x1e6>
            return;
 8002644:	bf00      	nop
#endif
        }
    }
}
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	200000d0 	.word	0x200000d0
 8002650:	20000430 	.word	0x20000430
 8002654:	20000094 	.word	0x20000094
 8002658:	08006538 	.word	0x08006538
 800265c:	200000dc 	.word	0x200000dc
 8002660:	200002dc 	.word	0x200002dc
 8002664:	08006554 	.word	0x08006554
 8002668:	08006404 	.word	0x08006404
 800266c:	08006584 	.word	0x08006584
 8002670:	0800635c 	.word	0x0800635c
 8002674:	0800659c 	.word	0x0800659c
 8002678:	080065b0 	.word	0x080065b0

0800267c <handle_req_data>:

/* ---------- Handle REQ_DATA with MeshHeader ---------- */
void handle_req_data(uint8_t src_id, uint16_t msg_id)
{
 800267c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002680:	b090      	sub	sp, #64	@ 0x40
 8002682:	af0c      	add	r7, sp, #48	@ 0x30
 8002684:	4603      	mov	r3, r0
 8002686:	460a      	mov	r2, r1
 8002688:	73fb      	strb	r3, [r7, #15]
 800268a:	4613      	mov	r3, r2
 800268c:	81bb      	strh	r3, [r7, #12]
    // Generate random sensor values
    dp       = rand_range(1200.0f, 1300.0f);
 800268e:	493b      	ldr	r1, [pc, #236]	@ (800277c <handle_req_data+0x100>)
 8002690:	483b      	ldr	r0, [pc, #236]	@ (8002780 <handle_req_data+0x104>)
 8002692:	f000 f9a7 	bl	80029e4 <rand_range>
 8002696:	4603      	mov	r3, r0
 8002698:	4a3a      	ldr	r2, [pc, #232]	@ (8002784 <handle_req_data+0x108>)
 800269a:	6013      	str	r3, [r2, #0]
    t_in     = rand_range(10.0f, 20.0f);
 800269c:	493a      	ldr	r1, [pc, #232]	@ (8002788 <handle_req_data+0x10c>)
 800269e:	483b      	ldr	r0, [pc, #236]	@ (800278c <handle_req_data+0x110>)
 80026a0:	f000 f9a0 	bl	80029e4 <rand_range>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4a3a      	ldr	r2, [pc, #232]	@ (8002790 <handle_req_data+0x114>)
 80026a8:	6013      	str	r3, [r2, #0]
    t_out    = rand_range(170.0f, 190.0f);
 80026aa:	493a      	ldr	r1, [pc, #232]	@ (8002794 <handle_req_data+0x118>)
 80026ac:	483a      	ldr	r0, [pc, #232]	@ (8002798 <handle_req_data+0x11c>)
 80026ae:	f000 f999 	bl	80029e4 <rand_range>
 80026b2:	4603      	mov	r3, r0
 80026b4:	4a39      	ldr	r2, [pc, #228]	@ (800279c <handle_req_data+0x120>)
 80026b6:	6013      	str	r3, [r2, #0]
    p_header = rand_range(55.0f, 65.0f);
 80026b8:	4939      	ldr	r1, [pc, #228]	@ (80027a0 <handle_req_data+0x124>)
 80026ba:	483a      	ldr	r0, [pc, #232]	@ (80027a4 <handle_req_data+0x128>)
 80026bc:	f000 f992 	bl	80029e4 <rand_range>
 80026c0:	4603      	mov	r3, r0
 80026c2:	4a39      	ldr	r2, [pc, #228]	@ (80027a8 <handle_req_data+0x12c>)
 80026c4:	6013      	str	r3, [r2, #0]
    pm       = rand_range(10.0f, 15.0f);
 80026c6:	4939      	ldr	r1, [pc, #228]	@ (80027ac <handle_req_data+0x130>)
 80026c8:	4830      	ldr	r0, [pc, #192]	@ (800278c <handle_req_data+0x110>)
 80026ca:	f000 f98b 	bl	80029e4 <rand_range>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4a37      	ldr	r2, [pc, #220]	@ (80027b0 <handle_req_data+0x134>)
 80026d2:	6013      	str	r3, [r2, #0]
    cleaning = (lcg_rand() % 2) ? 1 : 0;
 80026d4:	f000 f96c 	bl	80029b0 <lcg_rand>
 80026d8:	4603      	mov	r3, r0
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	bf14      	ite	ne
 80026e2:	2301      	movne	r3, #1
 80026e4:	2300      	moveq	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b32      	ldr	r3, [pc, #200]	@ (80027b4 <handle_req_data+0x138>)
 80026ec:	701a      	strb	r2, [r3, #0]

    // Format sensor data
    snprintf(payloadBuf, sizeof(payloadBuf),
 80026ee:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <handle_req_data+0x108>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd fe96 	bl	8000424 <__aeabi_f2d>
 80026f8:	4604      	mov	r4, r0
 80026fa:	460d      	mov	r5, r1
 80026fc:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <handle_req_data+0x114>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd fe8f 	bl	8000424 <__aeabi_f2d>
 8002706:	4680      	mov	r8, r0
 8002708:	4689      	mov	r9, r1
 800270a:	4b24      	ldr	r3, [pc, #144]	@ (800279c <handle_req_data+0x120>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd fe88 	bl	8000424 <__aeabi_f2d>
 8002714:	4682      	mov	sl, r0
 8002716:	468b      	mov	fp, r1
 8002718:	4b23      	ldr	r3, [pc, #140]	@ (80027a8 <handle_req_data+0x12c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7fd fe81 	bl	8000424 <__aeabi_f2d>
 8002722:	e9c7 0100 	strd	r0, r1, [r7]
 8002726:	4b22      	ldr	r3, [pc, #136]	@ (80027b0 <handle_req_data+0x134>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fd fe7a 	bl	8000424 <__aeabi_f2d>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	491f      	ldr	r1, [pc, #124]	@ (80027b4 <handle_req_data+0x138>)
 8002736:	7809      	ldrb	r1, [r1, #0]
 8002738:	910a      	str	r1, [sp, #40]	@ 0x28
 800273a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800273e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002742:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002746:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800274a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800274e:	e9cd 4500 	strd	r4, r5, [sp]
 8002752:	4a19      	ldr	r2, [pc, #100]	@ (80027b8 <handle_req_data+0x13c>)
 8002754:	2180      	movs	r1, #128	@ 0x80
 8002756:	4819      	ldr	r0, [pc, #100]	@ (80027bc <handle_req_data+0x140>)
 8002758:	f002 fa36 	bl	8004bc8 <sniprintf>
             "%.1f,%.1f,%.1f,%.1f,%.1f,%d",
             dp, t_in, t_out, p_header, pm, cleaning);

    // Send sensor data with MeshHeader - using the SAME msg_id as the request
    LoRa_Transmit(PKT_SENSOR_DATA, src_id, nodeId, payloadBuf, msg_id);
 800275c:	4b18      	ldr	r3, [pc, #96]	@ (80027c0 <handle_req_data+0x144>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	b2da      	uxtb	r2, r3
 8002762:	7bf9      	ldrb	r1, [r7, #15]
 8002764:	89bb      	ldrh	r3, [r7, #12]
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	4b14      	ldr	r3, [pc, #80]	@ (80027bc <handle_req_data+0x140>)
 800276a:	2004      	movs	r0, #4
 800276c:	f7ff fd7e 	bl	800226c <LoRa_Transmit>
}
 8002770:	bf00      	nop
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800277a:	bf00      	nop
 800277c:	44a28000 	.word	0x44a28000
 8002780:	44960000 	.word	0x44960000
 8002784:	20000004 	.word	0x20000004
 8002788:	41a00000 	.word	0x41a00000
 800278c:	41200000 	.word	0x41200000
 8002790:	20000008 	.word	0x20000008
 8002794:	433e0000 	.word	0x433e0000
 8002798:	432a0000 	.word	0x432a0000
 800279c:	2000000c 	.word	0x2000000c
 80027a0:	42820000 	.word	0x42820000
 80027a4:	425c0000 	.word	0x425c0000
 80027a8:	20000010 	.word	0x20000010
 80027ac:	41700000 	.word	0x41700000
 80027b0:	20000014 	.word	0x20000014
 80027b4:	200000d4 	.word	0x200000d4
 80027b8:	080065c4 	.word	0x080065c4
 80027bc:	200002dc 	.word	0x200002dc
 80027c0:	200000d0 	.word	0x200000d0

080027c4 <flash_read_node_id>:
    HAL_FLASHEx_Erase(&erase, &page_error);

    HAL_FLASH_Lock();
}

uint8_t flash_read_node_id(void) {
 80027c4:	b590      	push	{r4, r7, lr}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 80027ca:	4b12      	ldr	r3, [pc, #72]	@ (8002814 <flash_read_node_id+0x50>)
 80027cc:	607b      	str	r3, [r7, #4]

    if (data->magic == FLASH_MAGIC_NUMBER &&
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a11      	ldr	r2, [pc, #68]	@ (8002818 <flash_read_node_id+0x54>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d118      	bne.n	800280a <flash_read_node_id+0x46>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68dc      	ldr	r4, [r3, #12]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4619      	mov	r1, r3
 80027e6:	4610      	mov	r0, r2
 80027e8:	f000 f818 	bl	800281c <calculate_checksum>
 80027ec:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 80027ee:	429c      	cmp	r4, r3
 80027f0:	d10b      	bne.n	800280a <flash_read_node_id+0x46>

        if (data->counter <= 99 && data->counter != 0) {
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b63      	cmp	r3, #99	@ 0x63
 80027f8:	d807      	bhi.n	800280a <flash_read_node_id+0x46>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <flash_read_node_id+0x46>
            return (uint8_t)data->counter;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	e000      	b.n	800280c <flash_read_node_id+0x48>
        }
    }
    return 0xFF;  // Invalid or no data
 800280a:	23ff      	movs	r3, #255	@ 0xff
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	bd90      	pop	{r4, r7, pc}
 8002814:	0800fc00 	.word	0x0800fc00
 8002818:	55aa1234 	.word	0x55aa1234

0800281c <calculate_checksum>:
        print_dbg("Node ID %02d saved\r\n", node_id);
#endif
    }
}

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
    return counter ^ device_id ^ 0xDEADBEEF;
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	405a      	eors	r2, r3
 800282c:	4b03      	ldr	r3, [pc, #12]	@ (800283c <calculate_checksum+0x20>)
 800282e:	4053      	eors	r3, r2
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	deadbeef 	.word	0xdeadbeef

08002840 <check_clear_button>:

void check_clear_button(void) {
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
    static uint32_t press_start_time = 0;
    static uint8_t is_clearing = 0;

    if (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 8002846:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800284a:	4829      	ldr	r0, [pc, #164]	@ (80028f0 <check_clear_button+0xb0>)
 800284c:	f000 fd9c 	bl	8003388 <HAL_GPIO_ReadPin>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d12d      	bne.n	80028b2 <check_clear_button+0x72>
        if (press_start_time == 0) {
 8002856:	4b27      	ldr	r3, [pc, #156]	@ (80028f4 <check_clear_button+0xb4>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d108      	bne.n	8002870 <check_clear_button+0x30>
            press_start_time = HAL_GetTick();
 800285e:	f000 fafd 	bl	8002e5c <HAL_GetTick>
 8002862:	4603      	mov	r3, r0
 8002864:	4a23      	ldr	r2, [pc, #140]	@ (80028f4 <check_clear_button+0xb4>)
 8002866:	6013      	str	r3, [r2, #0]
#ifdef USE_UART
            printu("[Button pressed - hold for 3s to clear]\r\n");
 8002868:	4823      	ldr	r0, [pc, #140]	@ (80028f8 <check_clear_button+0xb8>)
 800286a:	f7fe ff9f 	bl	80017ac <printu>
#endif
            }
        }
        press_start_time = 0;
    }
}
 800286e:	e03b      	b.n	80028e8 <check_clear_button+0xa8>
        else if (!is_clearing && (HAL_GetTick() - press_start_time) > 3000) {
 8002870:	4b22      	ldr	r3, [pc, #136]	@ (80028fc <check_clear_button+0xbc>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d137      	bne.n	80028e8 <check_clear_button+0xa8>
 8002878:	f000 faf0 	bl	8002e5c <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	4b1d      	ldr	r3, [pc, #116]	@ (80028f4 <check_clear_button+0xb4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002888:	4293      	cmp	r3, r2
 800288a:	d92d      	bls.n	80028e8 <check_clear_button+0xa8>
            is_clearing = 1;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <check_clear_button+0xbc>)
 800288e:	2201      	movs	r2, #1
 8002890:	701a      	strb	r2, [r3, #0]
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 8002892:	e002      	b.n	800289a <check_clear_button+0x5a>
                HAL_Delay(10);
 8002894:	200a      	movs	r0, #10
 8002896:	f000 faeb 	bl	8002e70 <HAL_Delay>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 800289a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800289e:	4814      	ldr	r0, [pc, #80]	@ (80028f0 <check_clear_button+0xb0>)
 80028a0:	f000 fd72 	bl	8003388 <HAL_GPIO_ReadPin>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f4      	beq.n	8002894 <check_clear_button+0x54>
            is_clearing = 0;
 80028aa:	4b14      	ldr	r3, [pc, #80]	@ (80028fc <check_clear_button+0xbc>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	701a      	strb	r2, [r3, #0]
}
 80028b0:	e01a      	b.n	80028e8 <check_clear_button+0xa8>
        if (press_start_time != 0 && !is_clearing) {
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <check_clear_button+0xb4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d013      	beq.n	80028e2 <check_clear_button+0xa2>
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <check_clear_button+0xbc>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10f      	bne.n	80028e2 <check_clear_button+0xa2>
            uint32_t press_duration = HAL_GetTick() - press_start_time;
 80028c2:	f000 facb 	bl	8002e5c <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <check_clear_button+0xb4>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	607b      	str	r3, [r7, #4]
            if (press_duration < 3000) {
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d803      	bhi.n	80028e2 <check_clear_button+0xa2>
                print_dbg("[Button released after %lums]\r\n", press_duration);
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	4808      	ldr	r0, [pc, #32]	@ (8002900 <check_clear_button+0xc0>)
 80028de:	f7ff f945 	bl	8001b6c <print_dbg>
        press_start_time = 0;
 80028e2:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <check_clear_button+0xb4>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
}
 80028e8:	bf00      	nop
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40011000 	.word	0x40011000
 80028f4:	20000434 	.word	0x20000434
 80028f8:	0800661c 	.word	0x0800661c
 80028fc:	20000438 	.word	0x20000438
 8002900:	08006648 	.word	0x08006648

08002904 <isDuplicate>:

/* ---------- Duplicate Suppression ---------- */
uint8_t isDuplicate(uint8_t src, uint16_t msg_id)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	460a      	mov	r2, r1
 800290e:	71fb      	strb	r3, [r7, #7]
 8002910:	4613      	mov	r3, r2
 8002912:	80bb      	strh	r3, [r7, #4]
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8002914:	2300      	movs	r3, #0
 8002916:	73fb      	strb	r3, [r7, #15]
 8002918:	e013      	b.n	8002942 <isDuplicate+0x3e>
  {
    if (seenPackets[i].src == src &&
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	4a0d      	ldr	r2, [pc, #52]	@ (8002954 <isDuplicate+0x50>)
 800291e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8002922:	79fa      	ldrb	r2, [r7, #7]
 8002924:	429a      	cmp	r2, r3
 8002926:	d109      	bne.n	800293c <isDuplicate+0x38>
        seenPackets[i].msg_id == msg_id)
 8002928:	7bfb      	ldrb	r3, [r7, #15]
 800292a:	4a0a      	ldr	r2, [pc, #40]	@ (8002954 <isDuplicate+0x50>)
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	885b      	ldrh	r3, [r3, #2]
    if (seenPackets[i].src == src &&
 8002932:	88ba      	ldrh	r2, [r7, #4]
 8002934:	429a      	cmp	r2, r3
 8002936:	d101      	bne.n	800293c <isDuplicate+0x38>
    {
      return 1;
 8002938:	2301      	movs	r3, #1
 800293a:	e006      	b.n	800294a <isDuplicate+0x46>
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	3301      	adds	r3, #1
 8002940:	73fb      	strb	r3, [r7, #15]
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	2b0f      	cmp	r3, #15
 8002946:	d9e8      	bls.n	800291a <isDuplicate+0x16>
    }
  }
  return 0;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	2000035c 	.word	0x2000035c

08002958 <rememberPacket>:

void rememberPacket(uint8_t src, uint16_t msg_id)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	460a      	mov	r2, r1
 8002962:	71fb      	strb	r3, [r7, #7]
 8002964:	4613      	mov	r3, r2
 8002966:	80bb      	strh	r3, [r7, #4]
  seenPackets[seenIndex].src = src;
 8002968:	4b0f      	ldr	r3, [pc, #60]	@ (80029a8 <rememberPacket+0x50>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	4a0f      	ldr	r2, [pc, #60]	@ (80029ac <rememberPacket+0x54>)
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
  seenPackets[seenIndex].msg_id = msg_id;
 8002976:	4b0c      	ldr	r3, [pc, #48]	@ (80029a8 <rememberPacket+0x50>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	4a0c      	ldr	r2, [pc, #48]	@ (80029ac <rememberPacket+0x54>)
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	88ba      	ldrh	r2, [r7, #4]
 8002982:	805a      	strh	r2, [r3, #2]

  seenIndex++;
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <rememberPacket+0x50>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	3301      	adds	r3, #1
 800298a:	b2da      	uxtb	r2, r3
 800298c:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <rememberPacket+0x50>)
 800298e:	701a      	strb	r2, [r3, #0]
  if (seenIndex >= DUP_CACHE_SIZE)
 8002990:	4b05      	ldr	r3, [pc, #20]	@ (80029a8 <rememberPacket+0x50>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b0f      	cmp	r3, #15
 8002996:	d902      	bls.n	800299e <rememberPacket+0x46>
    seenIndex = 0;
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <rememberPacket+0x50>)
 800299a:	2200      	movs	r2, #0
 800299c:	701a      	strb	r2, [r3, #0]
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr
 80029a8:	2000039c 	.word	0x2000039c
 80029ac:	2000035c 	.word	0x2000035c

080029b0 <lcg_rand>:

static uint32_t lcg_rand(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
    lcg_seed = (1103515245 * lcg_seed + 12345);
 80029b4:	4b09      	ldr	r3, [pc, #36]	@ (80029dc <lcg_rand+0x2c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <lcg_rand+0x30>)
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80029c2:	3339      	adds	r3, #57	@ 0x39
 80029c4:	4a05      	ldr	r2, [pc, #20]	@ (80029dc <lcg_rand+0x2c>)
 80029c6:	6013      	str	r3, [r2, #0]
    return (lcg_seed >> 16) & 0x7FFF;
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <lcg_rand+0x2c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	0c1b      	lsrs	r3, r3, #16
 80029ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	200000d8 	.word	0x200000d8
 80029e0:	41c64e6d 	.word	0x41c64e6d

080029e4 <rand_range>:

static float rand_range(float min, float max)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
    return min + ((float)lcg_rand() / 32767.0f) * (max - min);
 80029ee:	f7ff ffdf 	bl	80029b0 <lcg_rand>
 80029f2:	4603      	mov	r3, r0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fe f85d 	bl	8000ab4 <__aeabi_ui2f>
 80029fa:	4603      	mov	r3, r0
 80029fc:	490c      	ldr	r1, [pc, #48]	@ (8002a30 <rand_range+0x4c>)
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe f964 	bl	8000ccc <__aeabi_fdiv>
 8002a04:	4603      	mov	r3, r0
 8002a06:	461c      	mov	r4, r3
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	6838      	ldr	r0, [r7, #0]
 8002a0c:	f7fd ffa0 	bl	8000950 <__aeabi_fsub>
 8002a10:	4603      	mov	r3, r0
 8002a12:	4619      	mov	r1, r3
 8002a14:	4620      	mov	r0, r4
 8002a16:	f7fe f8a5 	bl	8000b64 <__aeabi_fmul>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fd ff98 	bl	8000954 <__addsf3>
 8002a24:	4603      	mov	r3, r0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd90      	pop	{r4, r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	46fffe00 	.word	0x46fffe00

08002a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a38:	b672      	cpsid	i
}
 8002a3a:	bf00      	nop
  __disable_irq();
  while (1)
 8002a3c:	bf00      	nop
 8002a3e:	e7fd      	b.n	8002a3c <Error_Handler+0x8>

08002a40 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a44:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a46:	4a18      	ldr	r2, [pc, #96]	@ (8002aa8 <MX_SPI1_Init+0x68>)
 8002a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002a72:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a74:	2210      	movs	r2, #16
 8002a76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a78:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a84:	4b07      	ldr	r3, [pc, #28]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a8c:	220a      	movs	r2, #10
 8002a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a90:	4804      	ldr	r0, [pc, #16]	@ (8002aa4 <MX_SPI1_Init+0x64>)
 8002a92:	f001 f8d1 	bl	8003c38 <HAL_SPI_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a9c:	f7ff ffca 	bl	8002a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	2000043c 	.word	0x2000043c
 8002aa8:	40013000 	.word	0x40013000

08002aac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 0310 	add.w	r3, r7, #16
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b34 <HAL_SPI_MspInit+0x88>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d12f      	bne.n	8002b2c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002acc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	4a19      	ldr	r2, [pc, #100]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002ad2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ad6:	6193      	str	r3, [r2, #24]
 8002ad8:	4b17      	ldr	r3, [pc, #92]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae4:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	4a13      	ldr	r2, [pc, #76]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6193      	str	r3, [r2, #24]
 8002af0:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002afc:	23a0      	movs	r3, #160	@ 0xa0
 8002afe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b00:	2302      	movs	r3, #2
 8002b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b08:	f107 0310 	add.w	r3, r7, #16
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	480b      	ldr	r0, [pc, #44]	@ (8002b3c <HAL_SPI_MspInit+0x90>)
 8002b10:	f000 fab6 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b14:	2340      	movs	r3, #64	@ 0x40
 8002b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b20:	f107 0310 	add.w	r3, r7, #16
 8002b24:	4619      	mov	r1, r3
 8002b26:	4805      	ldr	r0, [pc, #20]	@ (8002b3c <HAL_SPI_MspInit+0x90>)
 8002b28:	f000 faaa 	bl	8003080 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40013000 	.word	0x40013000
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40010800 	.word	0x40010800

08002b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b46:	4b15      	ldr	r3, [pc, #84]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	4a14      	ldr	r2, [pc, #80]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	6193      	str	r3, [r2, #24]
 8002b52:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	60bb      	str	r3, [r7, #8]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	4a0e      	ldr	r2, [pc, #56]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b68:	61d3      	str	r3, [r2, #28]
 8002b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <HAL_MspInit+0x5c>)
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b72:	607b      	str	r3, [r7, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <HAL_MspInit+0x60>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ba0 <HAL_MspInit+0x60>)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40010000 	.word	0x40010000

08002ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ba8:	bf00      	nop
 8002baa:	e7fd      	b.n	8002ba8 <NMI_Handler+0x4>

08002bac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bb0:	bf00      	nop
 8002bb2:	e7fd      	b.n	8002bb0 <HardFault_Handler+0x4>

08002bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <MemManage_Handler+0x4>

08002bbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <BusFault_Handler+0x4>

08002bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <UsageFault_Handler+0x4>

08002bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bf4:	f000 f920 	bl	8002e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c04:	4a14      	ldr	r2, [pc, #80]	@ (8002c58 <_sbrk+0x5c>)
 8002c06:	4b15      	ldr	r3, [pc, #84]	@ (8002c5c <_sbrk+0x60>)
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <_sbrk+0x64>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d102      	bne.n	8002c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c18:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <_sbrk+0x64>)
 8002c1a:	4a12      	ldr	r2, [pc, #72]	@ (8002c64 <_sbrk+0x68>)
 8002c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <_sbrk+0x64>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4413      	add	r3, r2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d207      	bcs.n	8002c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c2c:	f002 f896 	bl	8004d5c <__errno>
 8002c30:	4603      	mov	r3, r0
 8002c32:	220c      	movs	r2, #12
 8002c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c36:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3a:	e009      	b.n	8002c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c3c:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <_sbrk+0x64>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c42:	4b07      	ldr	r3, [pc, #28]	@ (8002c60 <_sbrk+0x64>)
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	4a05      	ldr	r2, [pc, #20]	@ (8002c60 <_sbrk+0x64>)
 8002c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20005000 	.word	0x20005000
 8002c5c:	00000400 	.word	0x00000400
 8002c60:	20000494 	.word	0x20000494
 8002c64:	20000630 	.word	0x20000630

08002c68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c7a:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <MX_USART1_UART_Init+0x50>)
 8002c7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c86:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c92:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c98:	4b09      	ldr	r3, [pc, #36]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9e:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002caa:	4805      	ldr	r0, [pc, #20]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002cac:	f001 fd67 	bl	800477e <HAL_UART_Init>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002cb6:	f7ff febd 	bl	8002a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000498 	.word	0x20000498
 8002cc4:	40013800 	.word	0x40013800

08002cc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 0310 	add.w	r3, r7, #16
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a1c      	ldr	r2, [pc, #112]	@ (8002d54 <HAL_UART_MspInit+0x8c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d131      	bne.n	8002d4c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	4a1a      	ldr	r2, [pc, #104]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002cee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf2:	6193      	str	r3, [r2, #24]
 8002cf4:	4b18      	ldr	r3, [pc, #96]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d00:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	4a14      	ldr	r2, [pc, #80]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002d06:	f043 0304 	orr.w	r3, r3, #4
 8002d0a:	6193      	str	r3, [r2, #24]
 8002d0c:	4b12      	ldr	r3, [pc, #72]	@ (8002d58 <HAL_UART_MspInit+0x90>)
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d22:	2303      	movs	r3, #3
 8002d24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d26:	f107 0310 	add.w	r3, r7, #16
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	480b      	ldr	r0, [pc, #44]	@ (8002d5c <HAL_UART_MspInit+0x94>)
 8002d2e:	f000 f9a7 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d40:	f107 0310 	add.w	r3, r7, #16
 8002d44:	4619      	mov	r1, r3
 8002d46:	4805      	ldr	r0, [pc, #20]	@ (8002d5c <HAL_UART_MspInit+0x94>)
 8002d48:	f000 f99a 	bl	8003080 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	3720      	adds	r7, #32
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40013800 	.word	0x40013800
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40010800 	.word	0x40010800

08002d60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d60:	f7ff ff82 	bl	8002c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d64:	480b      	ldr	r0, [pc, #44]	@ (8002d94 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d66:	490c      	ldr	r1, [pc, #48]	@ (8002d98 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d68:	4a0c      	ldr	r2, [pc, #48]	@ (8002d9c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d6c:	e002      	b.n	8002d74 <LoopCopyDataInit>

08002d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d72:	3304      	adds	r3, #4

08002d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d78:	d3f9      	bcc.n	8002d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d7a:	4a09      	ldr	r2, [pc, #36]	@ (8002da0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d7c:	4c09      	ldr	r4, [pc, #36]	@ (8002da4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d80:	e001      	b.n	8002d86 <LoopFillZerobss>

08002d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d84:	3204      	adds	r2, #4

08002d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d88:	d3fb      	bcc.n	8002d82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d8a:	f001 ffed 	bl	8004d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d8e:	f7fe fdab 	bl	80018e8 <main>
  bx lr
 8002d92:	4770      	bx	lr
  ldr r0, =_sdata
 8002d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d98:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002d9c:	08006800 	.word	0x08006800
  ldr r2, =_sbss
 8002da0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002da4:	2000062c 	.word	0x2000062c

08002da8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002da8:	e7fe      	b.n	8002da8 <ADC1_2_IRQHandler>
	...

08002dac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002db0:	4b08      	ldr	r3, [pc, #32]	@ (8002dd4 <HAL_Init+0x28>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a07      	ldr	r2, [pc, #28]	@ (8002dd4 <HAL_Init+0x28>)
 8002db6:	f043 0310 	orr.w	r3, r3, #16
 8002dba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dbc:	2003      	movs	r0, #3
 8002dbe:	f000 f92b 	bl	8003018 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dc2:	200f      	movs	r0, #15
 8002dc4:	f000 f808 	bl	8002dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc8:	f7ff feba 	bl	8002b40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40022000 	.word	0x40022000

08002dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002de0:	4b12      	ldr	r3, [pc, #72]	@ (8002e2c <HAL_InitTick+0x54>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b12      	ldr	r3, [pc, #72]	@ (8002e30 <HAL_InitTick+0x58>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	4619      	mov	r1, r3
 8002dea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8002df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 f935 	bl	8003066 <HAL_SYSTICK_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e00e      	b.n	8002e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b0f      	cmp	r3, #15
 8002e0a:	d80a      	bhi.n	8002e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	f04f 30ff 	mov.w	r0, #4294967295
 8002e14:	f000 f90b 	bl	800302e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e18:	4a06      	ldr	r2, [pc, #24]	@ (8002e34 <HAL_InitTick+0x5c>)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	e000      	b.n	8002e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2000001c 	.word	0x2000001c
 8002e30:	20000024 	.word	0x20000024
 8002e34:	20000020 	.word	0x20000020

08002e38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e3c:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <HAL_IncTick+0x1c>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <HAL_IncTick+0x20>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4413      	add	r3, r2
 8002e48:	4a03      	ldr	r2, [pc, #12]	@ (8002e58 <HAL_IncTick+0x20>)
 8002e4a:	6013      	str	r3, [r2, #0]
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	20000024 	.word	0x20000024
 8002e58:	200004e0 	.word	0x200004e0

08002e5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b02      	ldr	r3, [pc, #8]	@ (8002e6c <HAL_GetTick+0x10>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	200004e0 	.word	0x200004e0

08002e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff fff0 	bl	8002e5c <HAL_GetTick>
 8002e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d005      	beq.n	8002e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_Delay+0x44>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4413      	add	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e96:	bf00      	nop
 8002e98:	f7ff ffe0 	bl	8002e5c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d8f7      	bhi.n	8002e98 <HAL_Delay+0x28>
  {
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000024 	.word	0x20000024

08002eb8 <__NVIC_SetPriorityGrouping>:
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <__NVIC_SetPriorityGrouping+0x44>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ee0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eea:	4a04      	ldr	r2, [pc, #16]	@ (8002efc <__NVIC_SetPriorityGrouping+0x44>)
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	60d3      	str	r3, [r2, #12]
}
 8002ef0:	bf00      	nop
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <__NVIC_GetPriorityGrouping>:
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f04:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <__NVIC_GetPriorityGrouping+0x18>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	0a1b      	lsrs	r3, r3, #8
 8002f0a:	f003 0307 	and.w	r3, r3, #7
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	e000ed00 	.word	0xe000ed00

08002f1c <__NVIC_SetPriority>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	db0a      	blt.n	8002f46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	490c      	ldr	r1, [pc, #48]	@ (8002f68 <__NVIC_SetPriority+0x4c>)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	0112      	lsls	r2, r2, #4
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	440b      	add	r3, r1
 8002f40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002f44:	e00a      	b.n	8002f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4908      	ldr	r1, [pc, #32]	@ (8002f6c <__NVIC_SetPriority+0x50>)
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	3b04      	subs	r3, #4
 8002f54:	0112      	lsls	r2, r2, #4
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	440b      	add	r3, r1
 8002f5a:	761a      	strb	r2, [r3, #24]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000e100 	.word	0xe000e100
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <NVIC_EncodePriority>:
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	@ 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f1c3 0307 	rsb	r3, r3, #7
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	bf28      	it	cs
 8002f8e:	2304      	movcs	r3, #4
 8002f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3304      	adds	r3, #4
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d902      	bls.n	8002fa0 <NVIC_EncodePriority+0x30>
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3b03      	subs	r3, #3
 8002f9e:	e000      	b.n	8002fa2 <NVIC_EncodePriority+0x32>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	43d9      	mvns	r1, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc8:	4313      	orrs	r3, r2
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3724      	adds	r7, #36	@ 0x24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fe4:	d301      	bcc.n	8002fea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e00f      	b.n	800300a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fea:	4a0a      	ldr	r2, [pc, #40]	@ (8003014 <SysTick_Config+0x40>)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ff2:	210f      	movs	r1, #15
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff8:	f7ff ff90 	bl	8002f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ffc:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <SysTick_Config+0x40>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003002:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <SysTick_Config+0x40>)
 8003004:	2207      	movs	r2, #7
 8003006:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	e000e010 	.word	0xe000e010

08003018 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff ff49 	bl	8002eb8 <__NVIC_SetPriorityGrouping>
}
 8003026:	bf00      	nop
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800302e:	b580      	push	{r7, lr}
 8003030:	b086      	sub	sp, #24
 8003032:	af00      	add	r7, sp, #0
 8003034:	4603      	mov	r3, r0
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
 800303a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800303c:	2300      	movs	r3, #0
 800303e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003040:	f7ff ff5e 	bl	8002f00 <__NVIC_GetPriorityGrouping>
 8003044:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68b9      	ldr	r1, [r7, #8]
 800304a:	6978      	ldr	r0, [r7, #20]
 800304c:	f7ff ff90 	bl	8002f70 <NVIC_EncodePriority>
 8003050:	4602      	mov	r2, r0
 8003052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff ff5f 	bl	8002f1c <__NVIC_SetPriority>
}
 800305e:	bf00      	nop
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7ff ffb0 	bl	8002fd4 <SysTick_Config>
 8003074:	4603      	mov	r3, r0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003080:	b480      	push	{r7}
 8003082:	b08b      	sub	sp, #44	@ 0x2c
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800308a:	2300      	movs	r3, #0
 800308c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800308e:	2300      	movs	r3, #0
 8003090:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003092:	e169      	b.n	8003368 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003094:	2201      	movs	r2, #1
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	69fa      	ldr	r2, [r7, #28]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	f040 8158 	bne.w	8003362 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a9a      	ldr	r2, [pc, #616]	@ (8003320 <HAL_GPIO_Init+0x2a0>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d05e      	beq.n	800317a <HAL_GPIO_Init+0xfa>
 80030bc:	4a98      	ldr	r2, [pc, #608]	@ (8003320 <HAL_GPIO_Init+0x2a0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d875      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030c2:	4a98      	ldr	r2, [pc, #608]	@ (8003324 <HAL_GPIO_Init+0x2a4>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d058      	beq.n	800317a <HAL_GPIO_Init+0xfa>
 80030c8:	4a96      	ldr	r2, [pc, #600]	@ (8003324 <HAL_GPIO_Init+0x2a4>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d86f      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030ce:	4a96      	ldr	r2, [pc, #600]	@ (8003328 <HAL_GPIO_Init+0x2a8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d052      	beq.n	800317a <HAL_GPIO_Init+0xfa>
 80030d4:	4a94      	ldr	r2, [pc, #592]	@ (8003328 <HAL_GPIO_Init+0x2a8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d869      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030da:	4a94      	ldr	r2, [pc, #592]	@ (800332c <HAL_GPIO_Init+0x2ac>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d04c      	beq.n	800317a <HAL_GPIO_Init+0xfa>
 80030e0:	4a92      	ldr	r2, [pc, #584]	@ (800332c <HAL_GPIO_Init+0x2ac>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d863      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030e6:	4a92      	ldr	r2, [pc, #584]	@ (8003330 <HAL_GPIO_Init+0x2b0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d046      	beq.n	800317a <HAL_GPIO_Init+0xfa>
 80030ec:	4a90      	ldr	r2, [pc, #576]	@ (8003330 <HAL_GPIO_Init+0x2b0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d85d      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030f2:	2b12      	cmp	r3, #18
 80030f4:	d82a      	bhi.n	800314c <HAL_GPIO_Init+0xcc>
 80030f6:	2b12      	cmp	r3, #18
 80030f8:	d859      	bhi.n	80031ae <HAL_GPIO_Init+0x12e>
 80030fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003100 <HAL_GPIO_Init+0x80>)
 80030fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003100:	0800317b 	.word	0x0800317b
 8003104:	08003155 	.word	0x08003155
 8003108:	08003167 	.word	0x08003167
 800310c:	080031a9 	.word	0x080031a9
 8003110:	080031af 	.word	0x080031af
 8003114:	080031af 	.word	0x080031af
 8003118:	080031af 	.word	0x080031af
 800311c:	080031af 	.word	0x080031af
 8003120:	080031af 	.word	0x080031af
 8003124:	080031af 	.word	0x080031af
 8003128:	080031af 	.word	0x080031af
 800312c:	080031af 	.word	0x080031af
 8003130:	080031af 	.word	0x080031af
 8003134:	080031af 	.word	0x080031af
 8003138:	080031af 	.word	0x080031af
 800313c:	080031af 	.word	0x080031af
 8003140:	080031af 	.word	0x080031af
 8003144:	0800315d 	.word	0x0800315d
 8003148:	08003171 	.word	0x08003171
 800314c:	4a79      	ldr	r2, [pc, #484]	@ (8003334 <HAL_GPIO_Init+0x2b4>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d013      	beq.n	800317a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003152:	e02c      	b.n	80031ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	623b      	str	r3, [r7, #32]
          break;
 800315a:	e029      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	3304      	adds	r3, #4
 8003162:	623b      	str	r3, [r7, #32]
          break;
 8003164:	e024      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	3308      	adds	r3, #8
 800316c:	623b      	str	r3, [r7, #32]
          break;
 800316e:	e01f      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	330c      	adds	r3, #12
 8003176:	623b      	str	r3, [r7, #32]
          break;
 8003178:	e01a      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d102      	bne.n	8003188 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003182:	2304      	movs	r3, #4
 8003184:	623b      	str	r3, [r7, #32]
          break;
 8003186:	e013      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d105      	bne.n	800319c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003190:	2308      	movs	r3, #8
 8003192:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69fa      	ldr	r2, [r7, #28]
 8003198:	611a      	str	r2, [r3, #16]
          break;
 800319a:	e009      	b.n	80031b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800319c:	2308      	movs	r3, #8
 800319e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69fa      	ldr	r2, [r7, #28]
 80031a4:	615a      	str	r2, [r3, #20]
          break;
 80031a6:	e003      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031a8:	2300      	movs	r3, #0
 80031aa:	623b      	str	r3, [r7, #32]
          break;
 80031ac:	e000      	b.n	80031b0 <HAL_GPIO_Init+0x130>
          break;
 80031ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2bff      	cmp	r3, #255	@ 0xff
 80031b4:	d801      	bhi.n	80031ba <HAL_GPIO_Init+0x13a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	e001      	b.n	80031be <HAL_GPIO_Init+0x13e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	3304      	adds	r3, #4
 80031be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	2bff      	cmp	r3, #255	@ 0xff
 80031c4:	d802      	bhi.n	80031cc <HAL_GPIO_Init+0x14c>
 80031c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	e002      	b.n	80031d2 <HAL_GPIO_Init+0x152>
 80031cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ce:	3b08      	subs	r3, #8
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	210f      	movs	r1, #15
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	fa01 f303 	lsl.w	r3, r1, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	401a      	ands	r2, r3
 80031e4:	6a39      	ldr	r1, [r7, #32]
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	fa01 f303 	lsl.w	r3, r1, r3
 80031ec:	431a      	orrs	r2, r3
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 80b1 	beq.w	8003362 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003200:	4b4d      	ldr	r3, [pc, #308]	@ (8003338 <HAL_GPIO_Init+0x2b8>)
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	4a4c      	ldr	r2, [pc, #304]	@ (8003338 <HAL_GPIO_Init+0x2b8>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6193      	str	r3, [r2, #24]
 800320c:	4b4a      	ldr	r3, [pc, #296]	@ (8003338 <HAL_GPIO_Init+0x2b8>)
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	60bb      	str	r3, [r7, #8]
 8003216:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003218:	4a48      	ldr	r2, [pc, #288]	@ (800333c <HAL_GPIO_Init+0x2bc>)
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	089b      	lsrs	r3, r3, #2
 800321e:	3302      	adds	r3, #2
 8003220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003224:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	220f      	movs	r2, #15
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	4013      	ands	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a40      	ldr	r2, [pc, #256]	@ (8003340 <HAL_GPIO_Init+0x2c0>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <HAL_GPIO_Init+0x1ec>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a3f      	ldr	r2, [pc, #252]	@ (8003344 <HAL_GPIO_Init+0x2c4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d00d      	beq.n	8003268 <HAL_GPIO_Init+0x1e8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a3e      	ldr	r2, [pc, #248]	@ (8003348 <HAL_GPIO_Init+0x2c8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d007      	beq.n	8003264 <HAL_GPIO_Init+0x1e4>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a3d      	ldr	r2, [pc, #244]	@ (800334c <HAL_GPIO_Init+0x2cc>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d101      	bne.n	8003260 <HAL_GPIO_Init+0x1e0>
 800325c:	2303      	movs	r3, #3
 800325e:	e006      	b.n	800326e <HAL_GPIO_Init+0x1ee>
 8003260:	2304      	movs	r3, #4
 8003262:	e004      	b.n	800326e <HAL_GPIO_Init+0x1ee>
 8003264:	2302      	movs	r3, #2
 8003266:	e002      	b.n	800326e <HAL_GPIO_Init+0x1ee>
 8003268:	2301      	movs	r3, #1
 800326a:	e000      	b.n	800326e <HAL_GPIO_Init+0x1ee>
 800326c:	2300      	movs	r3, #0
 800326e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003270:	f002 0203 	and.w	r2, r2, #3
 8003274:	0092      	lsls	r2, r2, #2
 8003276:	4093      	lsls	r3, r2
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800327e:	492f      	ldr	r1, [pc, #188]	@ (800333c <HAL_GPIO_Init+0x2bc>)
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	089b      	lsrs	r3, r3, #2
 8003284:	3302      	adds	r3, #2
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d006      	beq.n	80032a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003298:	4b2d      	ldr	r3, [pc, #180]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	492c      	ldr	r1, [pc, #176]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	608b      	str	r3, [r1, #8]
 80032a4:	e006      	b.n	80032b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032a8:	689a      	ldr	r2, [r3, #8]
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	43db      	mvns	r3, r3
 80032ae:	4928      	ldr	r1, [pc, #160]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d006      	beq.n	80032ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032c0:	4b23      	ldr	r3, [pc, #140]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	4922      	ldr	r1, [pc, #136]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60cb      	str	r3, [r1, #12]
 80032cc:	e006      	b.n	80032dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032ce:	4b20      	ldr	r3, [pc, #128]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	43db      	mvns	r3, r3
 80032d6:	491e      	ldr	r1, [pc, #120]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032d8:	4013      	ands	r3, r2
 80032da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d006      	beq.n	80032f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032e8:	4b19      	ldr	r3, [pc, #100]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4918      	ldr	r1, [pc, #96]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	604b      	str	r3, [r1, #4]
 80032f4:	e006      	b.n	8003304 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032f6:	4b16      	ldr	r3, [pc, #88]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	43db      	mvns	r3, r3
 80032fe:	4914      	ldr	r1, [pc, #80]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 8003300:	4013      	ands	r3, r2
 8003302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d021      	beq.n	8003354 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003310:	4b0f      	ldr	r3, [pc, #60]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	490e      	ldr	r1, [pc, #56]	@ (8003350 <HAL_GPIO_Init+0x2d0>)
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	4313      	orrs	r3, r2
 800331a:	600b      	str	r3, [r1, #0]
 800331c:	e021      	b.n	8003362 <HAL_GPIO_Init+0x2e2>
 800331e:	bf00      	nop
 8003320:	10320000 	.word	0x10320000
 8003324:	10310000 	.word	0x10310000
 8003328:	10220000 	.word	0x10220000
 800332c:	10210000 	.word	0x10210000
 8003330:	10120000 	.word	0x10120000
 8003334:	10110000 	.word	0x10110000
 8003338:	40021000 	.word	0x40021000
 800333c:	40010000 	.word	0x40010000
 8003340:	40010800 	.word	0x40010800
 8003344:	40010c00 	.word	0x40010c00
 8003348:	40011000 	.word	0x40011000
 800334c:	40011400 	.word	0x40011400
 8003350:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003354:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <HAL_GPIO_Init+0x304>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	43db      	mvns	r3, r3
 800335c:	4909      	ldr	r1, [pc, #36]	@ (8003384 <HAL_GPIO_Init+0x304>)
 800335e:	4013      	ands	r3, r2
 8003360:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	3301      	adds	r3, #1
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	fa22 f303 	lsr.w	r3, r2, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	f47f ae8e 	bne.w	8003094 <HAL_GPIO_Init+0x14>
  }
}
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	372c      	adds	r7, #44	@ 0x2c
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr
 8003384:	40010400 	.word	0x40010400

08003388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	887b      	ldrh	r3, [r7, #2]
 800339a:	4013      	ands	r3, r2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033a0:	2301      	movs	r3, #1
 80033a2:	73fb      	strb	r3, [r7, #15]
 80033a4:	e001      	b.n	80033aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr

080033b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
 80033be:	460b      	mov	r3, r1
 80033c0:	807b      	strh	r3, [r7, #2]
 80033c2:	4613      	mov	r3, r2
 80033c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033c6:	787b      	ldrb	r3, [r7, #1]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033cc:	887a      	ldrh	r2, [r7, #2]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033d2:	e003      	b.n	80033dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	041a      	lsls	r2, r3, #16
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	611a      	str	r2, [r3, #16]
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr

080033e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	460b      	mov	r3, r1
 80033f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033f8:	887a      	ldrh	r2, [r7, #2]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4013      	ands	r3, r2
 80033fe:	041a      	lsls	r2, r3, #16
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	43d9      	mvns	r1, r3
 8003404:	887b      	ldrh	r3, [r7, #2]
 8003406:	400b      	ands	r3, r1
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	611a      	str	r2, [r3, #16]
}
 800340e:	bf00      	nop
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e272      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 8087 	beq.w	8003546 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003438:	4b92      	ldr	r3, [pc, #584]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 030c 	and.w	r3, r3, #12
 8003440:	2b04      	cmp	r3, #4
 8003442:	d00c      	beq.n	800345e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003444:	4b8f      	ldr	r3, [pc, #572]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 030c 	and.w	r3, r3, #12
 800344c:	2b08      	cmp	r3, #8
 800344e:	d112      	bne.n	8003476 <HAL_RCC_OscConfig+0x5e>
 8003450:	4b8c      	ldr	r3, [pc, #560]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800345c:	d10b      	bne.n	8003476 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800345e:	4b89      	ldr	r3, [pc, #548]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d06c      	beq.n	8003544 <HAL_RCC_OscConfig+0x12c>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d168      	bne.n	8003544 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e24c      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800347e:	d106      	bne.n	800348e <HAL_RCC_OscConfig+0x76>
 8003480:	4b80      	ldr	r3, [pc, #512]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a7f      	ldr	r2, [pc, #508]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	e02e      	b.n	80034ec <HAL_RCC_OscConfig+0xd4>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10c      	bne.n	80034b0 <HAL_RCC_OscConfig+0x98>
 8003496:	4b7b      	ldr	r3, [pc, #492]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a7a      	ldr	r2, [pc, #488]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 800349c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	4b78      	ldr	r3, [pc, #480]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a77      	ldr	r2, [pc, #476]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	e01d      	b.n	80034ec <HAL_RCC_OscConfig+0xd4>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0xbc>
 80034ba:	4b72      	ldr	r3, [pc, #456]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a71      	ldr	r2, [pc, #452]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	4b6f      	ldr	r3, [pc, #444]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a6e      	ldr	r2, [pc, #440]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	e00b      	b.n	80034ec <HAL_RCC_OscConfig+0xd4>
 80034d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a6a      	ldr	r2, [pc, #424]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	4b68      	ldr	r3, [pc, #416]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a67      	ldr	r2, [pc, #412]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80034e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d013      	beq.n	800351c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7ff fcb2 	bl	8002e5c <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034fc:	f7ff fcae 	bl	8002e5c <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b64      	cmp	r3, #100	@ 0x64
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e200      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350e:	4b5d      	ldr	r3, [pc, #372]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0f0      	beq.n	80034fc <HAL_RCC_OscConfig+0xe4>
 800351a:	e014      	b.n	8003546 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7ff fc9e 	bl	8002e5c <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003524:	f7ff fc9a 	bl	8002e5c <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	@ 0x64
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e1ec      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003536:	4b53      	ldr	r3, [pc, #332]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x10c>
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d063      	beq.n	800361a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003552:	4b4c      	ldr	r3, [pc, #304]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800355e:	4b49      	ldr	r3, [pc, #292]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 030c 	and.w	r3, r3, #12
 8003566:	2b08      	cmp	r3, #8
 8003568:	d11c      	bne.n	80035a4 <HAL_RCC_OscConfig+0x18c>
 800356a:	4b46      	ldr	r3, [pc, #280]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d116      	bne.n	80035a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003576:	4b43      	ldr	r3, [pc, #268]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d005      	beq.n	800358e <HAL_RCC_OscConfig+0x176>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d001      	beq.n	800358e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e1c0      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358e:	4b3d      	ldr	r3, [pc, #244]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4939      	ldr	r1, [pc, #228]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035a2:	e03a      	b.n	800361a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d020      	beq.n	80035ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ac:	4b36      	ldr	r3, [pc, #216]	@ (8003688 <HAL_RCC_OscConfig+0x270>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b2:	f7ff fc53 	bl	8002e5c <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ba:	f7ff fc4f 	bl	8002e5c <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e1a1      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	4927      	ldr	r1, [pc, #156]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	600b      	str	r3, [r1, #0]
 80035ec:	e015      	b.n	800361a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ee:	4b26      	ldr	r3, [pc, #152]	@ (8003688 <HAL_RCC_OscConfig+0x270>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f4:	f7ff fc32 	bl	8002e5c <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fc:	f7ff fc2e 	bl	8002e5c <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e180      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800360e:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d03a      	beq.n	800369c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d019      	beq.n	8003662 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800362e:	4b17      	ldr	r3, [pc, #92]	@ (800368c <HAL_RCC_OscConfig+0x274>)
 8003630:	2201      	movs	r2, #1
 8003632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003634:	f7ff fc12 	bl	8002e5c <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800363c:	f7ff fc0e 	bl	8002e5c <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e160      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <HAL_RCC_OscConfig+0x26c>)
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0f0      	beq.n	800363c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800365a:	2001      	movs	r0, #1
 800365c:	f000 face 	bl	8003bfc <RCC_Delay>
 8003660:	e01c      	b.n	800369c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003662:	4b0a      	ldr	r3, [pc, #40]	@ (800368c <HAL_RCC_OscConfig+0x274>)
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003668:	f7ff fbf8 	bl	8002e5c <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800366e:	e00f      	b.n	8003690 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003670:	f7ff fbf4 	bl	8002e5c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d908      	bls.n	8003690 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e146      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
 8003682:	bf00      	nop
 8003684:	40021000 	.word	0x40021000
 8003688:	42420000 	.word	0x42420000
 800368c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003690:	4b92      	ldr	r3, [pc, #584]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1e9      	bne.n	8003670 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 80a6 	beq.w	80037f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036aa:	2300      	movs	r3, #0
 80036ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ae:	4b8b      	ldr	r3, [pc, #556]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10d      	bne.n	80036d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	4b88      	ldr	r3, [pc, #544]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	4a87      	ldr	r2, [pc, #540]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80036c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c4:	61d3      	str	r3, [r2, #28]
 80036c6:	4b85      	ldr	r3, [pc, #532]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ce:	60bb      	str	r3, [r7, #8]
 80036d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d2:	2301      	movs	r3, #1
 80036d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d6:	4b82      	ldr	r3, [pc, #520]	@ (80038e0 <HAL_RCC_OscConfig+0x4c8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d118      	bne.n	8003714 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036e2:	4b7f      	ldr	r3, [pc, #508]	@ (80038e0 <HAL_RCC_OscConfig+0x4c8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a7e      	ldr	r2, [pc, #504]	@ (80038e0 <HAL_RCC_OscConfig+0x4c8>)
 80036e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036ee:	f7ff fbb5 	bl	8002e5c <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f6:	f7ff fbb1 	bl	8002e5c <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b64      	cmp	r3, #100	@ 0x64
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e103      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003708:	4b75      	ldr	r3, [pc, #468]	@ (80038e0 <HAL_RCC_OscConfig+0x4c8>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0f0      	beq.n	80036f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x312>
 800371c:	4b6f      	ldr	r3, [pc, #444]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	4a6e      	ldr	r2, [pc, #440]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	6213      	str	r3, [r2, #32]
 8003728:	e02d      	b.n	8003786 <HAL_RCC_OscConfig+0x36e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x334>
 8003732:	4b6a      	ldr	r3, [pc, #424]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	4a69      	ldr	r2, [pc, #420]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003738:	f023 0301 	bic.w	r3, r3, #1
 800373c:	6213      	str	r3, [r2, #32]
 800373e:	4b67      	ldr	r3, [pc, #412]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4a66      	ldr	r2, [pc, #408]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f023 0304 	bic.w	r3, r3, #4
 8003748:	6213      	str	r3, [r2, #32]
 800374a:	e01c      	b.n	8003786 <HAL_RCC_OscConfig+0x36e>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	2b05      	cmp	r3, #5
 8003752:	d10c      	bne.n	800376e <HAL_RCC_OscConfig+0x356>
 8003754:	4b61      	ldr	r3, [pc, #388]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	4a60      	ldr	r2, [pc, #384]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 800375a:	f043 0304 	orr.w	r3, r3, #4
 800375e:	6213      	str	r3, [r2, #32]
 8003760:	4b5e      	ldr	r3, [pc, #376]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	4a5d      	ldr	r2, [pc, #372]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003766:	f043 0301 	orr.w	r3, r3, #1
 800376a:	6213      	str	r3, [r2, #32]
 800376c:	e00b      	b.n	8003786 <HAL_RCC_OscConfig+0x36e>
 800376e:	4b5b      	ldr	r3, [pc, #364]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	4a5a      	ldr	r2, [pc, #360]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003774:	f023 0301 	bic.w	r3, r3, #1
 8003778:	6213      	str	r3, [r2, #32]
 800377a:	4b58      	ldr	r3, [pc, #352]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	4a57      	ldr	r2, [pc, #348]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003780:	f023 0304 	bic.w	r3, r3, #4
 8003784:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d015      	beq.n	80037ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800378e:	f7ff fb65 	bl	8002e5c <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003794:	e00a      	b.n	80037ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003796:	f7ff fb61 	bl	8002e5c <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e0b1      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ac:	4b4b      	ldr	r3, [pc, #300]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0ee      	beq.n	8003796 <HAL_RCC_OscConfig+0x37e>
 80037b8:	e014      	b.n	80037e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ba:	f7ff fb4f 	bl	8002e5c <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c0:	e00a      	b.n	80037d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c2:	f7ff fb4b 	bl	8002e5c <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e09b      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d8:	4b40      	ldr	r3, [pc, #256]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1ee      	bne.n	80037c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d105      	bne.n	80037f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ea:	4b3c      	ldr	r3, [pc, #240]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	4a3b      	ldr	r2, [pc, #236]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 8087 	beq.w	800390e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003800:	4b36      	ldr	r3, [pc, #216]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 030c 	and.w	r3, r3, #12
 8003808:	2b08      	cmp	r3, #8
 800380a:	d061      	beq.n	80038d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69db      	ldr	r3, [r3, #28]
 8003810:	2b02      	cmp	r3, #2
 8003812:	d146      	bne.n	80038a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003814:	4b33      	ldr	r3, [pc, #204]	@ (80038e4 <HAL_RCC_OscConfig+0x4cc>)
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7ff fb1f 	bl	8002e5c <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003822:	f7ff fb1b 	bl	8002e5c <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e06d      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003834:	4b29      	ldr	r3, [pc, #164]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1f0      	bne.n	8003822 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003848:	d108      	bne.n	800385c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800384a:	4b24      	ldr	r3, [pc, #144]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	4921      	ldr	r1, [pc, #132]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003858:	4313      	orrs	r3, r2
 800385a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800385c:	4b1f      	ldr	r3, [pc, #124]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a19      	ldr	r1, [r3, #32]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386c:	430b      	orrs	r3, r1
 800386e:	491b      	ldr	r1, [pc, #108]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003870:	4313      	orrs	r3, r2
 8003872:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003874:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <HAL_RCC_OscConfig+0x4cc>)
 8003876:	2201      	movs	r2, #1
 8003878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387a:	f7ff faef 	bl	8002e5c <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003880:	e008      	b.n	8003894 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003882:	f7ff faeb 	bl	8002e5c <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e03d      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003894:	4b11      	ldr	r3, [pc, #68]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0f0      	beq.n	8003882 <HAL_RCC_OscConfig+0x46a>
 80038a0:	e035      	b.n	800390e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a2:	4b10      	ldr	r3, [pc, #64]	@ (80038e4 <HAL_RCC_OscConfig+0x4cc>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a8:	f7ff fad8 	bl	8002e5c <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b0:	f7ff fad4 	bl	8002e5c <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e026      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c2:	4b06      	ldr	r3, [pc, #24]	@ (80038dc <HAL_RCC_OscConfig+0x4c4>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x498>
 80038ce:	e01e      	b.n	800390e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d107      	bne.n	80038e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e019      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
 80038dc:	40021000 	.word	0x40021000
 80038e0:	40007000 	.word	0x40007000
 80038e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003918 <HAL_RCC_OscConfig+0x500>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d106      	bne.n	800390a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003906:	429a      	cmp	r2, r3
 8003908:	d001      	beq.n	800390e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40021000 	.word	0x40021000

0800391c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0d0      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003930:	4b6a      	ldr	r3, [pc, #424]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d910      	bls.n	8003960 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393e:	4b67      	ldr	r3, [pc, #412]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f023 0207 	bic.w	r2, r3, #7
 8003946:	4965      	ldr	r1, [pc, #404]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394e:	4b63      	ldr	r3, [pc, #396]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	429a      	cmp	r2, r3
 800395a:	d001      	beq.n	8003960 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e0b8      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d020      	beq.n	80039ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d005      	beq.n	8003984 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003978:	4b59      	ldr	r3, [pc, #356]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	4a58      	ldr	r2, [pc, #352]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 800397e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003982:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003990:	4b53      	ldr	r3, [pc, #332]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4a52      	ldr	r2, [pc, #328]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003996:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800399a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800399c:	4b50      	ldr	r3, [pc, #320]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	494d      	ldr	r1, [pc, #308]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d040      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d107      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c2:	4b47      	ldr	r3, [pc, #284]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d115      	bne.n	80039fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e07f      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d107      	bne.n	80039ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039da:	4b41      	ldr	r3, [pc, #260]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e073      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ea:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e06b      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039fa:	4b39      	ldr	r3, [pc, #228]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f023 0203 	bic.w	r2, r3, #3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	4936      	ldr	r1, [pc, #216]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a0c:	f7ff fa26 	bl	8002e5c <HAL_GetTick>
 8003a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a14:	f7ff fa22 	bl	8002e5c <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e053      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 020c 	and.w	r2, r3, #12
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d1eb      	bne.n	8003a14 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a3c:	4b27      	ldr	r3, [pc, #156]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d210      	bcs.n	8003a6c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4a:	4b24      	ldr	r3, [pc, #144]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 0207 	bic.w	r2, r3, #7
 8003a52:	4922      	ldr	r1, [pc, #136]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5a:	4b20      	ldr	r3, [pc, #128]	@ (8003adc <HAL_RCC_ClockConfig+0x1c0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d001      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e032      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a78:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	4916      	ldr	r1, [pc, #88]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d009      	beq.n	8003aaa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a96:	4b12      	ldr	r3, [pc, #72]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	490e      	ldr	r1, [pc, #56]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003aaa:	f000 f821 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 030f 	and.w	r3, r3, #15
 8003aba:	490a      	ldr	r1, [pc, #40]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8003abc:	5ccb      	ldrb	r3, [r1, r3]
 8003abe:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac2:	4a09      	ldr	r2, [pc, #36]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1cc>)
 8003ac4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ac6:	4b09      	ldr	r3, [pc, #36]	@ (8003aec <HAL_RCC_ClockConfig+0x1d0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff f984 	bl	8002dd8 <HAL_InitTick>

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	40022000 	.word	0x40022000
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	08006674 	.word	0x08006674
 8003ae8:	2000001c 	.word	0x2000001c
 8003aec:	20000020 	.word	0x20000020

08003af0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	2300      	movs	r3, #0
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	2300      	movs	r3, #0
 8003b04:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d002      	beq.n	8003b20 <HAL_RCC_GetSysClockFreq+0x30>
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d003      	beq.n	8003b26 <HAL_RCC_GetSysClockFreq+0x36>
 8003b1e:	e027      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b20:	4b19      	ldr	r3, [pc, #100]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b22:	613b      	str	r3, [r7, #16]
      break;
 8003b24:	e027      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	0c9b      	lsrs	r3, r3, #18
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	4a17      	ldr	r2, [pc, #92]	@ (8003b8c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b30:	5cd3      	ldrb	r3, [r2, r3]
 8003b32:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b3e:	4b11      	ldr	r3, [pc, #68]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	0c5b      	lsrs	r3, r3, #17
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	4a11      	ldr	r2, [pc, #68]	@ (8003b90 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b4a:	5cd3      	ldrb	r3, [r2, r3]
 8003b4c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a0d      	ldr	r2, [pc, #52]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b52:	fb03 f202 	mul.w	r2, r3, r2
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	e004      	b.n	8003b6a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a0c      	ldr	r2, [pc, #48]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b64:	fb02 f303 	mul.w	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	613b      	str	r3, [r7, #16]
      break;
 8003b6e:	e002      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b70:	4b05      	ldr	r3, [pc, #20]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b72:	613b      	str	r3, [r7, #16]
      break;
 8003b74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b76:	693b      	ldr	r3, [r7, #16]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40021000 	.word	0x40021000
 8003b88:	007a1200 	.word	0x007a1200
 8003b8c:	0800668c 	.word	0x0800668c
 8003b90:	0800669c 	.word	0x0800669c
 8003b94:	003d0900 	.word	0x003d0900

08003b98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b9c:	4b02      	ldr	r3, [pc, #8]	@ (8003ba8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bc80      	pop	{r7}
 8003ba6:	4770      	bx	lr
 8003ba8:	2000001c 	.word	0x2000001c

08003bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bb0:	f7ff fff2 	bl	8003b98 <HAL_RCC_GetHCLKFreq>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	0a1b      	lsrs	r3, r3, #8
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	4903      	ldr	r1, [pc, #12]	@ (8003bd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bc2:	5ccb      	ldrb	r3, [r1, r3]
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	08006684 	.word	0x08006684

08003bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bd8:	f7ff ffde 	bl	8003b98 <HAL_RCC_GetHCLKFreq>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	4b05      	ldr	r3, [pc, #20]	@ (8003bf4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	0adb      	lsrs	r3, r3, #11
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	4903      	ldr	r1, [pc, #12]	@ (8003bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bea:	5ccb      	ldrb	r3, [r1, r3]
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	08006684 	.word	0x08006684

08003bfc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c04:	4b0a      	ldr	r3, [pc, #40]	@ (8003c30 <RCC_Delay+0x34>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a0a      	ldr	r2, [pc, #40]	@ (8003c34 <RCC_Delay+0x38>)
 8003c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0e:	0a5b      	lsrs	r3, r3, #9
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c18:	bf00      	nop
  }
  while (Delay --);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1e5a      	subs	r2, r3, #1
 8003c1e:	60fa      	str	r2, [r7, #12]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1f9      	bne.n	8003c18 <RCC_Delay+0x1c>
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr
 8003c30:	2000001c 	.word	0x2000001c
 8003c34:	10624dd3 	.word	0x10624dd3

08003c38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e076      	b.n	8003d38 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d108      	bne.n	8003c64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c5a:	d009      	beq.n	8003c70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	61da      	str	r2, [r3, #28]
 8003c62:	e005      	b.n	8003c70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fe ff0e 	bl	8002aac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2202      	movs	r2, #2
 8003c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ca6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf4:	ea42 0103 	orr.w	r1, r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	0c1a      	lsrs	r2, r3, #16
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f002 0204 	and.w	r2, r2, #4
 8003d16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69da      	ldr	r2, [r3, #28]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	603b      	str	r3, [r7, #0]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d50:	f7ff f884 	bl	8002e5c <HAL_GetTick>
 8003d54:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003d56:	88fb      	ldrh	r3, [r7, #6]
 8003d58:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d001      	beq.n	8003d6a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003d66:	2302      	movs	r3, #2
 8003d68:	e12a      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <HAL_SPI_Transmit+0x36>
 8003d70:	88fb      	ldrh	r3, [r7, #6]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e122      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <HAL_SPI_Transmit+0x48>
 8003d84:	2302      	movs	r3, #2
 8003d86:	e11b      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2203      	movs	r2, #3
 8003d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	68ba      	ldr	r2, [r7, #8]
 8003da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	88fa      	ldrh	r2, [r7, #6]
 8003da8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	88fa      	ldrh	r2, [r7, #6]
 8003dae:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dd6:	d10f      	bne.n	8003df8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003de6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003df6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e02:	2b40      	cmp	r3, #64	@ 0x40
 8003e04:	d007      	beq.n	8003e16 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e1e:	d152      	bne.n	8003ec6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <HAL_SPI_Transmit+0xee>
 8003e28:	8b7b      	ldrh	r3, [r7, #26]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d145      	bne.n	8003eba <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e32:	881a      	ldrh	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	1c9a      	adds	r2, r3, #2
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e52:	e032      	b.n	8003eba <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d112      	bne.n	8003e88 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e66:	881a      	ldrh	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e72:	1c9a      	adds	r2, r3, #2
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e86:	e018      	b.n	8003eba <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e88:	f7fe ffe8 	bl	8002e5c <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d803      	bhi.n	8003ea0 <HAL_SPI_Transmit+0x160>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9e:	d102      	bne.n	8003ea6 <HAL_SPI_Transmit+0x166>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d109      	bne.n	8003eba <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e082      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1c7      	bne.n	8003e54 <HAL_SPI_Transmit+0x114>
 8003ec4:	e053      	b.n	8003f6e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <HAL_SPI_Transmit+0x194>
 8003ece:	8b7b      	ldrh	r3, [r7, #26]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d147      	bne.n	8003f64 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	330c      	adds	r3, #12
 8003ede:	7812      	ldrb	r2, [r2, #0]
 8003ee0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003efa:	e033      	b.n	8003f64 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d113      	bne.n	8003f32 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	330c      	adds	r3, #12
 8003f14:	7812      	ldrb	r2, [r2, #0]
 8003f16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f30:	e018      	b.n	8003f64 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f32:	f7fe ff93 	bl	8002e5c <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d803      	bhi.n	8003f4a <HAL_SPI_Transmit+0x20a>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d102      	bne.n	8003f50 <HAL_SPI_Transmit+0x210>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d109      	bne.n	8003f64 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e02d      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1c6      	bne.n	8003efc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f6e:	69fa      	ldr	r2, [r7, #28]
 8003f70:	6839      	ldr	r1, [r7, #0]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 fbd2 	bl	800471c <SPI_EndRxTxTransaction>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d002      	beq.n	8003f84 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10a      	bne.n	8003fa2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e000      	b.n	8003fc0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
  }
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3720      	adds	r7, #32
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b088      	sub	sp, #32
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d001      	beq.n	8003fe8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e104      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff0:	d112      	bne.n	8004018 <HAL_SPI_Receive+0x50>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10e      	bne.n	8004018 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004002:	88fa      	ldrh	r2, [r7, #6]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	4613      	mov	r3, r2
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	68b9      	ldr	r1, [r7, #8]
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f8f3 	bl	80041fa <HAL_SPI_TransmitReceive>
 8004014:	4603      	mov	r3, r0
 8004016:	e0ec      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004018:	f7fe ff20 	bl	8002e5c <HAL_GetTick>
 800401c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <HAL_SPI_Receive+0x62>
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e0e1      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_SPI_Receive+0x74>
 8004038:	2302      	movs	r3, #2
 800403a:	e0da      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2204      	movs	r2, #4
 8004048:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	88fa      	ldrh	r2, [r7, #6]
 800405c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	88fa      	ldrh	r2, [r7, #6]
 8004062:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800408a:	d10f      	bne.n	80040ac <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800409a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80040aa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b6:	2b40      	cmp	r3, #64	@ 0x40
 80040b8:	d007      	beq.n	80040ca <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040c8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d170      	bne.n	80041b4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80040d2:	e035      	b.n	8004140 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d115      	bne.n	800410e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f103 020c 	add.w	r2, r3, #12
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ee:	7812      	ldrb	r2, [r2, #0]
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004102:	b29b      	uxth	r3, r3
 8004104:	3b01      	subs	r3, #1
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800410c:	e018      	b.n	8004140 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800410e:	f7fe fea5 	bl	8002e5c <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d803      	bhi.n	8004126 <HAL_SPI_Receive+0x15e>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004124:	d102      	bne.n	800412c <HAL_SPI_Receive+0x164>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d109      	bne.n	8004140 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e058      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1c4      	bne.n	80040d4 <HAL_SPI_Receive+0x10c>
 800414a:	e038      	b.n	80041be <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b01      	cmp	r3, #1
 8004158:	d113      	bne.n	8004182 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68da      	ldr	r2, [r3, #12]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	b292      	uxth	r2, r2
 8004166:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	1c9a      	adds	r2, r3, #2
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004180:	e018      	b.n	80041b4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004182:	f7fe fe6b 	bl	8002e5c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d803      	bhi.n	800419a <HAL_SPI_Receive+0x1d2>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004198:	d102      	bne.n	80041a0 <HAL_SPI_Receive+0x1d8>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d109      	bne.n	80041b4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e01e      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1c6      	bne.n	800414c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	6839      	ldr	r1, [r7, #0]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fa58 	bl	8004678 <SPI_EndRxTransaction>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e000      	b.n	80041f2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80041f0:	2300      	movs	r3, #0
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b08a      	sub	sp, #40	@ 0x28
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	607a      	str	r2, [r7, #4]
 8004206:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004208:	2301      	movs	r3, #1
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800420c:	f7fe fe26 	bl	8002e5c <HAL_GetTick>
 8004210:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004218:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004220:	887b      	ldrh	r3, [r7, #2]
 8004222:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004224:	7ffb      	ldrb	r3, [r7, #31]
 8004226:	2b01      	cmp	r3, #1
 8004228:	d00c      	beq.n	8004244 <HAL_SPI_TransmitReceive+0x4a>
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004230:	d106      	bne.n	8004240 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d102      	bne.n	8004240 <HAL_SPI_TransmitReceive+0x46>
 800423a:	7ffb      	ldrb	r3, [r7, #31]
 800423c:	2b04      	cmp	r3, #4
 800423e:	d001      	beq.n	8004244 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004240:	2302      	movs	r3, #2
 8004242:	e17f      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_SPI_TransmitReceive+0x5c>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <HAL_SPI_TransmitReceive+0x5c>
 8004250:	887b      	ldrh	r3, [r7, #2]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e174      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <HAL_SPI_TransmitReceive+0x6e>
 8004264:	2302      	movs	r3, #2
 8004266:	e16d      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b04      	cmp	r3, #4
 800427a:	d003      	beq.n	8004284 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2205      	movs	r2, #5
 8004280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	887a      	ldrh	r2, [r7, #2]
 8004294:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	887a      	ldrh	r2, [r7, #2]
 800429a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	887a      	ldrh	r2, [r7, #2]
 80042a6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	887a      	ldrh	r2, [r7, #2]
 80042ac:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b40      	cmp	r3, #64	@ 0x40
 80042c6:	d007      	beq.n	80042d8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042e0:	d17e      	bne.n	80043e0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d002      	beq.n	80042f0 <HAL_SPI_TransmitReceive+0xf6>
 80042ea:	8afb      	ldrh	r3, [r7, #22]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d16c      	bne.n	80043ca <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	881a      	ldrh	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	1c9a      	adds	r2, r3, #2
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004314:	e059      	b.n	80043ca <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b02      	cmp	r3, #2
 8004322:	d11b      	bne.n	800435c <HAL_SPI_TransmitReceive+0x162>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d016      	beq.n	800435c <HAL_SPI_TransmitReceive+0x162>
 800432e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004330:	2b01      	cmp	r3, #1
 8004332:	d113      	bne.n	800435c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	881a      	ldrh	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004344:	1c9a      	adds	r2, r3, #2
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b01      	cmp	r3, #1
 8004368:	d119      	bne.n	800439e <HAL_SPI_TransmitReceive+0x1a4>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d014      	beq.n	800439e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800437e:	b292      	uxth	r2, r2
 8004380:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004386:	1c9a      	adds	r2, r3, #2
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800439a:	2301      	movs	r3, #1
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800439e:	f7fe fd5d 	bl	8002e5c <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	6a3b      	ldr	r3, [r7, #32]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d80d      	bhi.n	80043ca <HAL_SPI_TransmitReceive+0x1d0>
 80043ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b4:	d009      	beq.n	80043ca <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e0bc      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1a0      	bne.n	8004316 <HAL_SPI_TransmitReceive+0x11c>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d19b      	bne.n	8004316 <HAL_SPI_TransmitReceive+0x11c>
 80043de:	e082      	b.n	80044e6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_SPI_TransmitReceive+0x1f4>
 80043e8:	8afb      	ldrh	r3, [r7, #22]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d171      	bne.n	80044d2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	7812      	ldrb	r2, [r2, #0]
 80043fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004414:	e05d      	b.n	80044d2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b02      	cmp	r3, #2
 8004422:	d11c      	bne.n	800445e <HAL_SPI_TransmitReceive+0x264>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d017      	beq.n	800445e <HAL_SPI_TransmitReceive+0x264>
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	2b01      	cmp	r3, #1
 8004432:	d114      	bne.n	800445e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	7812      	ldrb	r2, [r2, #0]
 8004440:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004450:	b29b      	uxth	r3, r3
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b01      	cmp	r3, #1
 800446a:	d119      	bne.n	80044a0 <HAL_SPI_TransmitReceive+0x2a6>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d014      	beq.n	80044a0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004492:	b29b      	uxth	r3, r3
 8004494:	3b01      	subs	r3, #1
 8004496:	b29a      	uxth	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800449c:	2301      	movs	r3, #1
 800449e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80044a0:	f7fe fcdc 	bl	8002e5c <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d803      	bhi.n	80044b8 <HAL_SPI_TransmitReceive+0x2be>
 80044b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b6:	d102      	bne.n	80044be <HAL_SPI_TransmitReceive+0x2c4>
 80044b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e038      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d19c      	bne.n	8004416 <HAL_SPI_TransmitReceive+0x21c>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d197      	bne.n	8004416 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044e6:	6a3a      	ldr	r2, [r7, #32]
 80044e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 f916 	bl	800471c <SPI_EndRxTxTransaction>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2220      	movs	r2, #32
 80044fa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e01d      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10a      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004510:	2300      	movs	r3, #0
 8004512:	613b      	str	r3, [r7, #16]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	613b      	str	r3, [r7, #16]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	613b      	str	r3, [r7, #16]
 8004524:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e000      	b.n	8004544 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004542:	2300      	movs	r3, #0
  }
}
 8004544:	4618      	mov	r0, r3
 8004546:	3728      	adds	r7, #40	@ 0x28
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800455a:	b2db      	uxtb	r3, r3
}
 800455c:	4618      	mov	r0, r3
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr
	...

08004568 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004578:	f7fe fc70 	bl	8002e5c <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004580:	1a9b      	subs	r3, r3, r2
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	4413      	add	r3, r2
 8004586:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004588:	f7fe fc68 	bl	8002e5c <HAL_GetTick>
 800458c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800458e:	4b39      	ldr	r3, [pc, #228]	@ (8004674 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	015b      	lsls	r3, r3, #5
 8004594:	0d1b      	lsrs	r3, r3, #20
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	fb02 f303 	mul.w	r3, r2, r3
 800459c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800459e:	e054      	b.n	800464a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a6:	d050      	beq.n	800464a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045a8:	f7fe fc58 	bl	8002e5c <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	69fa      	ldr	r2, [r7, #28]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d902      	bls.n	80045be <SPI_WaitFlagStateUntilTimeout+0x56>
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d13d      	bne.n	800463a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80045cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045d6:	d111      	bne.n	80045fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045e0:	d004      	beq.n	80045ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ea:	d107      	bne.n	80045fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004604:	d10f      	bne.n	8004626 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004624:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e017      	b.n	800466a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	3b01      	subs	r3, #1
 8004648:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	4013      	ands	r3, r2
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	429a      	cmp	r2, r3
 8004658:	bf0c      	ite	eq
 800465a:	2301      	moveq	r3, #1
 800465c:	2300      	movne	r3, #0
 800465e:	b2db      	uxtb	r3, r3
 8004660:	461a      	mov	r2, r3
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	429a      	cmp	r2, r3
 8004666:	d19b      	bne.n	80045a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3720      	adds	r7, #32
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	2000001c 	.word	0x2000001c

08004678 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af02      	add	r7, sp, #8
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800468c:	d111      	bne.n	80046b2 <SPI_EndRxTransaction+0x3a>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004696:	d004      	beq.n	80046a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046a0:	d107      	bne.n	80046b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046b0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046ba:	d117      	bne.n	80046ec <SPI_EndRxTransaction+0x74>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c4:	d112      	bne.n	80046ec <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2200      	movs	r2, #0
 80046ce:	2101      	movs	r1, #1
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f7ff ff49 	bl	8004568 <SPI_WaitFlagStateUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d01a      	beq.n	8004712 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e0:	f043 0220 	orr.w	r2, r3, #32
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e013      	b.n	8004714 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2200      	movs	r2, #0
 80046f4:	2180      	movs	r1, #128	@ 0x80
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f7ff ff36 	bl	8004568 <SPI_WaitFlagStateUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d007      	beq.n	8004712 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004706:	f043 0220 	orr.w	r2, r3, #32
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e000      	b.n	8004714 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3710      	adds	r7, #16
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af02      	add	r7, sp, #8
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2201      	movs	r2, #1
 8004730:	2102      	movs	r1, #2
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f7ff ff18 	bl	8004568 <SPI_WaitFlagStateUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d007      	beq.n	800474e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004742:	f043 0220 	orr.w	r2, r3, #32
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e013      	b.n	8004776 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2200      	movs	r2, #0
 8004756:	2180      	movs	r1, #128	@ 0x80
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff ff05 	bl	8004568 <SPI_WaitFlagStateUntilTimeout>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d007      	beq.n	8004774 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004768:	f043 0220 	orr.w	r2, r3, #32
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e000      	b.n	8004776 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e042      	b.n	8004816 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	d106      	bne.n	80047aa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f7fe fa8f 	bl	8002cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2224      	movs	r2, #36	@ 0x24
 80047ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68da      	ldr	r2, [r3, #12]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047c0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f972 	bl	8004aac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	691a      	ldr	r2, [r3, #16]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047d6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	695a      	ldr	r2, [r3, #20]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047e6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047f6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b08a      	sub	sp, #40	@ 0x28
 8004822:	af02      	add	r7, sp, #8
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	603b      	str	r3, [r7, #0]
 800482a:	4613      	mov	r3, r2
 800482c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004838:	b2db      	uxtb	r3, r3
 800483a:	2b20      	cmp	r3, #32
 800483c:	d175      	bne.n	800492a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <HAL_UART_Transmit+0x2c>
 8004844:	88fb      	ldrh	r3, [r7, #6]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e06e      	b.n	800492c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2221      	movs	r2, #33	@ 0x21
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800485c:	f7fe fafe 	bl	8002e5c <HAL_GetTick>
 8004860:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	88fa      	ldrh	r2, [r7, #6]
 8004866:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	88fa      	ldrh	r2, [r7, #6]
 800486c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004876:	d108      	bne.n	800488a <HAL_UART_Transmit+0x6c>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d104      	bne.n	800488a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004880:	2300      	movs	r3, #0
 8004882:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	61bb      	str	r3, [r7, #24]
 8004888:	e003      	b.n	8004892 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800488e:	2300      	movs	r3, #0
 8004890:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004892:	e02e      	b.n	80048f2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	2200      	movs	r2, #0
 800489c:	2180      	movs	r1, #128	@ 0x80
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 f848 	bl	8004934 <UART_WaitOnFlagUntilTimeout>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2220      	movs	r2, #32
 80048ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e03a      	b.n	800492c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10b      	bne.n	80048d4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	461a      	mov	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048ca:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	3302      	adds	r3, #2
 80048d0:	61bb      	str	r3, [r7, #24]
 80048d2:	e007      	b.n	80048e4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	781a      	ldrb	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3301      	adds	r3, #1
 80048e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1cb      	bne.n	8004894 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	2200      	movs	r2, #0
 8004904:	2140      	movs	r1, #64	@ 0x40
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f000 f814 	bl	8004934 <UART_WaitOnFlagUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d005      	beq.n	800491e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e006      	b.n	800492c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	e000      	b.n	800492c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800492a:	2302      	movs	r3, #2
  }
}
 800492c:	4618      	mov	r0, r3
 800492e:	3720      	adds	r7, #32
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	4613      	mov	r3, r2
 8004942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004944:	e03b      	b.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494c:	d037      	beq.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800494e:	f7fe fa85 	bl	8002e5c <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	6a3a      	ldr	r2, [r7, #32]
 800495a:	429a      	cmp	r2, r3
 800495c:	d302      	bcc.n	8004964 <UART_WaitOnFlagUntilTimeout+0x30>
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e03a      	b.n	80049de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	2b00      	cmp	r3, #0
 8004974:	d023      	beq.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	2b80      	cmp	r3, #128	@ 0x80
 800497a:	d020      	beq.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b40      	cmp	r3, #64	@ 0x40
 8004980:	d01d      	beq.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b08      	cmp	r3, #8
 800498e:	d116      	bne.n	80049be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004990:	2300      	movs	r3, #0
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 f81d 	bl	80049e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2208      	movs	r2, #8
 80049b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e00f      	b.n	80049de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	4013      	ands	r3, r2
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	bf0c      	ite	eq
 80049ce:	2301      	moveq	r3, #1
 80049d0:	2300      	movne	r3, #0
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	461a      	mov	r2, r3
 80049d6:	79fb      	ldrb	r3, [r7, #7]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d0b4      	beq.n	8004946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b095      	sub	sp, #84	@ 0x54
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	330c      	adds	r3, #12
 80049f4:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f8:	e853 3f00 	ldrex	r3, [r3]
 80049fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	330c      	adds	r3, #12
 8004a0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a16:	e841 2300 	strex	r3, r2, [r1]
 8004a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1e5      	bne.n	80049ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3314      	adds	r3, #20
 8004a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2a:	6a3b      	ldr	r3, [r7, #32]
 8004a2c:	e853 3f00 	ldrex	r3, [r3]
 8004a30:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	f023 0301 	bic.w	r3, r3, #1
 8004a38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3314      	adds	r3, #20
 8004a40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a4a:	e841 2300 	strex	r3, r2, [r1]
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1e5      	bne.n	8004a22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d119      	bne.n	8004a92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	330c      	adds	r3, #12
 8004a64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	f023 0310 	bic.w	r3, r3, #16
 8004a74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	330c      	adds	r3, #12
 8004a7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a7e:	61ba      	str	r2, [r7, #24]
 8004a80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	6979      	ldr	r1, [r7, #20]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e5      	bne.n	8004a5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004aa0:	bf00      	nop
 8004aa2:	3754      	adds	r7, #84	@ 0x54
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr
	...

08004aac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004ae6:	f023 030c 	bic.w	r3, r3, #12
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	68b9      	ldr	r1, [r7, #8]
 8004af0:	430b      	orrs	r3, r1
 8004af2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	430a      	orrs	r2, r1
 8004b08:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8004bc0 <UART_SetConfig+0x114>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d103      	bne.n	8004b1c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b14:	f7ff f85e 	bl	8003bd4 <HAL_RCC_GetPCLK2Freq>
 8004b18:	60f8      	str	r0, [r7, #12]
 8004b1a:	e002      	b.n	8004b22 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b1c:	f7ff f846 	bl	8003bac <HAL_RCC_GetPCLK1Freq>
 8004b20:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	4613      	mov	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	009a      	lsls	r2, r3, #2
 8004b2c:	441a      	add	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	4a22      	ldr	r2, [pc, #136]	@ (8004bc4 <UART_SetConfig+0x118>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	0119      	lsls	r1, r3, #4
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	009a      	lsls	r2, r3, #2
 8004b4c:	441a      	add	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b58:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc4 <UART_SetConfig+0x118>)
 8004b5a:	fba3 0302 	umull	r0, r3, r3, r2
 8004b5e:	095b      	lsrs	r3, r3, #5
 8004b60:	2064      	movs	r0, #100	@ 0x64
 8004b62:	fb00 f303 	mul.w	r3, r0, r3
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	3332      	adds	r3, #50	@ 0x32
 8004b6c:	4a15      	ldr	r2, [pc, #84]	@ (8004bc4 <UART_SetConfig+0x118>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b78:	4419      	add	r1, r3
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	009a      	lsls	r2, r3, #2
 8004b84:	441a      	add	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b90:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc4 <UART_SetConfig+0x118>)
 8004b92:	fba3 0302 	umull	r0, r3, r3, r2
 8004b96:	095b      	lsrs	r3, r3, #5
 8004b98:	2064      	movs	r0, #100	@ 0x64
 8004b9a:	fb00 f303 	mul.w	r3, r0, r3
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	011b      	lsls	r3, r3, #4
 8004ba2:	3332      	adds	r3, #50	@ 0x32
 8004ba4:	4a07      	ldr	r2, [pc, #28]	@ (8004bc4 <UART_SetConfig+0x118>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	095b      	lsrs	r3, r3, #5
 8004bac:	f003 020f 	and.w	r2, r3, #15
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	440a      	add	r2, r1
 8004bb6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40013800 	.word	0x40013800
 8004bc4:	51eb851f 	.word	0x51eb851f

08004bc8 <sniprintf>:
 8004bc8:	b40c      	push	{r2, r3}
 8004bca:	b530      	push	{r4, r5, lr}
 8004bcc:	4b18      	ldr	r3, [pc, #96]	@ (8004c30 <sniprintf+0x68>)
 8004bce:	1e0c      	subs	r4, r1, #0
 8004bd0:	681d      	ldr	r5, [r3, #0]
 8004bd2:	b09d      	sub	sp, #116	@ 0x74
 8004bd4:	da08      	bge.n	8004be8 <sniprintf+0x20>
 8004bd6:	238b      	movs	r3, #139	@ 0x8b
 8004bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bdc:	602b      	str	r3, [r5, #0]
 8004bde:	b01d      	add	sp, #116	@ 0x74
 8004be0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004be4:	b002      	add	sp, #8
 8004be6:	4770      	bx	lr
 8004be8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004bec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004bf0:	f04f 0300 	mov.w	r3, #0
 8004bf4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004bf6:	bf0c      	ite	eq
 8004bf8:	4623      	moveq	r3, r4
 8004bfa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004bfe:	9304      	str	r3, [sp, #16]
 8004c00:	9307      	str	r3, [sp, #28]
 8004c02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c06:	9002      	str	r0, [sp, #8]
 8004c08:	9006      	str	r0, [sp, #24]
 8004c0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c0e:	4628      	mov	r0, r5
 8004c10:	ab21      	add	r3, sp, #132	@ 0x84
 8004c12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004c14:	a902      	add	r1, sp, #8
 8004c16:	9301      	str	r3, [sp, #4]
 8004c18:	f000 fa2c 	bl	8005074 <_svfiprintf_r>
 8004c1c:	1c43      	adds	r3, r0, #1
 8004c1e:	bfbc      	itt	lt
 8004c20:	238b      	movlt	r3, #139	@ 0x8b
 8004c22:	602b      	strlt	r3, [r5, #0]
 8004c24:	2c00      	cmp	r4, #0
 8004c26:	d0da      	beq.n	8004bde <sniprintf+0x16>
 8004c28:	2200      	movs	r2, #0
 8004c2a:	9b02      	ldr	r3, [sp, #8]
 8004c2c:	701a      	strb	r2, [r3, #0]
 8004c2e:	e7d6      	b.n	8004bde <sniprintf+0x16>
 8004c30:	20000028 	.word	0x20000028

08004c34 <siprintf>:
 8004c34:	b40e      	push	{r1, r2, r3}
 8004c36:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c3a:	b510      	push	{r4, lr}
 8004c3c:	2400      	movs	r4, #0
 8004c3e:	b09d      	sub	sp, #116	@ 0x74
 8004c40:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004c42:	9002      	str	r0, [sp, #8]
 8004c44:	9006      	str	r0, [sp, #24]
 8004c46:	9107      	str	r1, [sp, #28]
 8004c48:	9104      	str	r1, [sp, #16]
 8004c4a:	4809      	ldr	r0, [pc, #36]	@ (8004c70 <siprintf+0x3c>)
 8004c4c:	4909      	ldr	r1, [pc, #36]	@ (8004c74 <siprintf+0x40>)
 8004c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c52:	9105      	str	r1, [sp, #20]
 8004c54:	6800      	ldr	r0, [r0, #0]
 8004c56:	a902      	add	r1, sp, #8
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c5c:	f000 fa0a 	bl	8005074 <_svfiprintf_r>
 8004c60:	9b02      	ldr	r3, [sp, #8]
 8004c62:	701c      	strb	r4, [r3, #0]
 8004c64:	b01d      	add	sp, #116	@ 0x74
 8004c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c6a:	b003      	add	sp, #12
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	20000028 	.word	0x20000028
 8004c74:	ffff0208 	.word	0xffff0208

08004c78 <siscanf>:
 8004c78:	b40e      	push	{r1, r2, r3}
 8004c7a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8004c7e:	b570      	push	{r4, r5, r6, lr}
 8004c80:	2500      	movs	r5, #0
 8004c82:	b09d      	sub	sp, #116	@ 0x74
 8004c84:	ac21      	add	r4, sp, #132	@ 0x84
 8004c86:	f854 6b04 	ldr.w	r6, [r4], #4
 8004c8a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004c8e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8004c90:	9002      	str	r0, [sp, #8]
 8004c92:	9006      	str	r0, [sp, #24]
 8004c94:	f7fb fa5a 	bl	800014c <strlen>
 8004c98:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc8 <siscanf+0x50>)
 8004c9a:	9003      	str	r0, [sp, #12]
 8004c9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ca2:	9007      	str	r0, [sp, #28]
 8004ca4:	4809      	ldr	r0, [pc, #36]	@ (8004ccc <siscanf+0x54>)
 8004ca6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004caa:	4632      	mov	r2, r6
 8004cac:	4623      	mov	r3, r4
 8004cae:	a902      	add	r1, sp, #8
 8004cb0:	6800      	ldr	r0, [r0, #0]
 8004cb2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8004cb4:	9514      	str	r5, [sp, #80]	@ 0x50
 8004cb6:	9401      	str	r4, [sp, #4]
 8004cb8:	f000 fb32 	bl	8005320 <__ssvfiscanf_r>
 8004cbc:	b01d      	add	sp, #116	@ 0x74
 8004cbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004cc2:	b003      	add	sp, #12
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	08004cd1 	.word	0x08004cd1
 8004ccc:	20000028 	.word	0x20000028

08004cd0 <__seofread>:
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	4770      	bx	lr

08004cd4 <_vsniprintf_r>:
 8004cd4:	b530      	push	{r4, r5, lr}
 8004cd6:	4614      	mov	r4, r2
 8004cd8:	2c00      	cmp	r4, #0
 8004cda:	4605      	mov	r5, r0
 8004cdc:	461a      	mov	r2, r3
 8004cde:	b09b      	sub	sp, #108	@ 0x6c
 8004ce0:	da05      	bge.n	8004cee <_vsniprintf_r+0x1a>
 8004ce2:	238b      	movs	r3, #139	@ 0x8b
 8004ce4:	6003      	str	r3, [r0, #0]
 8004ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cea:	b01b      	add	sp, #108	@ 0x6c
 8004cec:	bd30      	pop	{r4, r5, pc}
 8004cee:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004cf2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	9319      	str	r3, [sp, #100]	@ 0x64
 8004cfc:	bf0c      	ite	eq
 8004cfe:	4623      	moveq	r3, r4
 8004d00:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004d04:	9302      	str	r3, [sp, #8]
 8004d06:	9305      	str	r3, [sp, #20]
 8004d08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004d0c:	9100      	str	r1, [sp, #0]
 8004d0e:	9104      	str	r1, [sp, #16]
 8004d10:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004d14:	4669      	mov	r1, sp
 8004d16:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004d18:	f000 f9ac 	bl	8005074 <_svfiprintf_r>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	bfbc      	itt	lt
 8004d20:	238b      	movlt	r3, #139	@ 0x8b
 8004d22:	602b      	strlt	r3, [r5, #0]
 8004d24:	2c00      	cmp	r4, #0
 8004d26:	d0e0      	beq.n	8004cea <_vsniprintf_r+0x16>
 8004d28:	2200      	movs	r2, #0
 8004d2a:	9b00      	ldr	r3, [sp, #0]
 8004d2c:	701a      	strb	r2, [r3, #0]
 8004d2e:	e7dc      	b.n	8004cea <_vsniprintf_r+0x16>

08004d30 <vsniprintf>:
 8004d30:	b507      	push	{r0, r1, r2, lr}
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	4613      	mov	r3, r2
 8004d36:	460a      	mov	r2, r1
 8004d38:	4601      	mov	r1, r0
 8004d3a:	4803      	ldr	r0, [pc, #12]	@ (8004d48 <vsniprintf+0x18>)
 8004d3c:	6800      	ldr	r0, [r0, #0]
 8004d3e:	f7ff ffc9 	bl	8004cd4 <_vsniprintf_r>
 8004d42:	b003      	add	sp, #12
 8004d44:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d48:	20000028 	.word	0x20000028

08004d4c <memset>:
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	4402      	add	r2, r0
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d100      	bne.n	8004d56 <memset+0xa>
 8004d54:	4770      	bx	lr
 8004d56:	f803 1b01 	strb.w	r1, [r3], #1
 8004d5a:	e7f9      	b.n	8004d50 <memset+0x4>

08004d5c <__errno>:
 8004d5c:	4b01      	ldr	r3, [pc, #4]	@ (8004d64 <__errno+0x8>)
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	20000028 	.word	0x20000028

08004d68 <__libc_init_array>:
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	2600      	movs	r6, #0
 8004d6c:	4d0c      	ldr	r5, [pc, #48]	@ (8004da0 <__libc_init_array+0x38>)
 8004d6e:	4c0d      	ldr	r4, [pc, #52]	@ (8004da4 <__libc_init_array+0x3c>)
 8004d70:	1b64      	subs	r4, r4, r5
 8004d72:	10a4      	asrs	r4, r4, #2
 8004d74:	42a6      	cmp	r6, r4
 8004d76:	d109      	bne.n	8004d8c <__libc_init_array+0x24>
 8004d78:	f001 f8ee 	bl	8005f58 <_init>
 8004d7c:	2600      	movs	r6, #0
 8004d7e:	4d0a      	ldr	r5, [pc, #40]	@ (8004da8 <__libc_init_array+0x40>)
 8004d80:	4c0a      	ldr	r4, [pc, #40]	@ (8004dac <__libc_init_array+0x44>)
 8004d82:	1b64      	subs	r4, r4, r5
 8004d84:	10a4      	asrs	r4, r4, #2
 8004d86:	42a6      	cmp	r6, r4
 8004d88:	d105      	bne.n	8004d96 <__libc_init_array+0x2e>
 8004d8a:	bd70      	pop	{r4, r5, r6, pc}
 8004d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d90:	4798      	blx	r3
 8004d92:	3601      	adds	r6, #1
 8004d94:	e7ee      	b.n	8004d74 <__libc_init_array+0xc>
 8004d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d9a:	4798      	blx	r3
 8004d9c:	3601      	adds	r6, #1
 8004d9e:	e7f2      	b.n	8004d86 <__libc_init_array+0x1e>
 8004da0:	080067f8 	.word	0x080067f8
 8004da4:	080067f8 	.word	0x080067f8
 8004da8:	080067f8 	.word	0x080067f8
 8004dac:	080067fc 	.word	0x080067fc

08004db0 <__retarget_lock_acquire_recursive>:
 8004db0:	4770      	bx	lr

08004db2 <__retarget_lock_release_recursive>:
 8004db2:	4770      	bx	lr

08004db4 <memcpy>:
 8004db4:	440a      	add	r2, r1
 8004db6:	4291      	cmp	r1, r2
 8004db8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dbc:	d100      	bne.n	8004dc0 <memcpy+0xc>
 8004dbe:	4770      	bx	lr
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dc6:	4291      	cmp	r1, r2
 8004dc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dcc:	d1f9      	bne.n	8004dc2 <memcpy+0xe>
 8004dce:	bd10      	pop	{r4, pc}

08004dd0 <_free_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4605      	mov	r5, r0
 8004dd4:	2900      	cmp	r1, #0
 8004dd6:	d040      	beq.n	8004e5a <_free_r+0x8a>
 8004dd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ddc:	1f0c      	subs	r4, r1, #4
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	bfb8      	it	lt
 8004de2:	18e4      	addlt	r4, r4, r3
 8004de4:	f000 f8de 	bl	8004fa4 <__malloc_lock>
 8004de8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e5c <_free_r+0x8c>)
 8004dea:	6813      	ldr	r3, [r2, #0]
 8004dec:	b933      	cbnz	r3, 8004dfc <_free_r+0x2c>
 8004dee:	6063      	str	r3, [r4, #4]
 8004df0:	6014      	str	r4, [r2, #0]
 8004df2:	4628      	mov	r0, r5
 8004df4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004df8:	f000 b8da 	b.w	8004fb0 <__malloc_unlock>
 8004dfc:	42a3      	cmp	r3, r4
 8004dfe:	d908      	bls.n	8004e12 <_free_r+0x42>
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	1821      	adds	r1, r4, r0
 8004e04:	428b      	cmp	r3, r1
 8004e06:	bf01      	itttt	eq
 8004e08:	6819      	ldreq	r1, [r3, #0]
 8004e0a:	685b      	ldreq	r3, [r3, #4]
 8004e0c:	1809      	addeq	r1, r1, r0
 8004e0e:	6021      	streq	r1, [r4, #0]
 8004e10:	e7ed      	b.n	8004dee <_free_r+0x1e>
 8004e12:	461a      	mov	r2, r3
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	b10b      	cbz	r3, 8004e1c <_free_r+0x4c>
 8004e18:	42a3      	cmp	r3, r4
 8004e1a:	d9fa      	bls.n	8004e12 <_free_r+0x42>
 8004e1c:	6811      	ldr	r1, [r2, #0]
 8004e1e:	1850      	adds	r0, r2, r1
 8004e20:	42a0      	cmp	r0, r4
 8004e22:	d10b      	bne.n	8004e3c <_free_r+0x6c>
 8004e24:	6820      	ldr	r0, [r4, #0]
 8004e26:	4401      	add	r1, r0
 8004e28:	1850      	adds	r0, r2, r1
 8004e2a:	4283      	cmp	r3, r0
 8004e2c:	6011      	str	r1, [r2, #0]
 8004e2e:	d1e0      	bne.n	8004df2 <_free_r+0x22>
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4408      	add	r0, r1
 8004e36:	6010      	str	r0, [r2, #0]
 8004e38:	6053      	str	r3, [r2, #4]
 8004e3a:	e7da      	b.n	8004df2 <_free_r+0x22>
 8004e3c:	d902      	bls.n	8004e44 <_free_r+0x74>
 8004e3e:	230c      	movs	r3, #12
 8004e40:	602b      	str	r3, [r5, #0]
 8004e42:	e7d6      	b.n	8004df2 <_free_r+0x22>
 8004e44:	6820      	ldr	r0, [r4, #0]
 8004e46:	1821      	adds	r1, r4, r0
 8004e48:	428b      	cmp	r3, r1
 8004e4a:	bf01      	itttt	eq
 8004e4c:	6819      	ldreq	r1, [r3, #0]
 8004e4e:	685b      	ldreq	r3, [r3, #4]
 8004e50:	1809      	addeq	r1, r1, r0
 8004e52:	6021      	streq	r1, [r4, #0]
 8004e54:	6063      	str	r3, [r4, #4]
 8004e56:	6054      	str	r4, [r2, #4]
 8004e58:	e7cb      	b.n	8004df2 <_free_r+0x22>
 8004e5a:	bd38      	pop	{r3, r4, r5, pc}
 8004e5c:	20000628 	.word	0x20000628

08004e60 <sbrk_aligned>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	4e0f      	ldr	r6, [pc, #60]	@ (8004ea0 <sbrk_aligned+0x40>)
 8004e64:	460c      	mov	r4, r1
 8004e66:	6831      	ldr	r1, [r6, #0]
 8004e68:	4605      	mov	r5, r0
 8004e6a:	b911      	cbnz	r1, 8004e72 <sbrk_aligned+0x12>
 8004e6c:	f000 ff34 	bl	8005cd8 <_sbrk_r>
 8004e70:	6030      	str	r0, [r6, #0]
 8004e72:	4621      	mov	r1, r4
 8004e74:	4628      	mov	r0, r5
 8004e76:	f000 ff2f 	bl	8005cd8 <_sbrk_r>
 8004e7a:	1c43      	adds	r3, r0, #1
 8004e7c:	d103      	bne.n	8004e86 <sbrk_aligned+0x26>
 8004e7e:	f04f 34ff 	mov.w	r4, #4294967295
 8004e82:	4620      	mov	r0, r4
 8004e84:	bd70      	pop	{r4, r5, r6, pc}
 8004e86:	1cc4      	adds	r4, r0, #3
 8004e88:	f024 0403 	bic.w	r4, r4, #3
 8004e8c:	42a0      	cmp	r0, r4
 8004e8e:	d0f8      	beq.n	8004e82 <sbrk_aligned+0x22>
 8004e90:	1a21      	subs	r1, r4, r0
 8004e92:	4628      	mov	r0, r5
 8004e94:	f000 ff20 	bl	8005cd8 <_sbrk_r>
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d1f2      	bne.n	8004e82 <sbrk_aligned+0x22>
 8004e9c:	e7ef      	b.n	8004e7e <sbrk_aligned+0x1e>
 8004e9e:	bf00      	nop
 8004ea0:	20000624 	.word	0x20000624

08004ea4 <_malloc_r>:
 8004ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ea8:	1ccd      	adds	r5, r1, #3
 8004eaa:	f025 0503 	bic.w	r5, r5, #3
 8004eae:	3508      	adds	r5, #8
 8004eb0:	2d0c      	cmp	r5, #12
 8004eb2:	bf38      	it	cc
 8004eb4:	250c      	movcc	r5, #12
 8004eb6:	2d00      	cmp	r5, #0
 8004eb8:	4606      	mov	r6, r0
 8004eba:	db01      	blt.n	8004ec0 <_malloc_r+0x1c>
 8004ebc:	42a9      	cmp	r1, r5
 8004ebe:	d904      	bls.n	8004eca <_malloc_r+0x26>
 8004ec0:	230c      	movs	r3, #12
 8004ec2:	6033      	str	r3, [r6, #0]
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fa0 <_malloc_r+0xfc>
 8004ece:	f000 f869 	bl	8004fa4 <__malloc_lock>
 8004ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed6:	461c      	mov	r4, r3
 8004ed8:	bb44      	cbnz	r4, 8004f2c <_malloc_r+0x88>
 8004eda:	4629      	mov	r1, r5
 8004edc:	4630      	mov	r0, r6
 8004ede:	f7ff ffbf 	bl	8004e60 <sbrk_aligned>
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	d158      	bne.n	8004f9a <_malloc_r+0xf6>
 8004ee8:	f8d8 4000 	ldr.w	r4, [r8]
 8004eec:	4627      	mov	r7, r4
 8004eee:	2f00      	cmp	r7, #0
 8004ef0:	d143      	bne.n	8004f7a <_malloc_r+0xd6>
 8004ef2:	2c00      	cmp	r4, #0
 8004ef4:	d04b      	beq.n	8004f8e <_malloc_r+0xea>
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	4639      	mov	r1, r7
 8004efa:	4630      	mov	r0, r6
 8004efc:	eb04 0903 	add.w	r9, r4, r3
 8004f00:	f000 feea 	bl	8005cd8 <_sbrk_r>
 8004f04:	4581      	cmp	r9, r0
 8004f06:	d142      	bne.n	8004f8e <_malloc_r+0xea>
 8004f08:	6821      	ldr	r1, [r4, #0]
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	1a6d      	subs	r5, r5, r1
 8004f0e:	4629      	mov	r1, r5
 8004f10:	f7ff ffa6 	bl	8004e60 <sbrk_aligned>
 8004f14:	3001      	adds	r0, #1
 8004f16:	d03a      	beq.n	8004f8e <_malloc_r+0xea>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	442b      	add	r3, r5
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	bb62      	cbnz	r2, 8004f80 <_malloc_r+0xdc>
 8004f26:	f8c8 7000 	str.w	r7, [r8]
 8004f2a:	e00f      	b.n	8004f4c <_malloc_r+0xa8>
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	1b52      	subs	r2, r2, r5
 8004f30:	d420      	bmi.n	8004f74 <_malloc_r+0xd0>
 8004f32:	2a0b      	cmp	r2, #11
 8004f34:	d917      	bls.n	8004f66 <_malloc_r+0xc2>
 8004f36:	1961      	adds	r1, r4, r5
 8004f38:	42a3      	cmp	r3, r4
 8004f3a:	6025      	str	r5, [r4, #0]
 8004f3c:	bf18      	it	ne
 8004f3e:	6059      	strne	r1, [r3, #4]
 8004f40:	6863      	ldr	r3, [r4, #4]
 8004f42:	bf08      	it	eq
 8004f44:	f8c8 1000 	streq.w	r1, [r8]
 8004f48:	5162      	str	r2, [r4, r5]
 8004f4a:	604b      	str	r3, [r1, #4]
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	f000 f82f 	bl	8004fb0 <__malloc_unlock>
 8004f52:	f104 000b 	add.w	r0, r4, #11
 8004f56:	1d23      	adds	r3, r4, #4
 8004f58:	f020 0007 	bic.w	r0, r0, #7
 8004f5c:	1ac2      	subs	r2, r0, r3
 8004f5e:	bf1c      	itt	ne
 8004f60:	1a1b      	subne	r3, r3, r0
 8004f62:	50a3      	strne	r3, [r4, r2]
 8004f64:	e7af      	b.n	8004ec6 <_malloc_r+0x22>
 8004f66:	6862      	ldr	r2, [r4, #4]
 8004f68:	42a3      	cmp	r3, r4
 8004f6a:	bf0c      	ite	eq
 8004f6c:	f8c8 2000 	streq.w	r2, [r8]
 8004f70:	605a      	strne	r2, [r3, #4]
 8004f72:	e7eb      	b.n	8004f4c <_malloc_r+0xa8>
 8004f74:	4623      	mov	r3, r4
 8004f76:	6864      	ldr	r4, [r4, #4]
 8004f78:	e7ae      	b.n	8004ed8 <_malloc_r+0x34>
 8004f7a:	463c      	mov	r4, r7
 8004f7c:	687f      	ldr	r7, [r7, #4]
 8004f7e:	e7b6      	b.n	8004eee <_malloc_r+0x4a>
 8004f80:	461a      	mov	r2, r3
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	d1fb      	bne.n	8004f80 <_malloc_r+0xdc>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	6053      	str	r3, [r2, #4]
 8004f8c:	e7de      	b.n	8004f4c <_malloc_r+0xa8>
 8004f8e:	230c      	movs	r3, #12
 8004f90:	4630      	mov	r0, r6
 8004f92:	6033      	str	r3, [r6, #0]
 8004f94:	f000 f80c 	bl	8004fb0 <__malloc_unlock>
 8004f98:	e794      	b.n	8004ec4 <_malloc_r+0x20>
 8004f9a:	6005      	str	r5, [r0, #0]
 8004f9c:	e7d6      	b.n	8004f4c <_malloc_r+0xa8>
 8004f9e:	bf00      	nop
 8004fa0:	20000628 	.word	0x20000628

08004fa4 <__malloc_lock>:
 8004fa4:	4801      	ldr	r0, [pc, #4]	@ (8004fac <__malloc_lock+0x8>)
 8004fa6:	f7ff bf03 	b.w	8004db0 <__retarget_lock_acquire_recursive>
 8004faa:	bf00      	nop
 8004fac:	20000620 	.word	0x20000620

08004fb0 <__malloc_unlock>:
 8004fb0:	4801      	ldr	r0, [pc, #4]	@ (8004fb8 <__malloc_unlock+0x8>)
 8004fb2:	f7ff befe 	b.w	8004db2 <__retarget_lock_release_recursive>
 8004fb6:	bf00      	nop
 8004fb8:	20000620 	.word	0x20000620

08004fbc <__ssputs_r>:
 8004fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc0:	461f      	mov	r7, r3
 8004fc2:	688e      	ldr	r6, [r1, #8]
 8004fc4:	4682      	mov	sl, r0
 8004fc6:	42be      	cmp	r6, r7
 8004fc8:	460c      	mov	r4, r1
 8004fca:	4690      	mov	r8, r2
 8004fcc:	680b      	ldr	r3, [r1, #0]
 8004fce:	d82d      	bhi.n	800502c <__ssputs_r+0x70>
 8004fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004fd8:	d026      	beq.n	8005028 <__ssputs_r+0x6c>
 8004fda:	6965      	ldr	r5, [r4, #20]
 8004fdc:	6909      	ldr	r1, [r1, #16]
 8004fde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fe2:	eba3 0901 	sub.w	r9, r3, r1
 8004fe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fea:	1c7b      	adds	r3, r7, #1
 8004fec:	444b      	add	r3, r9
 8004fee:	106d      	asrs	r5, r5, #1
 8004ff0:	429d      	cmp	r5, r3
 8004ff2:	bf38      	it	cc
 8004ff4:	461d      	movcc	r5, r3
 8004ff6:	0553      	lsls	r3, r2, #21
 8004ff8:	d527      	bpl.n	800504a <__ssputs_r+0x8e>
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	f7ff ff52 	bl	8004ea4 <_malloc_r>
 8005000:	4606      	mov	r6, r0
 8005002:	b360      	cbz	r0, 800505e <__ssputs_r+0xa2>
 8005004:	464a      	mov	r2, r9
 8005006:	6921      	ldr	r1, [r4, #16]
 8005008:	f7ff fed4 	bl	8004db4 <memcpy>
 800500c:	89a3      	ldrh	r3, [r4, #12]
 800500e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005016:	81a3      	strh	r3, [r4, #12]
 8005018:	6126      	str	r6, [r4, #16]
 800501a:	444e      	add	r6, r9
 800501c:	6026      	str	r6, [r4, #0]
 800501e:	463e      	mov	r6, r7
 8005020:	6165      	str	r5, [r4, #20]
 8005022:	eba5 0509 	sub.w	r5, r5, r9
 8005026:	60a5      	str	r5, [r4, #8]
 8005028:	42be      	cmp	r6, r7
 800502a:	d900      	bls.n	800502e <__ssputs_r+0x72>
 800502c:	463e      	mov	r6, r7
 800502e:	4632      	mov	r2, r6
 8005030:	4641      	mov	r1, r8
 8005032:	6820      	ldr	r0, [r4, #0]
 8005034:	f000 fe35 	bl	8005ca2 <memmove>
 8005038:	2000      	movs	r0, #0
 800503a:	68a3      	ldr	r3, [r4, #8]
 800503c:	1b9b      	subs	r3, r3, r6
 800503e:	60a3      	str	r3, [r4, #8]
 8005040:	6823      	ldr	r3, [r4, #0]
 8005042:	4433      	add	r3, r6
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800504a:	462a      	mov	r2, r5
 800504c:	f000 fe62 	bl	8005d14 <_realloc_r>
 8005050:	4606      	mov	r6, r0
 8005052:	2800      	cmp	r0, #0
 8005054:	d1e0      	bne.n	8005018 <__ssputs_r+0x5c>
 8005056:	4650      	mov	r0, sl
 8005058:	6921      	ldr	r1, [r4, #16]
 800505a:	f7ff feb9 	bl	8004dd0 <_free_r>
 800505e:	230c      	movs	r3, #12
 8005060:	f8ca 3000 	str.w	r3, [sl]
 8005064:	89a3      	ldrh	r3, [r4, #12]
 8005066:	f04f 30ff 	mov.w	r0, #4294967295
 800506a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800506e:	81a3      	strh	r3, [r4, #12]
 8005070:	e7e9      	b.n	8005046 <__ssputs_r+0x8a>
	...

08005074 <_svfiprintf_r>:
 8005074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005078:	4698      	mov	r8, r3
 800507a:	898b      	ldrh	r3, [r1, #12]
 800507c:	4607      	mov	r7, r0
 800507e:	061b      	lsls	r3, r3, #24
 8005080:	460d      	mov	r5, r1
 8005082:	4614      	mov	r4, r2
 8005084:	b09d      	sub	sp, #116	@ 0x74
 8005086:	d510      	bpl.n	80050aa <_svfiprintf_r+0x36>
 8005088:	690b      	ldr	r3, [r1, #16]
 800508a:	b973      	cbnz	r3, 80050aa <_svfiprintf_r+0x36>
 800508c:	2140      	movs	r1, #64	@ 0x40
 800508e:	f7ff ff09 	bl	8004ea4 <_malloc_r>
 8005092:	6028      	str	r0, [r5, #0]
 8005094:	6128      	str	r0, [r5, #16]
 8005096:	b930      	cbnz	r0, 80050a6 <_svfiprintf_r+0x32>
 8005098:	230c      	movs	r3, #12
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	b01d      	add	sp, #116	@ 0x74
 80050a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a6:	2340      	movs	r3, #64	@ 0x40
 80050a8:	616b      	str	r3, [r5, #20]
 80050aa:	2300      	movs	r3, #0
 80050ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80050ae:	2320      	movs	r3, #32
 80050b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050b4:	2330      	movs	r3, #48	@ 0x30
 80050b6:	f04f 0901 	mov.w	r9, #1
 80050ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80050be:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005258 <_svfiprintf_r+0x1e4>
 80050c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050c6:	4623      	mov	r3, r4
 80050c8:	469a      	mov	sl, r3
 80050ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050ce:	b10a      	cbz	r2, 80050d4 <_svfiprintf_r+0x60>
 80050d0:	2a25      	cmp	r2, #37	@ 0x25
 80050d2:	d1f9      	bne.n	80050c8 <_svfiprintf_r+0x54>
 80050d4:	ebba 0b04 	subs.w	fp, sl, r4
 80050d8:	d00b      	beq.n	80050f2 <_svfiprintf_r+0x7e>
 80050da:	465b      	mov	r3, fp
 80050dc:	4622      	mov	r2, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	4638      	mov	r0, r7
 80050e2:	f7ff ff6b 	bl	8004fbc <__ssputs_r>
 80050e6:	3001      	adds	r0, #1
 80050e8:	f000 80a7 	beq.w	800523a <_svfiprintf_r+0x1c6>
 80050ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050ee:	445a      	add	r2, fp
 80050f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80050f2:	f89a 3000 	ldrb.w	r3, [sl]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f000 809f 	beq.w	800523a <_svfiprintf_r+0x1c6>
 80050fc:	2300      	movs	r3, #0
 80050fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005106:	f10a 0a01 	add.w	sl, sl, #1
 800510a:	9304      	str	r3, [sp, #16]
 800510c:	9307      	str	r3, [sp, #28]
 800510e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005112:	931a      	str	r3, [sp, #104]	@ 0x68
 8005114:	4654      	mov	r4, sl
 8005116:	2205      	movs	r2, #5
 8005118:	f814 1b01 	ldrb.w	r1, [r4], #1
 800511c:	484e      	ldr	r0, [pc, #312]	@ (8005258 <_svfiprintf_r+0x1e4>)
 800511e:	f000 fdeb 	bl	8005cf8 <memchr>
 8005122:	9a04      	ldr	r2, [sp, #16]
 8005124:	b9d8      	cbnz	r0, 800515e <_svfiprintf_r+0xea>
 8005126:	06d0      	lsls	r0, r2, #27
 8005128:	bf44      	itt	mi
 800512a:	2320      	movmi	r3, #32
 800512c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005130:	0711      	lsls	r1, r2, #28
 8005132:	bf44      	itt	mi
 8005134:	232b      	movmi	r3, #43	@ 0x2b
 8005136:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800513a:	f89a 3000 	ldrb.w	r3, [sl]
 800513e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005140:	d015      	beq.n	800516e <_svfiprintf_r+0xfa>
 8005142:	4654      	mov	r4, sl
 8005144:	2000      	movs	r0, #0
 8005146:	f04f 0c0a 	mov.w	ip, #10
 800514a:	9a07      	ldr	r2, [sp, #28]
 800514c:	4621      	mov	r1, r4
 800514e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005152:	3b30      	subs	r3, #48	@ 0x30
 8005154:	2b09      	cmp	r3, #9
 8005156:	d94b      	bls.n	80051f0 <_svfiprintf_r+0x17c>
 8005158:	b1b0      	cbz	r0, 8005188 <_svfiprintf_r+0x114>
 800515a:	9207      	str	r2, [sp, #28]
 800515c:	e014      	b.n	8005188 <_svfiprintf_r+0x114>
 800515e:	eba0 0308 	sub.w	r3, r0, r8
 8005162:	fa09 f303 	lsl.w	r3, r9, r3
 8005166:	4313      	orrs	r3, r2
 8005168:	46a2      	mov	sl, r4
 800516a:	9304      	str	r3, [sp, #16]
 800516c:	e7d2      	b.n	8005114 <_svfiprintf_r+0xa0>
 800516e:	9b03      	ldr	r3, [sp, #12]
 8005170:	1d19      	adds	r1, r3, #4
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	9103      	str	r1, [sp, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	bfbb      	ittet	lt
 800517a:	425b      	neglt	r3, r3
 800517c:	f042 0202 	orrlt.w	r2, r2, #2
 8005180:	9307      	strge	r3, [sp, #28]
 8005182:	9307      	strlt	r3, [sp, #28]
 8005184:	bfb8      	it	lt
 8005186:	9204      	strlt	r2, [sp, #16]
 8005188:	7823      	ldrb	r3, [r4, #0]
 800518a:	2b2e      	cmp	r3, #46	@ 0x2e
 800518c:	d10a      	bne.n	80051a4 <_svfiprintf_r+0x130>
 800518e:	7863      	ldrb	r3, [r4, #1]
 8005190:	2b2a      	cmp	r3, #42	@ 0x2a
 8005192:	d132      	bne.n	80051fa <_svfiprintf_r+0x186>
 8005194:	9b03      	ldr	r3, [sp, #12]
 8005196:	3402      	adds	r4, #2
 8005198:	1d1a      	adds	r2, r3, #4
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	9203      	str	r2, [sp, #12]
 800519e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051a2:	9305      	str	r3, [sp, #20]
 80051a4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800525c <_svfiprintf_r+0x1e8>
 80051a8:	2203      	movs	r2, #3
 80051aa:	4650      	mov	r0, sl
 80051ac:	7821      	ldrb	r1, [r4, #0]
 80051ae:	f000 fda3 	bl	8005cf8 <memchr>
 80051b2:	b138      	cbz	r0, 80051c4 <_svfiprintf_r+0x150>
 80051b4:	2240      	movs	r2, #64	@ 0x40
 80051b6:	9b04      	ldr	r3, [sp, #16]
 80051b8:	eba0 000a 	sub.w	r0, r0, sl
 80051bc:	4082      	lsls	r2, r0
 80051be:	4313      	orrs	r3, r2
 80051c0:	3401      	adds	r4, #1
 80051c2:	9304      	str	r3, [sp, #16]
 80051c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051c8:	2206      	movs	r2, #6
 80051ca:	4825      	ldr	r0, [pc, #148]	@ (8005260 <_svfiprintf_r+0x1ec>)
 80051cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051d0:	f000 fd92 	bl	8005cf8 <memchr>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d036      	beq.n	8005246 <_svfiprintf_r+0x1d2>
 80051d8:	4b22      	ldr	r3, [pc, #136]	@ (8005264 <_svfiprintf_r+0x1f0>)
 80051da:	bb1b      	cbnz	r3, 8005224 <_svfiprintf_r+0x1b0>
 80051dc:	9b03      	ldr	r3, [sp, #12]
 80051de:	3307      	adds	r3, #7
 80051e0:	f023 0307 	bic.w	r3, r3, #7
 80051e4:	3308      	adds	r3, #8
 80051e6:	9303      	str	r3, [sp, #12]
 80051e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ea:	4433      	add	r3, r6
 80051ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80051ee:	e76a      	b.n	80050c6 <_svfiprintf_r+0x52>
 80051f0:	460c      	mov	r4, r1
 80051f2:	2001      	movs	r0, #1
 80051f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80051f8:	e7a8      	b.n	800514c <_svfiprintf_r+0xd8>
 80051fa:	2300      	movs	r3, #0
 80051fc:	f04f 0c0a 	mov.w	ip, #10
 8005200:	4619      	mov	r1, r3
 8005202:	3401      	adds	r4, #1
 8005204:	9305      	str	r3, [sp, #20]
 8005206:	4620      	mov	r0, r4
 8005208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800520c:	3a30      	subs	r2, #48	@ 0x30
 800520e:	2a09      	cmp	r2, #9
 8005210:	d903      	bls.n	800521a <_svfiprintf_r+0x1a6>
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0c6      	beq.n	80051a4 <_svfiprintf_r+0x130>
 8005216:	9105      	str	r1, [sp, #20]
 8005218:	e7c4      	b.n	80051a4 <_svfiprintf_r+0x130>
 800521a:	4604      	mov	r4, r0
 800521c:	2301      	movs	r3, #1
 800521e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005222:	e7f0      	b.n	8005206 <_svfiprintf_r+0x192>
 8005224:	ab03      	add	r3, sp, #12
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	462a      	mov	r2, r5
 800522a:	4638      	mov	r0, r7
 800522c:	4b0e      	ldr	r3, [pc, #56]	@ (8005268 <_svfiprintf_r+0x1f4>)
 800522e:	a904      	add	r1, sp, #16
 8005230:	f3af 8000 	nop.w
 8005234:	1c42      	adds	r2, r0, #1
 8005236:	4606      	mov	r6, r0
 8005238:	d1d6      	bne.n	80051e8 <_svfiprintf_r+0x174>
 800523a:	89ab      	ldrh	r3, [r5, #12]
 800523c:	065b      	lsls	r3, r3, #25
 800523e:	f53f af2d 	bmi.w	800509c <_svfiprintf_r+0x28>
 8005242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005244:	e72c      	b.n	80050a0 <_svfiprintf_r+0x2c>
 8005246:	ab03      	add	r3, sp, #12
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	462a      	mov	r2, r5
 800524c:	4638      	mov	r0, r7
 800524e:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <_svfiprintf_r+0x1f4>)
 8005250:	a904      	add	r1, sp, #16
 8005252:	f000 fa4b 	bl	80056ec <_printf_i>
 8005256:	e7ed      	b.n	8005234 <_svfiprintf_r+0x1c0>
 8005258:	0800669e 	.word	0x0800669e
 800525c:	080066a4 	.word	0x080066a4
 8005260:	080066a8 	.word	0x080066a8
 8005264:	00000000 	.word	0x00000000
 8005268:	08004fbd 	.word	0x08004fbd

0800526c <_sungetc_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	1c4b      	adds	r3, r1, #1
 8005270:	4614      	mov	r4, r2
 8005272:	d103      	bne.n	800527c <_sungetc_r+0x10>
 8005274:	f04f 35ff 	mov.w	r5, #4294967295
 8005278:	4628      	mov	r0, r5
 800527a:	bd38      	pop	{r3, r4, r5, pc}
 800527c:	8993      	ldrh	r3, [r2, #12]
 800527e:	b2cd      	uxtb	r5, r1
 8005280:	f023 0320 	bic.w	r3, r3, #32
 8005284:	8193      	strh	r3, [r2, #12]
 8005286:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005288:	6852      	ldr	r2, [r2, #4]
 800528a:	b18b      	cbz	r3, 80052b0 <_sungetc_r+0x44>
 800528c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800528e:	4293      	cmp	r3, r2
 8005290:	dd08      	ble.n	80052a4 <_sungetc_r+0x38>
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	1e5a      	subs	r2, r3, #1
 8005296:	6022      	str	r2, [r4, #0]
 8005298:	f803 5c01 	strb.w	r5, [r3, #-1]
 800529c:	6863      	ldr	r3, [r4, #4]
 800529e:	3301      	adds	r3, #1
 80052a0:	6063      	str	r3, [r4, #4]
 80052a2:	e7e9      	b.n	8005278 <_sungetc_r+0xc>
 80052a4:	4621      	mov	r1, r4
 80052a6:	f000 fcc4 	bl	8005c32 <__submore>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d0f1      	beq.n	8005292 <_sungetc_r+0x26>
 80052ae:	e7e1      	b.n	8005274 <_sungetc_r+0x8>
 80052b0:	6921      	ldr	r1, [r4, #16]
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	b151      	cbz	r1, 80052cc <_sungetc_r+0x60>
 80052b6:	4299      	cmp	r1, r3
 80052b8:	d208      	bcs.n	80052cc <_sungetc_r+0x60>
 80052ba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80052be:	42a9      	cmp	r1, r5
 80052c0:	d104      	bne.n	80052cc <_sungetc_r+0x60>
 80052c2:	3b01      	subs	r3, #1
 80052c4:	3201      	adds	r2, #1
 80052c6:	6023      	str	r3, [r4, #0]
 80052c8:	6062      	str	r2, [r4, #4]
 80052ca:	e7d5      	b.n	8005278 <_sungetc_r+0xc>
 80052cc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80052d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80052d6:	2303      	movs	r3, #3
 80052d8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80052da:	4623      	mov	r3, r4
 80052dc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	2301      	movs	r3, #1
 80052e4:	e7dc      	b.n	80052a0 <_sungetc_r+0x34>

080052e6 <__ssrefill_r>:
 80052e6:	b510      	push	{r4, lr}
 80052e8:	460c      	mov	r4, r1
 80052ea:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80052ec:	b169      	cbz	r1, 800530a <__ssrefill_r+0x24>
 80052ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052f2:	4299      	cmp	r1, r3
 80052f4:	d001      	beq.n	80052fa <__ssrefill_r+0x14>
 80052f6:	f7ff fd6b 	bl	8004dd0 <_free_r>
 80052fa:	2000      	movs	r0, #0
 80052fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052fe:	6360      	str	r0, [r4, #52]	@ 0x34
 8005300:	6063      	str	r3, [r4, #4]
 8005302:	b113      	cbz	r3, 800530a <__ssrefill_r+0x24>
 8005304:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005306:	6023      	str	r3, [r4, #0]
 8005308:	bd10      	pop	{r4, pc}
 800530a:	6923      	ldr	r3, [r4, #16]
 800530c:	f04f 30ff 	mov.w	r0, #4294967295
 8005310:	6023      	str	r3, [r4, #0]
 8005312:	2300      	movs	r3, #0
 8005314:	6063      	str	r3, [r4, #4]
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	f043 0320 	orr.w	r3, r3, #32
 800531c:	81a3      	strh	r3, [r4, #12]
 800531e:	e7f3      	b.n	8005308 <__ssrefill_r+0x22>

08005320 <__ssvfiscanf_r>:
 8005320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005324:	460c      	mov	r4, r1
 8005326:	2100      	movs	r1, #0
 8005328:	4606      	mov	r6, r0
 800532a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800532e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8005332:	49ab      	ldr	r1, [pc, #684]	@ (80055e0 <__ssvfiscanf_r+0x2c0>)
 8005334:	f10d 0804 	add.w	r8, sp, #4
 8005338:	91a0      	str	r1, [sp, #640]	@ 0x280
 800533a:	49aa      	ldr	r1, [pc, #680]	@ (80055e4 <__ssvfiscanf_r+0x2c4>)
 800533c:	4faa      	ldr	r7, [pc, #680]	@ (80055e8 <__ssvfiscanf_r+0x2c8>)
 800533e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8005342:	91a1      	str	r1, [sp, #644]	@ 0x284
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	f892 9000 	ldrb.w	r9, [r2]
 800534a:	f1b9 0f00 	cmp.w	r9, #0
 800534e:	f000 8159 	beq.w	8005604 <__ssvfiscanf_r+0x2e4>
 8005352:	f817 3009 	ldrb.w	r3, [r7, r9]
 8005356:	1c55      	adds	r5, r2, #1
 8005358:	f013 0308 	ands.w	r3, r3, #8
 800535c:	d019      	beq.n	8005392 <__ssvfiscanf_r+0x72>
 800535e:	6863      	ldr	r3, [r4, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	dd0f      	ble.n	8005384 <__ssvfiscanf_r+0x64>
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	781a      	ldrb	r2, [r3, #0]
 8005368:	5cba      	ldrb	r2, [r7, r2]
 800536a:	0712      	lsls	r2, r2, #28
 800536c:	d401      	bmi.n	8005372 <__ssvfiscanf_r+0x52>
 800536e:	462a      	mov	r2, r5
 8005370:	e7e9      	b.n	8005346 <__ssvfiscanf_r+0x26>
 8005372:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005374:	3301      	adds	r3, #1
 8005376:	3201      	adds	r2, #1
 8005378:	9245      	str	r2, [sp, #276]	@ 0x114
 800537a:	6862      	ldr	r2, [r4, #4]
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	3a01      	subs	r2, #1
 8005380:	6062      	str	r2, [r4, #4]
 8005382:	e7ec      	b.n	800535e <__ssvfiscanf_r+0x3e>
 8005384:	4621      	mov	r1, r4
 8005386:	4630      	mov	r0, r6
 8005388:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800538a:	4798      	blx	r3
 800538c:	2800      	cmp	r0, #0
 800538e:	d0e9      	beq.n	8005364 <__ssvfiscanf_r+0x44>
 8005390:	e7ed      	b.n	800536e <__ssvfiscanf_r+0x4e>
 8005392:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8005396:	f040 8086 	bne.w	80054a6 <__ssvfiscanf_r+0x186>
 800539a:	9341      	str	r3, [sp, #260]	@ 0x104
 800539c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800539e:	7853      	ldrb	r3, [r2, #1]
 80053a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80053a2:	bf04      	itt	eq
 80053a4:	2310      	moveq	r3, #16
 80053a6:	1c95      	addeq	r5, r2, #2
 80053a8:	f04f 020a 	mov.w	r2, #10
 80053ac:	bf08      	it	eq
 80053ae:	9341      	streq	r3, [sp, #260]	@ 0x104
 80053b0:	46aa      	mov	sl, r5
 80053b2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80053b6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80053ba:	2b09      	cmp	r3, #9
 80053bc:	d91e      	bls.n	80053fc <__ssvfiscanf_r+0xdc>
 80053be:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80055ec <__ssvfiscanf_r+0x2cc>
 80053c2:	2203      	movs	r2, #3
 80053c4:	4658      	mov	r0, fp
 80053c6:	f000 fc97 	bl	8005cf8 <memchr>
 80053ca:	b138      	cbz	r0, 80053dc <__ssvfiscanf_r+0xbc>
 80053cc:	2301      	movs	r3, #1
 80053ce:	4655      	mov	r5, sl
 80053d0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80053d2:	eba0 000b 	sub.w	r0, r0, fp
 80053d6:	4083      	lsls	r3, r0
 80053d8:	4313      	orrs	r3, r2
 80053da:	9341      	str	r3, [sp, #260]	@ 0x104
 80053dc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80053e0:	2b78      	cmp	r3, #120	@ 0x78
 80053e2:	d806      	bhi.n	80053f2 <__ssvfiscanf_r+0xd2>
 80053e4:	2b57      	cmp	r3, #87	@ 0x57
 80053e6:	d810      	bhi.n	800540a <__ssvfiscanf_r+0xea>
 80053e8:	2b25      	cmp	r3, #37	@ 0x25
 80053ea:	d05c      	beq.n	80054a6 <__ssvfiscanf_r+0x186>
 80053ec:	d856      	bhi.n	800549c <__ssvfiscanf_r+0x17c>
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d074      	beq.n	80054dc <__ssvfiscanf_r+0x1bc>
 80053f2:	2303      	movs	r3, #3
 80053f4:	9347      	str	r3, [sp, #284]	@ 0x11c
 80053f6:	230a      	movs	r3, #10
 80053f8:	9342      	str	r3, [sp, #264]	@ 0x108
 80053fa:	e087      	b.n	800550c <__ssvfiscanf_r+0x1ec>
 80053fc:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80053fe:	4655      	mov	r5, sl
 8005400:	fb02 1103 	mla	r1, r2, r3, r1
 8005404:	3930      	subs	r1, #48	@ 0x30
 8005406:	9143      	str	r1, [sp, #268]	@ 0x10c
 8005408:	e7d2      	b.n	80053b0 <__ssvfiscanf_r+0x90>
 800540a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800540e:	2a20      	cmp	r2, #32
 8005410:	d8ef      	bhi.n	80053f2 <__ssvfiscanf_r+0xd2>
 8005412:	a101      	add	r1, pc, #4	@ (adr r1, 8005418 <__ssvfiscanf_r+0xf8>)
 8005414:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005418:	080054eb 	.word	0x080054eb
 800541c:	080053f3 	.word	0x080053f3
 8005420:	080053f3 	.word	0x080053f3
 8005424:	08005545 	.word	0x08005545
 8005428:	080053f3 	.word	0x080053f3
 800542c:	080053f3 	.word	0x080053f3
 8005430:	080053f3 	.word	0x080053f3
 8005434:	080053f3 	.word	0x080053f3
 8005438:	080053f3 	.word	0x080053f3
 800543c:	080053f3 	.word	0x080053f3
 8005440:	080053f3 	.word	0x080053f3
 8005444:	0800555b 	.word	0x0800555b
 8005448:	08005541 	.word	0x08005541
 800544c:	080054a3 	.word	0x080054a3
 8005450:	080054a3 	.word	0x080054a3
 8005454:	080054a3 	.word	0x080054a3
 8005458:	080053f3 	.word	0x080053f3
 800545c:	080054fd 	.word	0x080054fd
 8005460:	080053f3 	.word	0x080053f3
 8005464:	080053f3 	.word	0x080053f3
 8005468:	080053f3 	.word	0x080053f3
 800546c:	080053f3 	.word	0x080053f3
 8005470:	0800556b 	.word	0x0800556b
 8005474:	08005505 	.word	0x08005505
 8005478:	080054e3 	.word	0x080054e3
 800547c:	080053f3 	.word	0x080053f3
 8005480:	080053f3 	.word	0x080053f3
 8005484:	08005567 	.word	0x08005567
 8005488:	080053f3 	.word	0x080053f3
 800548c:	08005541 	.word	0x08005541
 8005490:	080053f3 	.word	0x080053f3
 8005494:	080053f3 	.word	0x080053f3
 8005498:	080054eb 	.word	0x080054eb
 800549c:	3b45      	subs	r3, #69	@ 0x45
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d8a7      	bhi.n	80053f2 <__ssvfiscanf_r+0xd2>
 80054a2:	2305      	movs	r3, #5
 80054a4:	e031      	b.n	800550a <__ssvfiscanf_r+0x1ea>
 80054a6:	6863      	ldr	r3, [r4, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	dd0d      	ble.n	80054c8 <__ssvfiscanf_r+0x1a8>
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	781a      	ldrb	r2, [r3, #0]
 80054b0:	454a      	cmp	r2, r9
 80054b2:	f040 80a7 	bne.w	8005604 <__ssvfiscanf_r+0x2e4>
 80054b6:	3301      	adds	r3, #1
 80054b8:	6862      	ldr	r2, [r4, #4]
 80054ba:	6023      	str	r3, [r4, #0]
 80054bc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80054be:	3a01      	subs	r2, #1
 80054c0:	3301      	adds	r3, #1
 80054c2:	6062      	str	r2, [r4, #4]
 80054c4:	9345      	str	r3, [sp, #276]	@ 0x114
 80054c6:	e752      	b.n	800536e <__ssvfiscanf_r+0x4e>
 80054c8:	4621      	mov	r1, r4
 80054ca:	4630      	mov	r0, r6
 80054cc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80054ce:	4798      	blx	r3
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d0eb      	beq.n	80054ac <__ssvfiscanf_r+0x18c>
 80054d4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80054d6:	2800      	cmp	r0, #0
 80054d8:	f040 808c 	bne.w	80055f4 <__ssvfiscanf_r+0x2d4>
 80054dc:	f04f 30ff 	mov.w	r0, #4294967295
 80054e0:	e08c      	b.n	80055fc <__ssvfiscanf_r+0x2dc>
 80054e2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80054e4:	f042 0220 	orr.w	r2, r2, #32
 80054e8:	9241      	str	r2, [sp, #260]	@ 0x104
 80054ea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80054ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f0:	9241      	str	r2, [sp, #260]	@ 0x104
 80054f2:	2210      	movs	r2, #16
 80054f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80054f6:	9242      	str	r2, [sp, #264]	@ 0x108
 80054f8:	d902      	bls.n	8005500 <__ssvfiscanf_r+0x1e0>
 80054fa:	e005      	b.n	8005508 <__ssvfiscanf_r+0x1e8>
 80054fc:	2300      	movs	r3, #0
 80054fe:	9342      	str	r3, [sp, #264]	@ 0x108
 8005500:	2303      	movs	r3, #3
 8005502:	e002      	b.n	800550a <__ssvfiscanf_r+0x1ea>
 8005504:	2308      	movs	r3, #8
 8005506:	9342      	str	r3, [sp, #264]	@ 0x108
 8005508:	2304      	movs	r3, #4
 800550a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800550c:	6863      	ldr	r3, [r4, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	dd39      	ble.n	8005586 <__ssvfiscanf_r+0x266>
 8005512:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005514:	0659      	lsls	r1, r3, #25
 8005516:	d404      	bmi.n	8005522 <__ssvfiscanf_r+0x202>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	5cba      	ldrb	r2, [r7, r2]
 800551e:	0712      	lsls	r2, r2, #28
 8005520:	d438      	bmi.n	8005594 <__ssvfiscanf_r+0x274>
 8005522:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8005524:	2b02      	cmp	r3, #2
 8005526:	dc47      	bgt.n	80055b8 <__ssvfiscanf_r+0x298>
 8005528:	466b      	mov	r3, sp
 800552a:	4622      	mov	r2, r4
 800552c:	4630      	mov	r0, r6
 800552e:	a941      	add	r1, sp, #260	@ 0x104
 8005530:	f000 f9fa 	bl	8005928 <_scanf_chars>
 8005534:	2801      	cmp	r0, #1
 8005536:	d065      	beq.n	8005604 <__ssvfiscanf_r+0x2e4>
 8005538:	2802      	cmp	r0, #2
 800553a:	f47f af18 	bne.w	800536e <__ssvfiscanf_r+0x4e>
 800553e:	e7c9      	b.n	80054d4 <__ssvfiscanf_r+0x1b4>
 8005540:	220a      	movs	r2, #10
 8005542:	e7d7      	b.n	80054f4 <__ssvfiscanf_r+0x1d4>
 8005544:	4629      	mov	r1, r5
 8005546:	4640      	mov	r0, r8
 8005548:	f000 fb3a 	bl	8005bc0 <__sccl>
 800554c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800554e:	4605      	mov	r5, r0
 8005550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005554:	9341      	str	r3, [sp, #260]	@ 0x104
 8005556:	2301      	movs	r3, #1
 8005558:	e7d7      	b.n	800550a <__ssvfiscanf_r+0x1ea>
 800555a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800555c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005560:	9341      	str	r3, [sp, #260]	@ 0x104
 8005562:	2300      	movs	r3, #0
 8005564:	e7d1      	b.n	800550a <__ssvfiscanf_r+0x1ea>
 8005566:	2302      	movs	r3, #2
 8005568:	e7cf      	b.n	800550a <__ssvfiscanf_r+0x1ea>
 800556a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800556c:	06c3      	lsls	r3, r0, #27
 800556e:	f53f aefe 	bmi.w	800536e <__ssvfiscanf_r+0x4e>
 8005572:	9b00      	ldr	r3, [sp, #0]
 8005574:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005576:	1d19      	adds	r1, r3, #4
 8005578:	9100      	str	r1, [sp, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	07c0      	lsls	r0, r0, #31
 800557e:	bf4c      	ite	mi
 8005580:	801a      	strhmi	r2, [r3, #0]
 8005582:	601a      	strpl	r2, [r3, #0]
 8005584:	e6f3      	b.n	800536e <__ssvfiscanf_r+0x4e>
 8005586:	4621      	mov	r1, r4
 8005588:	4630      	mov	r0, r6
 800558a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800558c:	4798      	blx	r3
 800558e:	2800      	cmp	r0, #0
 8005590:	d0bf      	beq.n	8005512 <__ssvfiscanf_r+0x1f2>
 8005592:	e79f      	b.n	80054d4 <__ssvfiscanf_r+0x1b4>
 8005594:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005596:	3201      	adds	r2, #1
 8005598:	9245      	str	r2, [sp, #276]	@ 0x114
 800559a:	6862      	ldr	r2, [r4, #4]
 800559c:	3a01      	subs	r2, #1
 800559e:	2a00      	cmp	r2, #0
 80055a0:	6062      	str	r2, [r4, #4]
 80055a2:	dd02      	ble.n	80055aa <__ssvfiscanf_r+0x28a>
 80055a4:	3301      	adds	r3, #1
 80055a6:	6023      	str	r3, [r4, #0]
 80055a8:	e7b6      	b.n	8005518 <__ssvfiscanf_r+0x1f8>
 80055aa:	4621      	mov	r1, r4
 80055ac:	4630      	mov	r0, r6
 80055ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80055b0:	4798      	blx	r3
 80055b2:	2800      	cmp	r0, #0
 80055b4:	d0b0      	beq.n	8005518 <__ssvfiscanf_r+0x1f8>
 80055b6:	e78d      	b.n	80054d4 <__ssvfiscanf_r+0x1b4>
 80055b8:	2b04      	cmp	r3, #4
 80055ba:	dc06      	bgt.n	80055ca <__ssvfiscanf_r+0x2aa>
 80055bc:	466b      	mov	r3, sp
 80055be:	4622      	mov	r2, r4
 80055c0:	4630      	mov	r0, r6
 80055c2:	a941      	add	r1, sp, #260	@ 0x104
 80055c4:	f000 fa0a 	bl	80059dc <_scanf_i>
 80055c8:	e7b4      	b.n	8005534 <__ssvfiscanf_r+0x214>
 80055ca:	4b09      	ldr	r3, [pc, #36]	@ (80055f0 <__ssvfiscanf_r+0x2d0>)
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f43f aece 	beq.w	800536e <__ssvfiscanf_r+0x4e>
 80055d2:	466b      	mov	r3, sp
 80055d4:	4622      	mov	r2, r4
 80055d6:	4630      	mov	r0, r6
 80055d8:	a941      	add	r1, sp, #260	@ 0x104
 80055da:	f3af 8000 	nop.w
 80055de:	e7a9      	b.n	8005534 <__ssvfiscanf_r+0x214>
 80055e0:	0800526d 	.word	0x0800526d
 80055e4:	080052e7 	.word	0x080052e7
 80055e8:	080066ed 	.word	0x080066ed
 80055ec:	080066a4 	.word	0x080066a4
 80055f0:	00000000 	.word	0x00000000
 80055f4:	89a3      	ldrh	r3, [r4, #12]
 80055f6:	065b      	lsls	r3, r3, #25
 80055f8:	f53f af70 	bmi.w	80054dc <__ssvfiscanf_r+0x1bc>
 80055fc:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8005600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005604:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8005606:	e7f9      	b.n	80055fc <__ssvfiscanf_r+0x2dc>

08005608 <_printf_common>:
 8005608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800560c:	4616      	mov	r6, r2
 800560e:	4698      	mov	r8, r3
 8005610:	688a      	ldr	r2, [r1, #8]
 8005612:	690b      	ldr	r3, [r1, #16]
 8005614:	4607      	mov	r7, r0
 8005616:	4293      	cmp	r3, r2
 8005618:	bfb8      	it	lt
 800561a:	4613      	movlt	r3, r2
 800561c:	6033      	str	r3, [r6, #0]
 800561e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005622:	460c      	mov	r4, r1
 8005624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005628:	b10a      	cbz	r2, 800562e <_printf_common+0x26>
 800562a:	3301      	adds	r3, #1
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	0699      	lsls	r1, r3, #26
 8005632:	bf42      	ittt	mi
 8005634:	6833      	ldrmi	r3, [r6, #0]
 8005636:	3302      	addmi	r3, #2
 8005638:	6033      	strmi	r3, [r6, #0]
 800563a:	6825      	ldr	r5, [r4, #0]
 800563c:	f015 0506 	ands.w	r5, r5, #6
 8005640:	d106      	bne.n	8005650 <_printf_common+0x48>
 8005642:	f104 0a19 	add.w	sl, r4, #25
 8005646:	68e3      	ldr	r3, [r4, #12]
 8005648:	6832      	ldr	r2, [r6, #0]
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	42ab      	cmp	r3, r5
 800564e:	dc2b      	bgt.n	80056a8 <_printf_common+0xa0>
 8005650:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	3b00      	subs	r3, #0
 8005658:	bf18      	it	ne
 800565a:	2301      	movne	r3, #1
 800565c:	0692      	lsls	r2, r2, #26
 800565e:	d430      	bmi.n	80056c2 <_printf_common+0xba>
 8005660:	4641      	mov	r1, r8
 8005662:	4638      	mov	r0, r7
 8005664:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005668:	47c8      	blx	r9
 800566a:	3001      	adds	r0, #1
 800566c:	d023      	beq.n	80056b6 <_printf_common+0xae>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	6922      	ldr	r2, [r4, #16]
 8005672:	f003 0306 	and.w	r3, r3, #6
 8005676:	2b04      	cmp	r3, #4
 8005678:	bf14      	ite	ne
 800567a:	2500      	movne	r5, #0
 800567c:	6833      	ldreq	r3, [r6, #0]
 800567e:	f04f 0600 	mov.w	r6, #0
 8005682:	bf08      	it	eq
 8005684:	68e5      	ldreq	r5, [r4, #12]
 8005686:	f104 041a 	add.w	r4, r4, #26
 800568a:	bf08      	it	eq
 800568c:	1aed      	subeq	r5, r5, r3
 800568e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005692:	bf08      	it	eq
 8005694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005698:	4293      	cmp	r3, r2
 800569a:	bfc4      	itt	gt
 800569c:	1a9b      	subgt	r3, r3, r2
 800569e:	18ed      	addgt	r5, r5, r3
 80056a0:	42b5      	cmp	r5, r6
 80056a2:	d11a      	bne.n	80056da <_printf_common+0xd2>
 80056a4:	2000      	movs	r0, #0
 80056a6:	e008      	b.n	80056ba <_printf_common+0xb2>
 80056a8:	2301      	movs	r3, #1
 80056aa:	4652      	mov	r2, sl
 80056ac:	4641      	mov	r1, r8
 80056ae:	4638      	mov	r0, r7
 80056b0:	47c8      	blx	r9
 80056b2:	3001      	adds	r0, #1
 80056b4:	d103      	bne.n	80056be <_printf_common+0xb6>
 80056b6:	f04f 30ff 	mov.w	r0, #4294967295
 80056ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056be:	3501      	adds	r5, #1
 80056c0:	e7c1      	b.n	8005646 <_printf_common+0x3e>
 80056c2:	2030      	movs	r0, #48	@ 0x30
 80056c4:	18e1      	adds	r1, r4, r3
 80056c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056d0:	4422      	add	r2, r4
 80056d2:	3302      	adds	r3, #2
 80056d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056d8:	e7c2      	b.n	8005660 <_printf_common+0x58>
 80056da:	2301      	movs	r3, #1
 80056dc:	4622      	mov	r2, r4
 80056de:	4641      	mov	r1, r8
 80056e0:	4638      	mov	r0, r7
 80056e2:	47c8      	blx	r9
 80056e4:	3001      	adds	r0, #1
 80056e6:	d0e6      	beq.n	80056b6 <_printf_common+0xae>
 80056e8:	3601      	adds	r6, #1
 80056ea:	e7d9      	b.n	80056a0 <_printf_common+0x98>

080056ec <_printf_i>:
 80056ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056f0:	7e0f      	ldrb	r7, [r1, #24]
 80056f2:	4691      	mov	r9, r2
 80056f4:	2f78      	cmp	r7, #120	@ 0x78
 80056f6:	4680      	mov	r8, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	469a      	mov	sl, r3
 80056fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005702:	d807      	bhi.n	8005714 <_printf_i+0x28>
 8005704:	2f62      	cmp	r7, #98	@ 0x62
 8005706:	d80a      	bhi.n	800571e <_printf_i+0x32>
 8005708:	2f00      	cmp	r7, #0
 800570a:	f000 80d1 	beq.w	80058b0 <_printf_i+0x1c4>
 800570e:	2f58      	cmp	r7, #88	@ 0x58
 8005710:	f000 80b8 	beq.w	8005884 <_printf_i+0x198>
 8005714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800571c:	e03a      	b.n	8005794 <_printf_i+0xa8>
 800571e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005722:	2b15      	cmp	r3, #21
 8005724:	d8f6      	bhi.n	8005714 <_printf_i+0x28>
 8005726:	a101      	add	r1, pc, #4	@ (adr r1, 800572c <_printf_i+0x40>)
 8005728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800572c:	08005785 	.word	0x08005785
 8005730:	08005799 	.word	0x08005799
 8005734:	08005715 	.word	0x08005715
 8005738:	08005715 	.word	0x08005715
 800573c:	08005715 	.word	0x08005715
 8005740:	08005715 	.word	0x08005715
 8005744:	08005799 	.word	0x08005799
 8005748:	08005715 	.word	0x08005715
 800574c:	08005715 	.word	0x08005715
 8005750:	08005715 	.word	0x08005715
 8005754:	08005715 	.word	0x08005715
 8005758:	08005897 	.word	0x08005897
 800575c:	080057c3 	.word	0x080057c3
 8005760:	08005851 	.word	0x08005851
 8005764:	08005715 	.word	0x08005715
 8005768:	08005715 	.word	0x08005715
 800576c:	080058b9 	.word	0x080058b9
 8005770:	08005715 	.word	0x08005715
 8005774:	080057c3 	.word	0x080057c3
 8005778:	08005715 	.word	0x08005715
 800577c:	08005715 	.word	0x08005715
 8005780:	08005859 	.word	0x08005859
 8005784:	6833      	ldr	r3, [r6, #0]
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6032      	str	r2, [r6, #0]
 800578c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005794:	2301      	movs	r3, #1
 8005796:	e09c      	b.n	80058d2 <_printf_i+0x1e6>
 8005798:	6833      	ldr	r3, [r6, #0]
 800579a:	6820      	ldr	r0, [r4, #0]
 800579c:	1d19      	adds	r1, r3, #4
 800579e:	6031      	str	r1, [r6, #0]
 80057a0:	0606      	lsls	r6, r0, #24
 80057a2:	d501      	bpl.n	80057a8 <_printf_i+0xbc>
 80057a4:	681d      	ldr	r5, [r3, #0]
 80057a6:	e003      	b.n	80057b0 <_printf_i+0xc4>
 80057a8:	0645      	lsls	r5, r0, #25
 80057aa:	d5fb      	bpl.n	80057a4 <_printf_i+0xb8>
 80057ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057b0:	2d00      	cmp	r5, #0
 80057b2:	da03      	bge.n	80057bc <_printf_i+0xd0>
 80057b4:	232d      	movs	r3, #45	@ 0x2d
 80057b6:	426d      	negs	r5, r5
 80057b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057bc:	230a      	movs	r3, #10
 80057be:	4858      	ldr	r0, [pc, #352]	@ (8005920 <_printf_i+0x234>)
 80057c0:	e011      	b.n	80057e6 <_printf_i+0xfa>
 80057c2:	6821      	ldr	r1, [r4, #0]
 80057c4:	6833      	ldr	r3, [r6, #0]
 80057c6:	0608      	lsls	r0, r1, #24
 80057c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80057cc:	d402      	bmi.n	80057d4 <_printf_i+0xe8>
 80057ce:	0649      	lsls	r1, r1, #25
 80057d0:	bf48      	it	mi
 80057d2:	b2ad      	uxthmi	r5, r5
 80057d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80057d6:	6033      	str	r3, [r6, #0]
 80057d8:	bf14      	ite	ne
 80057da:	230a      	movne	r3, #10
 80057dc:	2308      	moveq	r3, #8
 80057de:	4850      	ldr	r0, [pc, #320]	@ (8005920 <_printf_i+0x234>)
 80057e0:	2100      	movs	r1, #0
 80057e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057e6:	6866      	ldr	r6, [r4, #4]
 80057e8:	2e00      	cmp	r6, #0
 80057ea:	60a6      	str	r6, [r4, #8]
 80057ec:	db05      	blt.n	80057fa <_printf_i+0x10e>
 80057ee:	6821      	ldr	r1, [r4, #0]
 80057f0:	432e      	orrs	r6, r5
 80057f2:	f021 0104 	bic.w	r1, r1, #4
 80057f6:	6021      	str	r1, [r4, #0]
 80057f8:	d04b      	beq.n	8005892 <_printf_i+0x1a6>
 80057fa:	4616      	mov	r6, r2
 80057fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005800:	fb03 5711 	mls	r7, r3, r1, r5
 8005804:	5dc7      	ldrb	r7, [r0, r7]
 8005806:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800580a:	462f      	mov	r7, r5
 800580c:	42bb      	cmp	r3, r7
 800580e:	460d      	mov	r5, r1
 8005810:	d9f4      	bls.n	80057fc <_printf_i+0x110>
 8005812:	2b08      	cmp	r3, #8
 8005814:	d10b      	bne.n	800582e <_printf_i+0x142>
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	07df      	lsls	r7, r3, #31
 800581a:	d508      	bpl.n	800582e <_printf_i+0x142>
 800581c:	6923      	ldr	r3, [r4, #16]
 800581e:	6861      	ldr	r1, [r4, #4]
 8005820:	4299      	cmp	r1, r3
 8005822:	bfde      	ittt	le
 8005824:	2330      	movle	r3, #48	@ 0x30
 8005826:	f806 3c01 	strble.w	r3, [r6, #-1]
 800582a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800582e:	1b92      	subs	r2, r2, r6
 8005830:	6122      	str	r2, [r4, #16]
 8005832:	464b      	mov	r3, r9
 8005834:	4621      	mov	r1, r4
 8005836:	4640      	mov	r0, r8
 8005838:	f8cd a000 	str.w	sl, [sp]
 800583c:	aa03      	add	r2, sp, #12
 800583e:	f7ff fee3 	bl	8005608 <_printf_common>
 8005842:	3001      	adds	r0, #1
 8005844:	d14a      	bne.n	80058dc <_printf_i+0x1f0>
 8005846:	f04f 30ff 	mov.w	r0, #4294967295
 800584a:	b004      	add	sp, #16
 800584c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	f043 0320 	orr.w	r3, r3, #32
 8005856:	6023      	str	r3, [r4, #0]
 8005858:	2778      	movs	r7, #120	@ 0x78
 800585a:	4832      	ldr	r0, [pc, #200]	@ (8005924 <_printf_i+0x238>)
 800585c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	6831      	ldr	r1, [r6, #0]
 8005864:	061f      	lsls	r7, r3, #24
 8005866:	f851 5b04 	ldr.w	r5, [r1], #4
 800586a:	d402      	bmi.n	8005872 <_printf_i+0x186>
 800586c:	065f      	lsls	r7, r3, #25
 800586e:	bf48      	it	mi
 8005870:	b2ad      	uxthmi	r5, r5
 8005872:	6031      	str	r1, [r6, #0]
 8005874:	07d9      	lsls	r1, r3, #31
 8005876:	bf44      	itt	mi
 8005878:	f043 0320 	orrmi.w	r3, r3, #32
 800587c:	6023      	strmi	r3, [r4, #0]
 800587e:	b11d      	cbz	r5, 8005888 <_printf_i+0x19c>
 8005880:	2310      	movs	r3, #16
 8005882:	e7ad      	b.n	80057e0 <_printf_i+0xf4>
 8005884:	4826      	ldr	r0, [pc, #152]	@ (8005920 <_printf_i+0x234>)
 8005886:	e7e9      	b.n	800585c <_printf_i+0x170>
 8005888:	6823      	ldr	r3, [r4, #0]
 800588a:	f023 0320 	bic.w	r3, r3, #32
 800588e:	6023      	str	r3, [r4, #0]
 8005890:	e7f6      	b.n	8005880 <_printf_i+0x194>
 8005892:	4616      	mov	r6, r2
 8005894:	e7bd      	b.n	8005812 <_printf_i+0x126>
 8005896:	6833      	ldr	r3, [r6, #0]
 8005898:	6825      	ldr	r5, [r4, #0]
 800589a:	1d18      	adds	r0, r3, #4
 800589c:	6961      	ldr	r1, [r4, #20]
 800589e:	6030      	str	r0, [r6, #0]
 80058a0:	062e      	lsls	r6, r5, #24
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	d501      	bpl.n	80058aa <_printf_i+0x1be>
 80058a6:	6019      	str	r1, [r3, #0]
 80058a8:	e002      	b.n	80058b0 <_printf_i+0x1c4>
 80058aa:	0668      	lsls	r0, r5, #25
 80058ac:	d5fb      	bpl.n	80058a6 <_printf_i+0x1ba>
 80058ae:	8019      	strh	r1, [r3, #0]
 80058b0:	2300      	movs	r3, #0
 80058b2:	4616      	mov	r6, r2
 80058b4:	6123      	str	r3, [r4, #16]
 80058b6:	e7bc      	b.n	8005832 <_printf_i+0x146>
 80058b8:	6833      	ldr	r3, [r6, #0]
 80058ba:	2100      	movs	r1, #0
 80058bc:	1d1a      	adds	r2, r3, #4
 80058be:	6032      	str	r2, [r6, #0]
 80058c0:	681e      	ldr	r6, [r3, #0]
 80058c2:	6862      	ldr	r2, [r4, #4]
 80058c4:	4630      	mov	r0, r6
 80058c6:	f000 fa17 	bl	8005cf8 <memchr>
 80058ca:	b108      	cbz	r0, 80058d0 <_printf_i+0x1e4>
 80058cc:	1b80      	subs	r0, r0, r6
 80058ce:	6060      	str	r0, [r4, #4]
 80058d0:	6863      	ldr	r3, [r4, #4]
 80058d2:	6123      	str	r3, [r4, #16]
 80058d4:	2300      	movs	r3, #0
 80058d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058da:	e7aa      	b.n	8005832 <_printf_i+0x146>
 80058dc:	4632      	mov	r2, r6
 80058de:	4649      	mov	r1, r9
 80058e0:	4640      	mov	r0, r8
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	47d0      	blx	sl
 80058e6:	3001      	adds	r0, #1
 80058e8:	d0ad      	beq.n	8005846 <_printf_i+0x15a>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	079b      	lsls	r3, r3, #30
 80058ee:	d413      	bmi.n	8005918 <_printf_i+0x22c>
 80058f0:	68e0      	ldr	r0, [r4, #12]
 80058f2:	9b03      	ldr	r3, [sp, #12]
 80058f4:	4298      	cmp	r0, r3
 80058f6:	bfb8      	it	lt
 80058f8:	4618      	movlt	r0, r3
 80058fa:	e7a6      	b.n	800584a <_printf_i+0x15e>
 80058fc:	2301      	movs	r3, #1
 80058fe:	4632      	mov	r2, r6
 8005900:	4649      	mov	r1, r9
 8005902:	4640      	mov	r0, r8
 8005904:	47d0      	blx	sl
 8005906:	3001      	adds	r0, #1
 8005908:	d09d      	beq.n	8005846 <_printf_i+0x15a>
 800590a:	3501      	adds	r5, #1
 800590c:	68e3      	ldr	r3, [r4, #12]
 800590e:	9903      	ldr	r1, [sp, #12]
 8005910:	1a5b      	subs	r3, r3, r1
 8005912:	42ab      	cmp	r3, r5
 8005914:	dcf2      	bgt.n	80058fc <_printf_i+0x210>
 8005916:	e7eb      	b.n	80058f0 <_printf_i+0x204>
 8005918:	2500      	movs	r5, #0
 800591a:	f104 0619 	add.w	r6, r4, #25
 800591e:	e7f5      	b.n	800590c <_printf_i+0x220>
 8005920:	080066af 	.word	0x080066af
 8005924:	080066c0 	.word	0x080066c0

08005928 <_scanf_chars>:
 8005928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800592c:	4615      	mov	r5, r2
 800592e:	688a      	ldr	r2, [r1, #8]
 8005930:	4680      	mov	r8, r0
 8005932:	460c      	mov	r4, r1
 8005934:	b932      	cbnz	r2, 8005944 <_scanf_chars+0x1c>
 8005936:	698a      	ldr	r2, [r1, #24]
 8005938:	2a00      	cmp	r2, #0
 800593a:	bf14      	ite	ne
 800593c:	f04f 32ff 	movne.w	r2, #4294967295
 8005940:	2201      	moveq	r2, #1
 8005942:	608a      	str	r2, [r1, #8]
 8005944:	2700      	movs	r7, #0
 8005946:	6822      	ldr	r2, [r4, #0]
 8005948:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80059d8 <_scanf_chars+0xb0>
 800594c:	06d1      	lsls	r1, r2, #27
 800594e:	bf5f      	itttt	pl
 8005950:	681a      	ldrpl	r2, [r3, #0]
 8005952:	1d11      	addpl	r1, r2, #4
 8005954:	6019      	strpl	r1, [r3, #0]
 8005956:	6816      	ldrpl	r6, [r2, #0]
 8005958:	69a0      	ldr	r0, [r4, #24]
 800595a:	b188      	cbz	r0, 8005980 <_scanf_chars+0x58>
 800595c:	2801      	cmp	r0, #1
 800595e:	d107      	bne.n	8005970 <_scanf_chars+0x48>
 8005960:	682b      	ldr	r3, [r5, #0]
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	6963      	ldr	r3, [r4, #20]
 8005966:	5c9b      	ldrb	r3, [r3, r2]
 8005968:	b953      	cbnz	r3, 8005980 <_scanf_chars+0x58>
 800596a:	2f00      	cmp	r7, #0
 800596c:	d031      	beq.n	80059d2 <_scanf_chars+0xaa>
 800596e:	e022      	b.n	80059b6 <_scanf_chars+0x8e>
 8005970:	2802      	cmp	r0, #2
 8005972:	d120      	bne.n	80059b6 <_scanf_chars+0x8e>
 8005974:	682b      	ldr	r3, [r5, #0]
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	f819 3003 	ldrb.w	r3, [r9, r3]
 800597c:	071b      	lsls	r3, r3, #28
 800597e:	d41a      	bmi.n	80059b6 <_scanf_chars+0x8e>
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	3701      	adds	r7, #1
 8005984:	06da      	lsls	r2, r3, #27
 8005986:	bf5e      	ittt	pl
 8005988:	682b      	ldrpl	r3, [r5, #0]
 800598a:	781b      	ldrbpl	r3, [r3, #0]
 800598c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005990:	682a      	ldr	r2, [r5, #0]
 8005992:	686b      	ldr	r3, [r5, #4]
 8005994:	3201      	adds	r2, #1
 8005996:	602a      	str	r2, [r5, #0]
 8005998:	68a2      	ldr	r2, [r4, #8]
 800599a:	3b01      	subs	r3, #1
 800599c:	3a01      	subs	r2, #1
 800599e:	606b      	str	r3, [r5, #4]
 80059a0:	60a2      	str	r2, [r4, #8]
 80059a2:	b142      	cbz	r2, 80059b6 <_scanf_chars+0x8e>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	dcd7      	bgt.n	8005958 <_scanf_chars+0x30>
 80059a8:	4629      	mov	r1, r5
 80059aa:	4640      	mov	r0, r8
 80059ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80059b0:	4798      	blx	r3
 80059b2:	2800      	cmp	r0, #0
 80059b4:	d0d0      	beq.n	8005958 <_scanf_chars+0x30>
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	f013 0310 	ands.w	r3, r3, #16
 80059bc:	d105      	bne.n	80059ca <_scanf_chars+0xa2>
 80059be:	68e2      	ldr	r2, [r4, #12]
 80059c0:	3201      	adds	r2, #1
 80059c2:	60e2      	str	r2, [r4, #12]
 80059c4:	69a2      	ldr	r2, [r4, #24]
 80059c6:	b102      	cbz	r2, 80059ca <_scanf_chars+0xa2>
 80059c8:	7033      	strb	r3, [r6, #0]
 80059ca:	2000      	movs	r0, #0
 80059cc:	6923      	ldr	r3, [r4, #16]
 80059ce:	443b      	add	r3, r7
 80059d0:	6123      	str	r3, [r4, #16]
 80059d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059d6:	bf00      	nop
 80059d8:	080066ed 	.word	0x080066ed

080059dc <_scanf_i>:
 80059dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e0:	460c      	mov	r4, r1
 80059e2:	4698      	mov	r8, r3
 80059e4:	4b72      	ldr	r3, [pc, #456]	@ (8005bb0 <_scanf_i+0x1d4>)
 80059e6:	b087      	sub	sp, #28
 80059e8:	4682      	mov	sl, r0
 80059ea:	4616      	mov	r6, r2
 80059ec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80059f0:	ab03      	add	r3, sp, #12
 80059f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80059f6:	4b6f      	ldr	r3, [pc, #444]	@ (8005bb4 <_scanf_i+0x1d8>)
 80059f8:	69a1      	ldr	r1, [r4, #24]
 80059fa:	4a6f      	ldr	r2, [pc, #444]	@ (8005bb8 <_scanf_i+0x1dc>)
 80059fc:	4627      	mov	r7, r4
 80059fe:	2903      	cmp	r1, #3
 8005a00:	bf08      	it	eq
 8005a02:	461a      	moveq	r2, r3
 8005a04:	68a3      	ldr	r3, [r4, #8]
 8005a06:	9201      	str	r2, [sp, #4]
 8005a08:	1e5a      	subs	r2, r3, #1
 8005a0a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005a0e:	bf81      	itttt	hi
 8005a10:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005a14:	eb03 0905 	addhi.w	r9, r3, r5
 8005a18:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005a1c:	60a3      	strhi	r3, [r4, #8]
 8005a1e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005a22:	bf98      	it	ls
 8005a24:	f04f 0900 	movls.w	r9, #0
 8005a28:	463d      	mov	r5, r7
 8005a2a:	f04f 0b00 	mov.w	fp, #0
 8005a2e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8005a32:	6023      	str	r3, [r4, #0]
 8005a34:	6831      	ldr	r1, [r6, #0]
 8005a36:	ab03      	add	r3, sp, #12
 8005a38:	2202      	movs	r2, #2
 8005a3a:	7809      	ldrb	r1, [r1, #0]
 8005a3c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005a40:	f000 f95a 	bl	8005cf8 <memchr>
 8005a44:	b328      	cbz	r0, 8005a92 <_scanf_i+0xb6>
 8005a46:	f1bb 0f01 	cmp.w	fp, #1
 8005a4a:	d159      	bne.n	8005b00 <_scanf_i+0x124>
 8005a4c:	6862      	ldr	r2, [r4, #4]
 8005a4e:	b92a      	cbnz	r2, 8005a5c <_scanf_i+0x80>
 8005a50:	2108      	movs	r1, #8
 8005a52:	6822      	ldr	r2, [r4, #0]
 8005a54:	6061      	str	r1, [r4, #4]
 8005a56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a5a:	6022      	str	r2, [r4, #0]
 8005a5c:	6822      	ldr	r2, [r4, #0]
 8005a5e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8005a62:	6022      	str	r2, [r4, #0]
 8005a64:	68a2      	ldr	r2, [r4, #8]
 8005a66:	1e51      	subs	r1, r2, #1
 8005a68:	60a1      	str	r1, [r4, #8]
 8005a6a:	b192      	cbz	r2, 8005a92 <_scanf_i+0xb6>
 8005a6c:	6832      	ldr	r2, [r6, #0]
 8005a6e:	1c51      	adds	r1, r2, #1
 8005a70:	6031      	str	r1, [r6, #0]
 8005a72:	7812      	ldrb	r2, [r2, #0]
 8005a74:	f805 2b01 	strb.w	r2, [r5], #1
 8005a78:	6872      	ldr	r2, [r6, #4]
 8005a7a:	3a01      	subs	r2, #1
 8005a7c:	2a00      	cmp	r2, #0
 8005a7e:	6072      	str	r2, [r6, #4]
 8005a80:	dc07      	bgt.n	8005a92 <_scanf_i+0xb6>
 8005a82:	4631      	mov	r1, r6
 8005a84:	4650      	mov	r0, sl
 8005a86:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8005a8a:	4790      	blx	r2
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	f040 8085 	bne.w	8005b9c <_scanf_i+0x1c0>
 8005a92:	f10b 0b01 	add.w	fp, fp, #1
 8005a96:	f1bb 0f03 	cmp.w	fp, #3
 8005a9a:	d1cb      	bne.n	8005a34 <_scanf_i+0x58>
 8005a9c:	6863      	ldr	r3, [r4, #4]
 8005a9e:	b90b      	cbnz	r3, 8005aa4 <_scanf_i+0xc8>
 8005aa0:	230a      	movs	r3, #10
 8005aa2:	6063      	str	r3, [r4, #4]
 8005aa4:	6863      	ldr	r3, [r4, #4]
 8005aa6:	4945      	ldr	r1, [pc, #276]	@ (8005bbc <_scanf_i+0x1e0>)
 8005aa8:	6960      	ldr	r0, [r4, #20]
 8005aaa:	1ac9      	subs	r1, r1, r3
 8005aac:	f000 f888 	bl	8005bc0 <__sccl>
 8005ab0:	f04f 0b00 	mov.w	fp, #0
 8005ab4:	68a3      	ldr	r3, [r4, #8]
 8005ab6:	6822      	ldr	r2, [r4, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d03d      	beq.n	8005b38 <_scanf_i+0x15c>
 8005abc:	6831      	ldr	r1, [r6, #0]
 8005abe:	6960      	ldr	r0, [r4, #20]
 8005ac0:	f891 c000 	ldrb.w	ip, [r1]
 8005ac4:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	d035      	beq.n	8005b38 <_scanf_i+0x15c>
 8005acc:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8005ad0:	d124      	bne.n	8005b1c <_scanf_i+0x140>
 8005ad2:	0510      	lsls	r0, r2, #20
 8005ad4:	d522      	bpl.n	8005b1c <_scanf_i+0x140>
 8005ad6:	f10b 0b01 	add.w	fp, fp, #1
 8005ada:	f1b9 0f00 	cmp.w	r9, #0
 8005ade:	d003      	beq.n	8005ae8 <_scanf_i+0x10c>
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	f109 39ff 	add.w	r9, r9, #4294967295
 8005ae6:	60a3      	str	r3, [r4, #8]
 8005ae8:	6873      	ldr	r3, [r6, #4]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	6073      	str	r3, [r6, #4]
 8005af0:	dd1b      	ble.n	8005b2a <_scanf_i+0x14e>
 8005af2:	6833      	ldr	r3, [r6, #0]
 8005af4:	3301      	adds	r3, #1
 8005af6:	6033      	str	r3, [r6, #0]
 8005af8:	68a3      	ldr	r3, [r4, #8]
 8005afa:	3b01      	subs	r3, #1
 8005afc:	60a3      	str	r3, [r4, #8]
 8005afe:	e7d9      	b.n	8005ab4 <_scanf_i+0xd8>
 8005b00:	f1bb 0f02 	cmp.w	fp, #2
 8005b04:	d1ae      	bne.n	8005a64 <_scanf_i+0x88>
 8005b06:	6822      	ldr	r2, [r4, #0]
 8005b08:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8005b0c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005b10:	d1c4      	bne.n	8005a9c <_scanf_i+0xc0>
 8005b12:	2110      	movs	r1, #16
 8005b14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b18:	6061      	str	r1, [r4, #4]
 8005b1a:	e7a2      	b.n	8005a62 <_scanf_i+0x86>
 8005b1c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8005b20:	6022      	str	r2, [r4, #0]
 8005b22:	780b      	ldrb	r3, [r1, #0]
 8005b24:	f805 3b01 	strb.w	r3, [r5], #1
 8005b28:	e7de      	b.n	8005ae8 <_scanf_i+0x10c>
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	4650      	mov	r0, sl
 8005b2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005b32:	4798      	blx	r3
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d0df      	beq.n	8005af8 <_scanf_i+0x11c>
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	05d9      	lsls	r1, r3, #23
 8005b3c:	d50d      	bpl.n	8005b5a <_scanf_i+0x17e>
 8005b3e:	42bd      	cmp	r5, r7
 8005b40:	d909      	bls.n	8005b56 <_scanf_i+0x17a>
 8005b42:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005b46:	4632      	mov	r2, r6
 8005b48:	4650      	mov	r0, sl
 8005b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b4e:	f105 39ff 	add.w	r9, r5, #4294967295
 8005b52:	4798      	blx	r3
 8005b54:	464d      	mov	r5, r9
 8005b56:	42bd      	cmp	r5, r7
 8005b58:	d028      	beq.n	8005bac <_scanf_i+0x1d0>
 8005b5a:	6822      	ldr	r2, [r4, #0]
 8005b5c:	f012 0210 	ands.w	r2, r2, #16
 8005b60:	d113      	bne.n	8005b8a <_scanf_i+0x1ae>
 8005b62:	702a      	strb	r2, [r5, #0]
 8005b64:	4639      	mov	r1, r7
 8005b66:	6863      	ldr	r3, [r4, #4]
 8005b68:	4650      	mov	r0, sl
 8005b6a:	9e01      	ldr	r6, [sp, #4]
 8005b6c:	47b0      	blx	r6
 8005b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b72:	6821      	ldr	r1, [r4, #0]
 8005b74:	1d1a      	adds	r2, r3, #4
 8005b76:	f8c8 2000 	str.w	r2, [r8]
 8005b7a:	f011 0f20 	tst.w	r1, #32
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	d00f      	beq.n	8005ba2 <_scanf_i+0x1c6>
 8005b82:	6018      	str	r0, [r3, #0]
 8005b84:	68e3      	ldr	r3, [r4, #12]
 8005b86:	3301      	adds	r3, #1
 8005b88:	60e3      	str	r3, [r4, #12]
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	6923      	ldr	r3, [r4, #16]
 8005b8e:	1bed      	subs	r5, r5, r7
 8005b90:	445d      	add	r5, fp
 8005b92:	442b      	add	r3, r5
 8005b94:	6123      	str	r3, [r4, #16]
 8005b96:	b007      	add	sp, #28
 8005b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9c:	f04f 0b00 	mov.w	fp, #0
 8005ba0:	e7ca      	b.n	8005b38 <_scanf_i+0x15c>
 8005ba2:	07ca      	lsls	r2, r1, #31
 8005ba4:	bf4c      	ite	mi
 8005ba6:	8018      	strhmi	r0, [r3, #0]
 8005ba8:	6018      	strpl	r0, [r3, #0]
 8005baa:	e7eb      	b.n	8005b84 <_scanf_i+0x1a8>
 8005bac:	2001      	movs	r0, #1
 8005bae:	e7f2      	b.n	8005b96 <_scanf_i+0x1ba>
 8005bb0:	08006668 	.word	0x08006668
 8005bb4:	08005e65 	.word	0x08005e65
 8005bb8:	08005f45 	.word	0x08005f45
 8005bbc:	080066e1 	.word	0x080066e1

08005bc0 <__sccl>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	780b      	ldrb	r3, [r1, #0]
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	2b5e      	cmp	r3, #94	@ 0x5e
 8005bc8:	bf0b      	itete	eq
 8005bca:	784b      	ldrbeq	r3, [r1, #1]
 8005bcc:	1c4a      	addne	r2, r1, #1
 8005bce:	1c8a      	addeq	r2, r1, #2
 8005bd0:	2100      	movne	r1, #0
 8005bd2:	bf08      	it	eq
 8005bd4:	2101      	moveq	r1, #1
 8005bd6:	3801      	subs	r0, #1
 8005bd8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8005bdc:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005be0:	42a8      	cmp	r0, r5
 8005be2:	d1fb      	bne.n	8005bdc <__sccl+0x1c>
 8005be4:	b90b      	cbnz	r3, 8005bea <__sccl+0x2a>
 8005be6:	1e50      	subs	r0, r2, #1
 8005be8:	bd70      	pop	{r4, r5, r6, pc}
 8005bea:	f081 0101 	eor.w	r1, r1, #1
 8005bee:	4610      	mov	r0, r2
 8005bf0:	54e1      	strb	r1, [r4, r3]
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005bf8:	2d2d      	cmp	r5, #45	@ 0x2d
 8005bfa:	d005      	beq.n	8005c08 <__sccl+0x48>
 8005bfc:	2d5d      	cmp	r5, #93	@ 0x5d
 8005bfe:	d016      	beq.n	8005c2e <__sccl+0x6e>
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	d0f1      	beq.n	8005be8 <__sccl+0x28>
 8005c04:	462b      	mov	r3, r5
 8005c06:	e7f2      	b.n	8005bee <__sccl+0x2e>
 8005c08:	7846      	ldrb	r6, [r0, #1]
 8005c0a:	2e5d      	cmp	r6, #93	@ 0x5d
 8005c0c:	d0fa      	beq.n	8005c04 <__sccl+0x44>
 8005c0e:	42b3      	cmp	r3, r6
 8005c10:	dcf8      	bgt.n	8005c04 <__sccl+0x44>
 8005c12:	461a      	mov	r2, r3
 8005c14:	3002      	adds	r0, #2
 8005c16:	3201      	adds	r2, #1
 8005c18:	4296      	cmp	r6, r2
 8005c1a:	54a1      	strb	r1, [r4, r2]
 8005c1c:	dcfb      	bgt.n	8005c16 <__sccl+0x56>
 8005c1e:	1af2      	subs	r2, r6, r3
 8005c20:	3a01      	subs	r2, #1
 8005c22:	42b3      	cmp	r3, r6
 8005c24:	bfa8      	it	ge
 8005c26:	2200      	movge	r2, #0
 8005c28:	1c5d      	adds	r5, r3, #1
 8005c2a:	18ab      	adds	r3, r5, r2
 8005c2c:	e7e1      	b.n	8005bf2 <__sccl+0x32>
 8005c2e:	4610      	mov	r0, r2
 8005c30:	e7da      	b.n	8005be8 <__sccl+0x28>

08005c32 <__submore>:
 8005c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c36:	460c      	mov	r4, r1
 8005c38:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005c3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c3e:	4299      	cmp	r1, r3
 8005c40:	d11b      	bne.n	8005c7a <__submore+0x48>
 8005c42:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005c46:	f7ff f92d 	bl	8004ea4 <_malloc_r>
 8005c4a:	b918      	cbnz	r0, 8005c54 <__submore+0x22>
 8005c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c58:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005c5a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8005c5e:	6360      	str	r0, [r4, #52]	@ 0x34
 8005c60:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8005c64:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005c68:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8005c6c:	7043      	strb	r3, [r0, #1]
 8005c6e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005c72:	7003      	strb	r3, [r0, #0]
 8005c74:	6020      	str	r0, [r4, #0]
 8005c76:	2000      	movs	r0, #0
 8005c78:	e7ea      	b.n	8005c50 <__submore+0x1e>
 8005c7a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8005c7c:	0077      	lsls	r7, r6, #1
 8005c7e:	463a      	mov	r2, r7
 8005c80:	f000 f848 	bl	8005d14 <_realloc_r>
 8005c84:	4605      	mov	r5, r0
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d0e0      	beq.n	8005c4c <__submore+0x1a>
 8005c8a:	eb00 0806 	add.w	r8, r0, r6
 8005c8e:	4601      	mov	r1, r0
 8005c90:	4632      	mov	r2, r6
 8005c92:	4640      	mov	r0, r8
 8005c94:	f7ff f88e 	bl	8004db4 <memcpy>
 8005c98:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8005c9c:	f8c4 8000 	str.w	r8, [r4]
 8005ca0:	e7e9      	b.n	8005c76 <__submore+0x44>

08005ca2 <memmove>:
 8005ca2:	4288      	cmp	r0, r1
 8005ca4:	b510      	push	{r4, lr}
 8005ca6:	eb01 0402 	add.w	r4, r1, r2
 8005caa:	d902      	bls.n	8005cb2 <memmove+0x10>
 8005cac:	4284      	cmp	r4, r0
 8005cae:	4623      	mov	r3, r4
 8005cb0:	d807      	bhi.n	8005cc2 <memmove+0x20>
 8005cb2:	1e43      	subs	r3, r0, #1
 8005cb4:	42a1      	cmp	r1, r4
 8005cb6:	d008      	beq.n	8005cca <memmove+0x28>
 8005cb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cbc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cc0:	e7f8      	b.n	8005cb4 <memmove+0x12>
 8005cc2:	4601      	mov	r1, r0
 8005cc4:	4402      	add	r2, r0
 8005cc6:	428a      	cmp	r2, r1
 8005cc8:	d100      	bne.n	8005ccc <memmove+0x2a>
 8005cca:	bd10      	pop	{r4, pc}
 8005ccc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cd0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005cd4:	e7f7      	b.n	8005cc6 <memmove+0x24>
	...

08005cd8 <_sbrk_r>:
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	2300      	movs	r3, #0
 8005cdc:	4d05      	ldr	r5, [pc, #20]	@ (8005cf4 <_sbrk_r+0x1c>)
 8005cde:	4604      	mov	r4, r0
 8005ce0:	4608      	mov	r0, r1
 8005ce2:	602b      	str	r3, [r5, #0]
 8005ce4:	f7fc ff8a 	bl	8002bfc <_sbrk>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_sbrk_r+0x1a>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_sbrk_r+0x1a>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	2000061c 	.word	0x2000061c

08005cf8 <memchr>:
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	b510      	push	{r4, lr}
 8005cfc:	b2c9      	uxtb	r1, r1
 8005cfe:	4402      	add	r2, r0
 8005d00:	4293      	cmp	r3, r2
 8005d02:	4618      	mov	r0, r3
 8005d04:	d101      	bne.n	8005d0a <memchr+0x12>
 8005d06:	2000      	movs	r0, #0
 8005d08:	e003      	b.n	8005d12 <memchr+0x1a>
 8005d0a:	7804      	ldrb	r4, [r0, #0]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	428c      	cmp	r4, r1
 8005d10:	d1f6      	bne.n	8005d00 <memchr+0x8>
 8005d12:	bd10      	pop	{r4, pc}

08005d14 <_realloc_r>:
 8005d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d18:	4607      	mov	r7, r0
 8005d1a:	4614      	mov	r4, r2
 8005d1c:	460d      	mov	r5, r1
 8005d1e:	b921      	cbnz	r1, 8005d2a <_realloc_r+0x16>
 8005d20:	4611      	mov	r1, r2
 8005d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d26:	f7ff b8bd 	b.w	8004ea4 <_malloc_r>
 8005d2a:	b92a      	cbnz	r2, 8005d38 <_realloc_r+0x24>
 8005d2c:	f7ff f850 	bl	8004dd0 <_free_r>
 8005d30:	4625      	mov	r5, r4
 8005d32:	4628      	mov	r0, r5
 8005d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d38:	f000 f906 	bl	8005f48 <_malloc_usable_size_r>
 8005d3c:	4284      	cmp	r4, r0
 8005d3e:	4606      	mov	r6, r0
 8005d40:	d802      	bhi.n	8005d48 <_realloc_r+0x34>
 8005d42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005d46:	d8f4      	bhi.n	8005d32 <_realloc_r+0x1e>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f7ff f8aa 	bl	8004ea4 <_malloc_r>
 8005d50:	4680      	mov	r8, r0
 8005d52:	b908      	cbnz	r0, 8005d58 <_realloc_r+0x44>
 8005d54:	4645      	mov	r5, r8
 8005d56:	e7ec      	b.n	8005d32 <_realloc_r+0x1e>
 8005d58:	42b4      	cmp	r4, r6
 8005d5a:	4622      	mov	r2, r4
 8005d5c:	4629      	mov	r1, r5
 8005d5e:	bf28      	it	cs
 8005d60:	4632      	movcs	r2, r6
 8005d62:	f7ff f827 	bl	8004db4 <memcpy>
 8005d66:	4629      	mov	r1, r5
 8005d68:	4638      	mov	r0, r7
 8005d6a:	f7ff f831 	bl	8004dd0 <_free_r>
 8005d6e:	e7f1      	b.n	8005d54 <_realloc_r+0x40>

08005d70 <_strtol_l.isra.0>:
 8005d70:	2b24      	cmp	r3, #36	@ 0x24
 8005d72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d76:	4686      	mov	lr, r0
 8005d78:	4690      	mov	r8, r2
 8005d7a:	d801      	bhi.n	8005d80 <_strtol_l.isra.0+0x10>
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d106      	bne.n	8005d8e <_strtol_l.isra.0+0x1e>
 8005d80:	f7fe ffec 	bl	8004d5c <__errno>
 8005d84:	2316      	movs	r3, #22
 8005d86:	6003      	str	r3, [r0, #0]
 8005d88:	2000      	movs	r0, #0
 8005d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d8e:	460d      	mov	r5, r1
 8005d90:	4833      	ldr	r0, [pc, #204]	@ (8005e60 <_strtol_l.isra.0+0xf0>)
 8005d92:	462a      	mov	r2, r5
 8005d94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d98:	5d06      	ldrb	r6, [r0, r4]
 8005d9a:	f016 0608 	ands.w	r6, r6, #8
 8005d9e:	d1f8      	bne.n	8005d92 <_strtol_l.isra.0+0x22>
 8005da0:	2c2d      	cmp	r4, #45	@ 0x2d
 8005da2:	d110      	bne.n	8005dc6 <_strtol_l.isra.0+0x56>
 8005da4:	2601      	movs	r6, #1
 8005da6:	782c      	ldrb	r4, [r5, #0]
 8005da8:	1c95      	adds	r5, r2, #2
 8005daa:	f033 0210 	bics.w	r2, r3, #16
 8005dae:	d115      	bne.n	8005ddc <_strtol_l.isra.0+0x6c>
 8005db0:	2c30      	cmp	r4, #48	@ 0x30
 8005db2:	d10d      	bne.n	8005dd0 <_strtol_l.isra.0+0x60>
 8005db4:	782a      	ldrb	r2, [r5, #0]
 8005db6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005dba:	2a58      	cmp	r2, #88	@ 0x58
 8005dbc:	d108      	bne.n	8005dd0 <_strtol_l.isra.0+0x60>
 8005dbe:	786c      	ldrb	r4, [r5, #1]
 8005dc0:	3502      	adds	r5, #2
 8005dc2:	2310      	movs	r3, #16
 8005dc4:	e00a      	b.n	8005ddc <_strtol_l.isra.0+0x6c>
 8005dc6:	2c2b      	cmp	r4, #43	@ 0x2b
 8005dc8:	bf04      	itt	eq
 8005dca:	782c      	ldrbeq	r4, [r5, #0]
 8005dcc:	1c95      	addeq	r5, r2, #2
 8005dce:	e7ec      	b.n	8005daa <_strtol_l.isra.0+0x3a>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1f6      	bne.n	8005dc2 <_strtol_l.isra.0+0x52>
 8005dd4:	2c30      	cmp	r4, #48	@ 0x30
 8005dd6:	bf14      	ite	ne
 8005dd8:	230a      	movne	r3, #10
 8005dda:	2308      	moveq	r3, #8
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005de2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005de6:	fbbc f9f3 	udiv	r9, ip, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	fb03 ca19 	mls	sl, r3, r9, ip
 8005df0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005df4:	2f09      	cmp	r7, #9
 8005df6:	d80f      	bhi.n	8005e18 <_strtol_l.isra.0+0xa8>
 8005df8:	463c      	mov	r4, r7
 8005dfa:	42a3      	cmp	r3, r4
 8005dfc:	dd1b      	ble.n	8005e36 <_strtol_l.isra.0+0xc6>
 8005dfe:	1c57      	adds	r7, r2, #1
 8005e00:	d007      	beq.n	8005e12 <_strtol_l.isra.0+0xa2>
 8005e02:	4581      	cmp	r9, r0
 8005e04:	d314      	bcc.n	8005e30 <_strtol_l.isra.0+0xc0>
 8005e06:	d101      	bne.n	8005e0c <_strtol_l.isra.0+0x9c>
 8005e08:	45a2      	cmp	sl, r4
 8005e0a:	db11      	blt.n	8005e30 <_strtol_l.isra.0+0xc0>
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	fb00 4003 	mla	r0, r0, r3, r4
 8005e12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e16:	e7eb      	b.n	8005df0 <_strtol_l.isra.0+0x80>
 8005e18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005e1c:	2f19      	cmp	r7, #25
 8005e1e:	d801      	bhi.n	8005e24 <_strtol_l.isra.0+0xb4>
 8005e20:	3c37      	subs	r4, #55	@ 0x37
 8005e22:	e7ea      	b.n	8005dfa <_strtol_l.isra.0+0x8a>
 8005e24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005e28:	2f19      	cmp	r7, #25
 8005e2a:	d804      	bhi.n	8005e36 <_strtol_l.isra.0+0xc6>
 8005e2c:	3c57      	subs	r4, #87	@ 0x57
 8005e2e:	e7e4      	b.n	8005dfa <_strtol_l.isra.0+0x8a>
 8005e30:	f04f 32ff 	mov.w	r2, #4294967295
 8005e34:	e7ed      	b.n	8005e12 <_strtol_l.isra.0+0xa2>
 8005e36:	1c53      	adds	r3, r2, #1
 8005e38:	d108      	bne.n	8005e4c <_strtol_l.isra.0+0xdc>
 8005e3a:	2322      	movs	r3, #34	@ 0x22
 8005e3c:	4660      	mov	r0, ip
 8005e3e:	f8ce 3000 	str.w	r3, [lr]
 8005e42:	f1b8 0f00 	cmp.w	r8, #0
 8005e46:	d0a0      	beq.n	8005d8a <_strtol_l.isra.0+0x1a>
 8005e48:	1e69      	subs	r1, r5, #1
 8005e4a:	e006      	b.n	8005e5a <_strtol_l.isra.0+0xea>
 8005e4c:	b106      	cbz	r6, 8005e50 <_strtol_l.isra.0+0xe0>
 8005e4e:	4240      	negs	r0, r0
 8005e50:	f1b8 0f00 	cmp.w	r8, #0
 8005e54:	d099      	beq.n	8005d8a <_strtol_l.isra.0+0x1a>
 8005e56:	2a00      	cmp	r2, #0
 8005e58:	d1f6      	bne.n	8005e48 <_strtol_l.isra.0+0xd8>
 8005e5a:	f8c8 1000 	str.w	r1, [r8]
 8005e5e:	e794      	b.n	8005d8a <_strtol_l.isra.0+0x1a>
 8005e60:	080066ed 	.word	0x080066ed

08005e64 <_strtol_r>:
 8005e64:	f7ff bf84 	b.w	8005d70 <_strtol_l.isra.0>

08005e68 <_strtoul_l.isra.0>:
 8005e68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e6c:	4686      	mov	lr, r0
 8005e6e:	460d      	mov	r5, r1
 8005e70:	4e33      	ldr	r6, [pc, #204]	@ (8005f40 <_strtoul_l.isra.0+0xd8>)
 8005e72:	4628      	mov	r0, r5
 8005e74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e78:	5d37      	ldrb	r7, [r6, r4]
 8005e7a:	f017 0708 	ands.w	r7, r7, #8
 8005e7e:	d1f8      	bne.n	8005e72 <_strtoul_l.isra.0+0xa>
 8005e80:	2c2d      	cmp	r4, #45	@ 0x2d
 8005e82:	d110      	bne.n	8005ea6 <_strtoul_l.isra.0+0x3e>
 8005e84:	2701      	movs	r7, #1
 8005e86:	782c      	ldrb	r4, [r5, #0]
 8005e88:	1c85      	adds	r5, r0, #2
 8005e8a:	f033 0010 	bics.w	r0, r3, #16
 8005e8e:	d115      	bne.n	8005ebc <_strtoul_l.isra.0+0x54>
 8005e90:	2c30      	cmp	r4, #48	@ 0x30
 8005e92:	d10d      	bne.n	8005eb0 <_strtoul_l.isra.0+0x48>
 8005e94:	7828      	ldrb	r0, [r5, #0]
 8005e96:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8005e9a:	2858      	cmp	r0, #88	@ 0x58
 8005e9c:	d108      	bne.n	8005eb0 <_strtoul_l.isra.0+0x48>
 8005e9e:	786c      	ldrb	r4, [r5, #1]
 8005ea0:	3502      	adds	r5, #2
 8005ea2:	2310      	movs	r3, #16
 8005ea4:	e00a      	b.n	8005ebc <_strtoul_l.isra.0+0x54>
 8005ea6:	2c2b      	cmp	r4, #43	@ 0x2b
 8005ea8:	bf04      	itt	eq
 8005eaa:	782c      	ldrbeq	r4, [r5, #0]
 8005eac:	1c85      	addeq	r5, r0, #2
 8005eae:	e7ec      	b.n	8005e8a <_strtoul_l.isra.0+0x22>
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1f6      	bne.n	8005ea2 <_strtoul_l.isra.0+0x3a>
 8005eb4:	2c30      	cmp	r4, #48	@ 0x30
 8005eb6:	bf14      	ite	ne
 8005eb8:	230a      	movne	r3, #10
 8005eba:	2308      	moveq	r3, #8
 8005ebc:	f04f 38ff 	mov.w	r8, #4294967295
 8005ec0:	fbb8 f8f3 	udiv	r8, r8, r3
 8005ec4:	2600      	movs	r6, #0
 8005ec6:	fb03 f908 	mul.w	r9, r3, r8
 8005eca:	4630      	mov	r0, r6
 8005ecc:	ea6f 0909 	mvn.w	r9, r9
 8005ed0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005ed4:	f1bc 0f09 	cmp.w	ip, #9
 8005ed8:	d810      	bhi.n	8005efc <_strtoul_l.isra.0+0x94>
 8005eda:	4664      	mov	r4, ip
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	dd1e      	ble.n	8005f1e <_strtoul_l.isra.0+0xb6>
 8005ee0:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005ee4:	d007      	beq.n	8005ef6 <_strtoul_l.isra.0+0x8e>
 8005ee6:	4580      	cmp	r8, r0
 8005ee8:	d316      	bcc.n	8005f18 <_strtoul_l.isra.0+0xb0>
 8005eea:	d101      	bne.n	8005ef0 <_strtoul_l.isra.0+0x88>
 8005eec:	45a1      	cmp	r9, r4
 8005eee:	db13      	blt.n	8005f18 <_strtoul_l.isra.0+0xb0>
 8005ef0:	2601      	movs	r6, #1
 8005ef2:	fb00 4003 	mla	r0, r0, r3, r4
 8005ef6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005efa:	e7e9      	b.n	8005ed0 <_strtoul_l.isra.0+0x68>
 8005efc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005f00:	f1bc 0f19 	cmp.w	ip, #25
 8005f04:	d801      	bhi.n	8005f0a <_strtoul_l.isra.0+0xa2>
 8005f06:	3c37      	subs	r4, #55	@ 0x37
 8005f08:	e7e8      	b.n	8005edc <_strtoul_l.isra.0+0x74>
 8005f0a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005f0e:	f1bc 0f19 	cmp.w	ip, #25
 8005f12:	d804      	bhi.n	8005f1e <_strtoul_l.isra.0+0xb6>
 8005f14:	3c57      	subs	r4, #87	@ 0x57
 8005f16:	e7e1      	b.n	8005edc <_strtoul_l.isra.0+0x74>
 8005f18:	f04f 36ff 	mov.w	r6, #4294967295
 8005f1c:	e7eb      	b.n	8005ef6 <_strtoul_l.isra.0+0x8e>
 8005f1e:	1c73      	adds	r3, r6, #1
 8005f20:	d106      	bne.n	8005f30 <_strtoul_l.isra.0+0xc8>
 8005f22:	2322      	movs	r3, #34	@ 0x22
 8005f24:	4630      	mov	r0, r6
 8005f26:	f8ce 3000 	str.w	r3, [lr]
 8005f2a:	b932      	cbnz	r2, 8005f3a <_strtoul_l.isra.0+0xd2>
 8005f2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f30:	b107      	cbz	r7, 8005f34 <_strtoul_l.isra.0+0xcc>
 8005f32:	4240      	negs	r0, r0
 8005f34:	2a00      	cmp	r2, #0
 8005f36:	d0f9      	beq.n	8005f2c <_strtoul_l.isra.0+0xc4>
 8005f38:	b106      	cbz	r6, 8005f3c <_strtoul_l.isra.0+0xd4>
 8005f3a:	1e69      	subs	r1, r5, #1
 8005f3c:	6011      	str	r1, [r2, #0]
 8005f3e:	e7f5      	b.n	8005f2c <_strtoul_l.isra.0+0xc4>
 8005f40:	080066ed 	.word	0x080066ed

08005f44 <_strtoul_r>:
 8005f44:	f7ff bf90 	b.w	8005e68 <_strtoul_l.isra.0>

08005f48 <_malloc_usable_size_r>:
 8005f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f4c:	1f18      	subs	r0, r3, #4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	bfbc      	itt	lt
 8005f52:	580b      	ldrlt	r3, [r1, r0]
 8005f54:	18c0      	addlt	r0, r0, r3
 8005f56:	4770      	bx	lr

08005f58 <_init>:
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	bf00      	nop
 8005f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5e:	bc08      	pop	{r3}
 8005f60:	469e      	mov	lr, r3
 8005f62:	4770      	bx	lr

08005f64 <_fini>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr
