--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sch.twx sch.ncd -o sch.twr sch.pcf -ucf GenIO.ucf

Design file:              sch.ncd
Physical constraint file: sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 519 paths analyzed, 138 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.075ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/cntMod11_0 (SLICE_X47Y83.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_6 (FF)
  Destination:          XLXI_1/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_6 to XLXI_1/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y83.XQ      Tcko                  0.591   XLXI_1/cnt8b<6>
                                                       XLXI_1/cnt8b_6
    SLICE_X32Y82.F1      net (fanout=2)        0.874   XLXI_1/cnt8b<6>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (3.723ns logic, 3.325ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_7 (FF)
  Destination:          XLXI_1/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_7 to XLXI_1/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y83.YQ      Tcko                  0.587   XLXI_1/cnt8b<6>
                                                       XLXI_1/cnt8b_7
    SLICE_X32Y82.F3      net (fanout=2)        0.714   XLXI_1/cnt8b<7>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (3.719ns logic, 3.165ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_4 (FF)
  Destination:          XLXI_1/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_4 to XLXI_1/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.XQ      Tcko                  0.591   XLXI_1/cnt8b<4>
                                                       XLXI_1/cnt8b_4
    SLICE_X32Y82.F2      net (fanout=2)        0.498   XLXI_1/cnt8b<4>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (3.723ns logic, 2.949ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/cntMod11_1 (SLICE_X47Y83.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_6 (FF)
  Destination:          XLXI_1/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_6 to XLXI_1/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y83.XQ      Tcko                  0.591   XLXI_1/cnt8b<6>
                                                       XLXI_1/cnt8b_6
    SLICE_X32Y82.F1      net (fanout=2)        0.874   XLXI_1/cnt8b<6>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (3.723ns logic, 3.325ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_7 (FF)
  Destination:          XLXI_1/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_7 to XLXI_1/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y83.YQ      Tcko                  0.587   XLXI_1/cnt8b<6>
                                                       XLXI_1/cnt8b_7
    SLICE_X32Y82.F3      net (fanout=2)        0.714   XLXI_1/cnt8b<7>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (3.719ns logic, 3.165ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cnt8b_4 (FF)
  Destination:          XLXI_1/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.106 - 0.133)
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cnt8b_4 to XLXI_1/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.XQ      Tcko                  0.591   XLXI_1/cnt8b<4>
                                                       XLXI_1/cnt8b_4
    SLICE_X32Y82.F2      net (fanout=2)        0.498   XLXI_1/cnt8b<4>
    SLICE_X32Y82.X       Tilo                  0.759   XLXI_1/PS_Samp_cmp_eq00009
                                                       XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.F2      net (fanout=1)        0.361   XLXI_1/PS_Samp_cmp_eq00009
    SLICE_X32Y80.X       Tilo                  0.759   XLXI_1/PS_Samp
                                                       XLXI_1/PS_Samp_cmp_eq000010
    SLICE_X43Y82.F4      net (fanout=5)        0.966   XLXI_1/PS_Samp
    SLICE_X43Y82.X       Tilo                  0.704   XLXI_1/cntMod11_or0000
                                                       XLXI_1/cntMod11_or000016
    SLICE_X47Y83.SR      net (fanout=2)        1.124   XLXI_1/cntMod11_or0000
    SLICE_X47Y83.CLK     Tsrck                 0.910   XLXI_1/cntMod11<0>
                                                       XLXI_1/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (3.723ns logic, 2.949ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/state_FSM_FFd13 (SLICE_X44Y84.F2), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/reg10b_1 (FF)
  Destination:          XLXI_2/state_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/reg10b_1 to XLXI_2/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.XQ      Tcko                  0.592   XLXN_7<1>
                                                       XLXI_1/reg10b_1
    SLICE_X48Y84.G1      net (fanout=9)        1.613   XLXN_7<1>
    SLICE_X48Y84.Y       Tilo                  0.759   XLXI_2/state_FSM_FFd12-In138
                                                       XLXI_2/state_cmp_eq0000_SW0
    SLICE_X49Y85.F1      net (fanout=1)        0.156   N02
    SLICE_X49Y85.X       Tilo                  0.704   XLXI_2/state_cmp_eq0000
                                                       XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.F1      net (fanout=5)        0.777   XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.X       Tilo                  0.759   N11
                                                       XLXI_2/state_FSM_FFd13-In59_SW2
    SLICE_X44Y84.F2      net (fanout=1)        0.399   N11
    SLICE_X44Y84.CLK     Tfck                  0.892   XLXI_2/state_FSM_FFd13
                                                       XLXI_2/state_FSM_FFd13-In78
                                                       XLXI_2/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (3.706ns logic, 2.945ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/reg10b_2 (FF)
  Destination:          XLXI_2/state_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/reg10b_2 to XLXI_2/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y86.YQ      Tcko                  0.587   XLXN_7<3>
                                                       XLXI_1/reg10b_2
    SLICE_X48Y84.G3      net (fanout=5)        1.306   XLXN_7<2>
    SLICE_X48Y84.Y       Tilo                  0.759   XLXI_2/state_FSM_FFd12-In138
                                                       XLXI_2/state_cmp_eq0000_SW0
    SLICE_X49Y85.F1      net (fanout=1)        0.156   N02
    SLICE_X49Y85.X       Tilo                  0.704   XLXI_2/state_cmp_eq0000
                                                       XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.F1      net (fanout=5)        0.777   XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.X       Tilo                  0.759   N11
                                                       XLXI_2/state_FSM_FFd13-In59_SW2
    SLICE_X44Y84.F2      net (fanout=1)        0.399   N11
    SLICE_X44Y84.CLK     Tfck                  0.892   XLXI_2/state_FSM_FFd13
                                                       XLXI_2/state_FSM_FFd13-In78
                                                       XLXI_2/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (3.701ns logic, 2.638ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/reg10b_0 (FF)
  Destination:          XLXI_2/state_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 0.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/reg10b_0 to XLXI_2/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.YQ      Tcko                  0.652   XLXN_7<1>
                                                       XLXI_1/reg10b_0
    SLICE_X48Y84.G2      net (fanout=4)        1.040   XLXN_7<0>
    SLICE_X48Y84.Y       Tilo                  0.759   XLXI_2/state_FSM_FFd12-In138
                                                       XLXI_2/state_cmp_eq0000_SW0
    SLICE_X49Y85.F1      net (fanout=1)        0.156   N02
    SLICE_X49Y85.X       Tilo                  0.704   XLXI_2/state_cmp_eq0000
                                                       XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.F1      net (fanout=5)        0.777   XLXI_2/state_cmp_eq0000
    SLICE_X46Y84.X       Tilo                  0.759   N11
                                                       XLXI_2/state_FSM_FFd13-In59_SW2
    SLICE_X44Y84.F2      net (fanout=1)        0.399   N11
    SLICE_X44Y84.CLK     Tfck                  0.892   XLXI_2/state_FSM_FFd13
                                                       XLXI_2/state_FSM_FFd13-In78
                                                       XLXI_2/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (3.766ns logic, 2.372ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/reg10b_1 (SLICE_X48Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/reg10b_2 (FF)
  Destination:          XLXI_1/reg10b_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/reg10b_2 to XLXI_1/reg10b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y86.YQ      Tcko                  0.470   XLXN_7<3>
                                                       XLXI_1/reg10b_2
    SLICE_X48Y86.BX      net (fanout=5)        0.401   XLXN_7<2>
    SLICE_X48Y86.CLK     Tckdi       (-Th)    -0.134   XLXN_7<1>
                                                       XLXI_1/reg10b_1
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.604ns logic, 0.401ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/reg10b_3 (SLICE_X49Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/reg10b_4 (FF)
  Destination:          XLXI_1/reg10b_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/reg10b_4 to XLXI_1/reg10b_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.YQ      Tcko                  0.522   XLXN_7<5>
                                                       XLXI_1/reg10b_4
    SLICE_X49Y86.BX      net (fanout=5)        0.413   XLXN_7<4>
    SLICE_X49Y86.CLK     Tckdi       (-Th)    -0.093   XLXN_7<3>
                                                       XLXI_1/reg10b_3
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.615ns logic, 0.413ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/reg10b_7 (SLICE_X49Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/reg10b_8 (FF)
  Destination:          XLXI_1/reg10b_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_XT_BUFGP rising at 20.000ns
  Destination Clock:    Clk_XT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/reg10b_8 to XLXI_1/reg10b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y82.YQ      Tcko                  0.522   XLXI_1/reg10b<9>
                                                       XLXI_1/reg10b_8
    SLICE_X49Y82.BX      net (fanout=2)        0.417   XLXI_1/reg10b<8>
    SLICE_X49Y82.CLK     Tckdi       (-Th)    -0.093   XLXN_7<7>
                                                       XLXI_1/reg10b_7
    -------------------------------------------------  ---------------------------
    Total                                      1.032ns (0.615ns logic, 0.417ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_XT_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_2/state_FSM_FFd13/CLK
  Logical resource: XLXI_2/state_FSM_FFd13/CK
  Location pin: SLICE_X44Y84.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/state_FSM_FFd13/CLK
  Logical resource: XLXI_2/state_FSM_FFd13/CK
  Location pin: SLICE_X44Y84.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_2/state_FSM_FFd13/CLK
  Logical resource: XLXI_2/state_FSM_FFd13/CK
  Location pin: SLICE_X44Y84.CLK
  Clock network: Clk_XT_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_XT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_XT         |    7.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 519 paths, 0 nets, and 257 connections

Design statistics:
   Minimum period:   7.075ns{1}   (Maximum frequency: 141.343MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 14:28:26 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



