# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Sat Sep 22 10:47:23 2018 


#
# I/O constraints
#

set_io DEBOUNCE_IN\[0\] -DIRECTION INPUT -pinname R8 -fixed no
set_io DEBOUNCE_IN\[1\] -DIRECTION INPUT -pinname U10 -fixed no
set_io DEBOUNCE_IN\[2\] -DIRECTION INPUT -pinname W11 -fixed no
set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io D_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io D_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io D_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io D_TXC -DIRECTION INPUT -pinname J18 -fixed no
set_io D_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io D_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io D_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io D_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io D_TXEN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io GPIO_0_F2M -DIRECTION INPUT -pinname J2 -fixed no
set_io GPIO_10_IN -DIRECTION INPUT -pinname M4 -fixed no
set_io GPIO_11_F2M -DIRECTION INPUT -pinname V1 -fixed no
set_io GPIO_17_OUT -DIRECTION OUTPUT -pinname P2 -fixed no
set_io GPIO_18_OUT -DIRECTION OUTPUT -pinname R2 -fixed no
set_io GPIO_19_IN -DIRECTION INPUT -pinname T2 -fixed no
set_io GPIO_1_M2F -DIRECTION OUTPUT -pinname J1 -fixed no
set_io GPIO_20_M2F -DIRECTION OUTPUT -pinname G5 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_28_M2F -DIRECTION OUTPUT -pinname G2 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6_M2F -DIRECTION OUTPUT -pinname H5 -fixed no
set_io GPIO_7_M2F -DIRECTION OUTPUT -pinname H4 -fixed no
set_io GPIO_88 -DIRECTION OUTPUT -pinname C21 -fixed no
set_io GPIO_9_IN -DIRECTION INPUT -pinname N1 -fixed no
set_io H_COL -DIRECTION OUTPUT -pinname M18 -fixed no
set_io H_MDC -DIRECTION INPUT -pinname H20 -fixed no
set_io H_MDIO -DIRECTION INOUT -pinname H21 -fixed no
set_io H_RXC -DIRECTION OUTPUT -pinname M5 -fixed no
set_io H_RXER -DIRECTION OUTPUT -pinname L2 -fixed no
set_io H_TXC -DIRECTION OUTPUT -pinname J17 -fixed no
set_io H_TXD\[0\] -DIRECTION INPUT -pinname F19 -fixed no
set_io H_TXD\[1\] -DIRECTION INPUT -pinname E21 -fixed no
set_io H_TXD\[2\] -DIRECTION INPUT -pinname J20 -fixed no
set_io H_TXD\[3\] -DIRECTION INPUT -pinname K21 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io LED_BLUE_F3 -DIRECTION OUTPUT -pinname F3 -fixed no
set_io LED_GREEN_G1 -DIRECTION OUTPUT -pinname G1 -fixed no
set_io LED_RED_F2 -DIRECTION OUTPUT -pinname F2 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname T3 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io RTC_MATCH -DIRECTION OUTPUT -pinname G4 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DO_M2F -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_SS0 -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_FLASH_IO2 -DIRECTION OUTPUT -pinname R9 -fixed no
set_io SPI_FLASH_IO3 -DIRECTION OUTPUT -pinname T5 -fixed no
set_io nRESET_OUT -DIRECTION OUTPUT -pinname Y1 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed no 327 136
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[4\] -fixed no 775 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[12\] -fixed no 364 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[6\] -fixed no 173 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 361 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1 -fixed no 421 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 529 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2 -fixed no 505 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed no 580 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed no 683 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed no 417 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[3\] -fixed no 553 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[2\] -fixed no 147 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_tr3_0_a2_0_a2 -fixed no 421 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0GQI\[14\] -fixed no 477 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed no 470 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed no 550 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed no 573 79
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[11\] -fixed no 692 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2 -fixed no 505 117
set_location CommsFPGA_top_0/q\[10\] -fixed no 826 139
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 834 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[10\] -fixed no 563 91
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed no 331 136
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_1 -fixed no 865 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[3\] -fixed no 355 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed no 537 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[2\] -fixed no 390 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[14\] -fixed no 140 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 375 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[3\] -fixed no 443 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2 -fixed no 561 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[5\] -fixed no 561 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed no 599 121
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed no 471 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_16 -fixed no 289 114
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 841 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 446 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_1 -fixed no 470 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[15\] -fixed no 122 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2 -fixed no 451 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[16\] -fixed no 363 105
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[12\] -fixed no 516 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0 -fixed no 523 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[18\] -fixed no 560 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed no 562 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_8 -fixed no 523 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1 -fixed no 562 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed no 508 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[9\] -fixed no 133 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0_RNIQMLO3 -fixed no 493 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed no 579 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[0\] -fixed no 347 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 454 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed no 438 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[3\] -fixed no 544 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[14\] -fixed no 123 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[7\] -fixed no 130 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[6\] -fixed no 778 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed no 425 115
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 782 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[14\] -fixed no 316 105
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[0\] -fixed no 764 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[12\] -fixed no 133 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0_RNIIVUK2 -fixed no 386 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed no 679 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[2\] -fixed no 340 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 454 42
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 874 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[12\] -fixed no 568 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed no 486 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed no 482 151
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed no 737 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[4\] -fixed no 181 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed no 550 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_7 -fixed no 354 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[26\] -fixed no 561 52
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed no 494 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[1\] -fixed no 413 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed no 586 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0 -fixed no 545 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1 -fixed no 463 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed no 403 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[7\] -fixed no 149 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1 -fixed no 388 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed no 582 52
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 866 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_o2 -fixed no 161 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[0\] -fixed no 129 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed no 400 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[11\] -fixed no 125 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[2\] -fixed no 166 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed no 386 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 866 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[17\] -fixed no 317 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1 -fixed no 481 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[4\] -fixed no 810 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[18\] -fixed no 315 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed no 510 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed no 547 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed no 469 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 780 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed no 342 136
set_location CommsFPGA_top_0/q\[14\] -fixed no 830 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_2\[0\] -fixed no 389 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_10 -fixed no 471 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2_0 -fixed no 873 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1_1 -fixed no 548 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[21\] -fixed no 574 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_10 -fixed no 516 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[10\] -fixed no 135 105
set_location CommsFPGA_top_0/q\[1\] -fixed no 817 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[12\] -fixed no 140 105
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed no 742 46
set_location CommsFPGA_top_0/RESET_i_0 -fixed no 563 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[0\] -fixed no 403 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0 -fixed no 432 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2 -fixed no 470 117
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 875 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[2\] -fixed no 115 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0 -fixed no 493 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_313 -fixed no 126 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs13_0_a2 -fixed no 587 78
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[1\] -fixed no 674 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 374 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[1\] -fixed no 544 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed no 470 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 369 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1 -fixed no 491 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[7\] -fixed no 166 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0_RNI2LKD2 -fixed no 453 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 778 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed no 445 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0 -fixed no 481 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[7\] -fixed no 572 54
set_location CommsFPGA_top_0/q\[4\] -fixed no 820 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 781 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed no 557 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[10\] -fixed no 162 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[0\] -fixed no 418 120
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 874 175
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed no 743 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[82\] -fixed no 591 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[23\] -fixed no 377 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed no 484 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[4\] -fixed no 345 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[8\] -fixed no 134 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed no 505 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed no 596 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[15\] -fixed no 140 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[3\] -fixed no 145 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed no 559 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2_0 -fixed no 729 45
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 459 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0_RNI6DU73 -fixed no 552 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_22_0 -fixed no 185 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[3\] -fixed no 592 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed no 342 190
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed no 539 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11 -fixed no 143 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 442 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_10 -fixed no 371 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0_RNI5D6T2 -fixed no 521 123
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 789 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0 -fixed no 464 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[1\] -fixed no 591 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[4\] -fixed no 166 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[15\] -fixed no 365 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0_RNIE0AI2 -fixed no 533 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[14\] -fixed no 113 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed no 683 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed no 493 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed no 585 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[15\] -fixed no 555 90
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[3\] -fixed no 126 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[4\] -fixed no 156 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 799 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1 -fixed no 550 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed no 326 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_11 -fixed no 137 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0_RNIMO2I2 -fixed no 445 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable_325 -fixed no 171 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse -fixed no 481 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 411 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed no 536 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO -fixed no 476 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed no 597 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[5\] -fixed no 164 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout4 -fixed no 593 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[13\] -fixed no 425 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[6\] -fixed no 595 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[2\] -fixed no 794 141
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 865 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed no 549 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[7\] -fixed no 456 142
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 841 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed no 471 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[21\] -fixed no 595 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o -fixed no 517 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 383 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1 -fixed no 475 123
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 855 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[2\] -fixed no 793 141
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed no 535 141
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 868 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[14\] -fixed no 150 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[13\] -fixed no 144 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1 -fixed no 478 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[1\] -fixed no 628 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1_1 -fixed no 555 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[10\] -fixed no 687 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0 -fixed no 541 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_8 -fixed no 474 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed no 548 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[2\] -fixed no 135 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed no 547 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[18\] -fixed no 573 72
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed no 741 43
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 865 181
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed no 720 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[0\] -fixed no 590 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[15\] -fixed no 367 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1 -fixed no 402 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[5\] -fixed no 393 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[8\] -fixed no 440 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[7\] -fixed no 111 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0 -fixed no 488 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed no 398 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed no 433 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed no 492 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns -fixed no 375 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[23\] -fixed no 377 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed no 469 127
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 783 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0 -fixed no 480 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed no 475 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 363 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[233\] -fixed no 471 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0 -fixed no 428 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[3\] -fixed no 393 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_RNO\[0\] -fixed no 464 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNI93FE\[5\] -fixed no 479 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[7\] -fixed no 178 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed no 347 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7_4 -fixed no 479 150
set_location CommsFPGA_top_0/idle_line_s\[1\] -fixed no 525 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 556 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 462 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[9\] -fixed no 598 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed no 599 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[7\] -fixed no 295 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[29\] -fixed no 539 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed no 576 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_8 -fixed no 551 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0 -fixed no 581 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed no 682 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1 -fixed no 556 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[0\] -fixed no 176 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed no 430 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 788 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 383 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/i_Jabber_detect -fixed no 381 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un18_irx_center_sample_0_a2 -fixed no 376 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1 -fixed no 426 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2_1\[0\] -fixed no 187 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[11\] -fixed no 119 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[4\] -fixed no 165 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1 -fixed no 400 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[14\] -fixed no 366 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[1\] -fixed no 466 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[10\] -fixed no 172 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[15\] -fixed no 122 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2 -fixed no 483 111
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[5\] -fixed no 357 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS07T\[0\] -fixed no 328 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed no 611 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed no 457 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[14\] -fixed no 560 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed no 551 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg_RNION9F -fixed no 526 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[20\] -fixed no 370 106
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 785 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[6\] -fixed no 438 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[15\] -fixed no 314 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[78\] -fixed no 337 130
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 872 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[7\] -fixed no 691 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[5\] -fixed no 127 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req -fixed no 593 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0_RNI6B8V2 -fixed no 498 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_3 -fixed no 150 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[20\] -fixed no 553 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1 -fixed no 470 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[7\] -fixed no 128 106
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 868 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_nss_i\[0\] -fixed no 407 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed no 329 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[1\] -fixed no 559 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[13\] -fixed no 141 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6DRN -fixed no 347 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[1\] -fixed no 561 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[76\] -fixed no 493 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[241\] -fixed no 474 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[7\] -fixed no 554 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed no 490 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[25\] -fixed no 568 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed no 492 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed no 599 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_16 -fixed no 373 105
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed no 507 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[9\] -fixed no 160 112
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 874 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1 -fixed no 571 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[4\] -fixed no 162 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed no 346 189
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 846 177
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[10\] -fixed no 586 72
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 832 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[5\] -fixed no 154 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0_RNISGG02 -fixed no 405 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[231\] -fixed no 473 121
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed no 582 79
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 441 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1 -fixed no 581 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed no 470 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed no 423 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 444 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[3\] -fixed no 115 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[15\] -fixed no 786 127
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 853 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed no 486 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[11\] -fixed no 170 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3EOV\[15\] -fixed no 344 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_9 -fixed no 472 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[1\] -fixed no 151 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[4\] -fixed no 794 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0 -fixed no 515 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[6\] -fixed no 465 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1_1 -fixed no 426 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed no 388 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[7\] -fixed no 554 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed no 454 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1 -fixed no 508 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 814 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed no 542 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 809 148
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 790 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed no 578 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 797 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[29\] -fixed no 565 78
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 327 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[10\] -fixed no 163 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[6\] -fixed no 579 55
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed no 584 76
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[2\] -fixed no 142 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_4\[2\] -fixed no 434 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed no 682 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1_1 -fixed no 468 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[3\] -fixed no 545 94
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[5\] -fixed no 555 93
set_location ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed no 481 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[1\] -fixed no 141 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_13 -fixed no 123 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[1\] -fixed no 466 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed no 388 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed no 581 79
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[5\] -fixed no 174 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed no 494 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed no 811 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 535 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed no 598 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[12\] -fixed no 163 121
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 874 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[4\] -fixed no 581 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[7\] -fixed no 164 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[13\] -fixed no 784 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2 -fixed no 472 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed no 507 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 364 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[237\] -fixed no 508 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed no 528 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed no 547 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1_1 -fixed no 555 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[10\] -fixed no 596 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[7\] -fixed no 110 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[23\] -fixed no 575 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0_RNI420J3 -fixed no 487 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.iMII_MUX_control_en_1 -fixed no 521 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1 -fixed no 384 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[22\] -fixed no 380 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[7\] -fixed no 144 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed no 581 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 377 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0 -fixed no 520 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[25\] -fixed no 567 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[5\] -fixed no 128 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed no 556 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[4\] -fixed no 166 118
set_location CommsFPGA_top_0/long_reset_set -fixed no 560 127
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 872 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1 -fixed no 108 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[1\] -fixed no 772 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[1\] -fixed no 767 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed no 462 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0_RNI54FR1 -fixed no 423 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed no 345 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[5\] -fixed no 437 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed no 400 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2 -fixed no 485 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed no 325 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[0\] -fixed no 119 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[9\] -fixed no 158 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed no 437 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[3\] -fixed no 125 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[6\] -fixed no 167 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed no 509 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed no 461 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[13\] -fixed no 445 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[16\] -fixed no 875 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed no 562 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[1\] -fixed no 133 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 376 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed no 489 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[5\] -fixed no 461 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 823 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed no 558 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 792 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[17\] -fixed no 572 72
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[7\] -fixed no 812 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr4 -fixed no 586 57
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed no 537 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[1\] -fixed no 484 147
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 843 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed no 597 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[12\] -fixed no 364 121
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 844 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed no 533 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0 -fixed no 535 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1 -fixed no 456 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[5\] -fixed no 161 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 800 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1_1 -fixed no 514 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[4\] -fixed no 466 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_0 -fixed no 797 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNITMH9\[2\] -fixed no 631 129
set_location CommsFPGA_top_0/long_reset -fixed no 784 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed no 424 127
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 821 178
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_2 -fixed no 866 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr4 -fixed no 574 75
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[7\] -fixed no 520 151
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 364 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed no 385 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[0\] -fixed no 390 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI3KBM1\[1\] -fixed no 627 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1_1 -fixed no 397 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed no 538 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed no 502 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed no 421 136
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 864 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0 -fixed no 510 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[7\] -fixed no 559 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[0\] -fixed no 129 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[2\] -fixed no 390 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[1\] -fixed no 178 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_12 -fixed no 143 114
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 840 175
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed no 539 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed no 444 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4L1P -fixed no 475 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0 -fixed no 424 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed no 333 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[77\] -fixed no 396 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs -fixed no 786 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 803 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[11\] -fixed no 299 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 796 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5BMS\[15\] -fixed no 440 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[5\] -fixed no 813 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0_RNI0FP52 -fixed no 515 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed no 345 190
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 870 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 875 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[12\] -fixed no 555 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[10\] -fixed no 585 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[2\] -fixed no 511 150
set_location CommsFPGA_top_0/q\[16\] -fixed no 832 139
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 874 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI03QS\[2\] -fixed no 391 120
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 873 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed no 543 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed no 527 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_edge_detect -fixed no 770 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[8\] -fixed no 342 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed no 342 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[0\] -fixed no 480 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[14\] -fixed no 145 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO_0 -fixed no 475 150
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 834 177
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed no 508 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1_1 -fixed no 386 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[1\] -fixed no 695 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1 -fixed no 465 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[9\] -fixed no 344 111
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_0 -fixed no 577 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_8 -fixed no 473 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all -fixed no 421 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1 -fixed no 458 114
set_location CommsFPGA_top_0/q\[11\] -fixed no 827 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_3_0_0_a4_0 -fixed no 807 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[5\] -fixed no 159 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[5\] -fixed no 156 118
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 857 174
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed no 741 46
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_1 -fixed no 681 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed no 581 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[7\] -fixed no 148 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 869 180
set_location ident_coreinst/IICE_INST/mdiclink_reg\[78\] -fixed no 456 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed no 532 138
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 872 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 801 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_1_1 -fixed no 116 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed no 458 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed no 456 124
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_6 -fixed no 812 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed no 596 115
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 867 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed no 479 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[11\] -fixed no 158 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 463 151
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 848 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[87\] -fixed no 587 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[0\] -fixed no 167 112
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 864 172
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 852 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_2_0 -fixed no 473 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0 -fixed no 396 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[81\] -fixed no 457 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 367 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[79\] -fixed no 346 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNIOI8C\[5\] -fixed no 412 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 366 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed no 598 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[238\] -fixed no 511 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed no 673 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[10\] -fixed no 116 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[2\] -fixed no 145 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[9\] -fixed no 159 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 865 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed no 546 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed no 514 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 567 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[1\] -fixed no 802 141
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[22\] -fixed no 533 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0 -fixed no 478 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed no 579 52
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 859 174
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i_1 -fixed no 856 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed no 610 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 866 181
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 872 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0_RNIABFD3 -fixed no 549 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[0\] -fixed no 352 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 525 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa_1_0_a3 -fixed no 546 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1 -fixed no 577 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed no 469 43
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 820 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1 -fixed no 554 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[3\] -fixed no 801 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed no 570 115
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 858 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed no 346 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[3\] -fixed no 444 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed no 462 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[2\] -fixed no 543 94
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 539 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 381 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed no 512 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed no 447 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed no 568 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed no 553 154
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[7\] -fixed no 778 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[10\] -fixed no 177 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed no 611 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[15\] -fixed no 158 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 569 79
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4_0 -fixed no 184 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[4\] -fixed no 356 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIU83S\[0\] -fixed no 382 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10_RNI8GKP -fixed no 380 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0 -fixed no 493 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed no 388 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[8\] -fixed no 120 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed no 471 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[2\] -fixed no 765 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[7\] -fixed no 122 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[0\] -fixed no 112 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[2\] -fixed no 294 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1 -fixed no 396 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed no 448 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[15\] -fixed no 132 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[4\] -fixed no 392 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable -fixed no 401 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[6\] -fixed no 517 150
set_location CommsFPGA_top_0/q\[5\] -fixed no 821 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 464 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[85\] -fixed no 586 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[18\] -fixed no 315 105
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 846 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed no 673 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[0\] -fixed no 792 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[2\] -fixed no 773 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed no 428 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 362 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[0\] -fixed no 540 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[3\] -fixed no 126 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed no 411 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[0\] -fixed no 290 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1_r -fixed no 612 138
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed no 722 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 383 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1_RNIE8141 -fixed no 96 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[8\] -fixed no 138 124
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 816 178
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed no 468 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed no 521 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[14\] -fixed no 117 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[2\] -fixed no 505 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[4\] -fixed no 189 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed no 513 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed no 597 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed no 577 151
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 367 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1_1 -fixed no 446 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[11\] -fixed no 538 121
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed no 509 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[0\] -fixed no 128 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[19\] -fixed no 312 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[3\] -fixed no 136 124
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1 -fixed no 869 174
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0 -fixed no 869 6
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT -fixed no 760 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1_1 -fixed no 578 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed no 545 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2 -fixed no 441 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed no 609 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[1\] -fixed no 589 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[0\] -fixed no 540 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed no 584 151
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_1 -fixed no 801 147
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 346 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i\[4\] -fixed no 507 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed no 455 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[2\] -fixed no 115 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 362 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2 -fixed no 399 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_11 -fixed no 387 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[223\] -fixed no 401 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed no 403 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0_RNIC2UT1 -fixed no 468 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[8\] -fixed no 137 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2 -fixed no 422 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[1\] -fixed no 120 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Jabber_detect_int_clr -fixed no 791 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 870 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed no 574 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[3\] -fixed no 482 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed no 554 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed no 434 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 436 51
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed no 431 52
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_2_0 -fixed no 584 75
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[10\] -fixed no 175 118
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 840 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed no 603 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed no 595 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[5\] -fixed no 438 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN10_i -fixed no 582 78
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 840 178
set_location CommsFPGA_top_0/q\[22\] -fixed no 838 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1 -fixed no 497 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[0\] -fixed no 805 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_15_0 -fixed no 185 114
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO -fixed no 805 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 862 174
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_or\[15\] -fixed no 767 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2 -fixed no 496 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed no 530 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0 -fixed no 417 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1 -fixed no 532 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[2\] -fixed no 495 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed no 587 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed no 523 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[4\] -fixed no 118 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[5\] -fixed no 298 111
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 369 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0_o2 -fixed no 612 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 869 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_maskc -fixed no 448 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed no 408 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[9\] -fixed no 585 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2 -fixed no 462 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[11\] -fixed no 114 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[3\] -fixed no 584 72
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed no 330 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1 -fixed no 476 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 579 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed no 596 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.TX_Enable_7_0_i_o2 -fixed no 675 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed no 491 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[11\] -fixed no 157 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[12\] -fixed no 558 97
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0 -fixed no 573 75
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[1\] -fixed no 795 141
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 875 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2_1\[2\] -fixed no 408 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[24\] -fixed no 564 78
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed no 462 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2 -fixed no 471 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed no 402 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[12\] -fixed no 595 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly_RNO\[0\] -fixed no 372 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[10\] -fixed no 143 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[21\] -fixed no 323 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[2\] -fixed no 148 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[0\] -fixed no 166 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed no 608 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[1\] -fixed no 132 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed no 589 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[3\] -fixed no 516 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed no 449 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[5\] -fixed no 686 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[14\] -fixed no 126 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 372 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9_RNI9AE71 -fixed no 348 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[17\] -fixed no 562 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1 -fixed no 524 126
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 871 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_o2 -fixed no 181 111
set_location CommsFPGA_top_0/q\[3\] -fixed no 819 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 435 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1_1 -fixed no 417 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[26\] -fixed no 560 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[6\] -fixed no 338 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 368 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 448 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[12\] -fixed no 364 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed no 609 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed no 435 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed no 448 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed no 445 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[11\] -fixed no 160 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 465 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 864 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed no 454 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts_RNO\[0\] -fixed no 613 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed no 490 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed no 595 118
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 788 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[0\] -fixed no 555 127
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 872 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[5\] -fixed no 417 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[12\] -fixed no 160 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[12\] -fixed no 594 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_8 -fixed no 842 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed no 406 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[1\] -fixed no 791 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 573 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_11 -fixed no 350 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2 -fixed no 459 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed no 480 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[10\] -fixed no 175 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[6\] -fixed no 297 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed no 677 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1_1 -fixed no 502 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed no 404 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 437 148
set_location CommsFPGA_top_0/q\[7\] -fixed no 823 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[13\] -fixed no 163 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed no 563 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[1\] -fixed no 372 111
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 851 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[8\] -fixed no 556 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed no 586 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[1\] -fixed no 763 127
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_5 -fixed no 803 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[14\] -fixed no 126 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a4\[3\] -fixed no 809 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[227\] -fixed no 460 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[74\] -fixed no 387 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[1\] -fixed no 550 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed no 674 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[0\] -fixed no 493 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[12\] -fixed no 564 115
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_0 -fixed no 793 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[4\] -fixed no 619 130
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 827 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1_1 -fixed no 402 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[4\] -fixed no 112 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2 -fixed no 565 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[0\] -fixed no 540 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[8\] -fixed no 139 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[15\] -fixed no 314 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 474 42
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 368 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed no 393 118
set_location CFG0_GND_INST -fixed no 688 171
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 369 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme -fixed no 577 79
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIUURN\[0\] -fixed no 412 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[5\] -fixed no 158 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 568 79
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[12\] -fixed no 178 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[12\] -fixed no 400 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1_1 -fixed no 526 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed no 538 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed no 491 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[1\] -fixed no 524 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed no 424 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed no 473 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[22\] -fixed no 569 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed no 584 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[8\] -fixed no 132 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 372 121
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed no 579 76
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[12\] -fixed no 162 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[9\] -fixed no 128 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[8\] -fixed no 130 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[0\] -fixed no 452 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[5\] -fixed no 137 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed no 402 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_MAC_MII_RX_DV_1\[0\] -fixed no 884 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0_RNIPUJT2 -fixed no 564 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed no 520 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed no 472 115
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 785 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1_1 -fixed no 437 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_1 -fixed no 615 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed no 486 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0 -fixed no 475 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed no 495 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[1\] -fixed no 124 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 536 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_1 -fixed no 762 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[14\] -fixed no 125 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1 -fixed no 478 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[0\] -fixed no 388 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 864 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_9 -fixed no 353 105
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 817 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[3\] -fixed no 541 93
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed no 544 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_o2\[2\] -fixed no 396 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 552 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0_RNI4UO03 -fixed no 505 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed no 583 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[0\] -fixed no 574 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed no 545 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 448 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed no 344 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[9\] -fixed no 142 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0 -fixed no 391 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 372 136
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[15\] -fixed no 571 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed no 572 151
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 871 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed no 478 43
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 875 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[2\] -fixed no 450 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 465 45
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 789 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1_1 -fixed no 465 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 380 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[4\] -fixed no 165 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0 -fixed no 395 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed no 453 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m5_e_0 -fixed no 864 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed no 560 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[3\] -fixed no 122 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2 -fixed no 406 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[21\] -fixed no 557 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[2\] -fixed no 619 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[0\] -fixed no 373 111
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 836 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed no 594 118
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 780 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[5\] -fixed no 122 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[8\] -fixed no 599 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1_1 -fixed no 384 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 452 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1_RNO -fixed no 573 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[3\] -fixed no 183 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[21\] -fixed no 555 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0_RNIKHFV2 -fixed no 460 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed no 556 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[3\] -fixed no 573 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1 -fixed no 436 129
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed no 727 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[0\] -fixed no 633 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[235\] -fixed no 556 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[5\] -fixed no 549 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[15\] -fixed no 427 124
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 856 175
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 360 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg -fixed no 849 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 383 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[3\] -fixed no 126 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[18\] -fixed no 552 55
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 380 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[1\] -fixed no 506 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed no 607 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 452 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 373 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed no 541 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 361 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed no 542 130
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 833 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0_RNIG31M2 -fixed no 390 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[1\] -fixed no 587 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed no 575 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed no 567 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed no 554 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 793 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[14\] -fixed no 426 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed no 343 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[4\] -fixed no 553 94
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 531 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[5\] -fixed no 467 148
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 441 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed no 386 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[0\] -fixed no 171 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1 -fixed no 503 150
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 782 141
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 866 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12\[0\] -fixed no 635 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[74\] -fixed no 484 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed no 608 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[1\] -fixed no 797 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 522 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 373 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[1\] -fixed no 141 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m21_1 -fixed no 125 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed no 478 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[9\] -fixed no 561 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed no 469 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[0\] -fixed no 347 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed no 607 118
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[10\] -fixed no 502 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[11\] -fixed no 114 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed no 581 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 442 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed no 576 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed no 544 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[3\] -fixed no 289 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[3\] -fixed no 516 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed no 557 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1 -fixed no 400 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[11\] -fixed no 363 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2 -fixed no 405 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed no 584 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[19\] -fixed no 563 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[0\] -fixed no 412 124
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_RNO\[0\] -fixed no 451 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[1\] -fixed no 143 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4 -fixed no 177 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[5\] -fixed no 452 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 865 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0_RNINSQR3 -fixed no 469 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed no 583 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed no 502 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[9\] -fixed no 142 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed no 423 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 806 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed no 420 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed no 477 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 553 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed no 532 141
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 859 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[11\] -fixed no 346 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[10\] -fixed no 562 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[4\] -fixed no 165 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[7\] -fixed no 583 72
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 539 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 782 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2 -fixed no 402 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed no 460 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed no 683 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1_1 -fixed no 537 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[11\] -fixed no 161 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 530 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[76\] -fixed no 407 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[228\] -fixed no 458 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 449 151
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_ibScJX_ab_0_a2_0_0_0 -fixed no 587 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[0\] -fixed no 589 52
set_location ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed no 477 130
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_3 -fixed no 578 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[7\] -fixed no 584 58
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[23\] -fixed no 537 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed no 218 192
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 790 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed no 385 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed no 680 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed no 555 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[1\] -fixed no 626 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 455 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0 -fixed no 506 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[14\] -fixed no 138 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed no 680 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme3 -fixed no 572 75
set_location CommsFPGA_top_0/idle_line_s_r\[0\] -fixed no 518 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2 -fixed no 559 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[6\] -fixed no 167 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed no 344 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2 -fixed no 558 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed no 475 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed no 521 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1 -fixed no 441 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[6\] -fixed no 552 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2_0 -fixed no 170 114
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 789 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed no 584 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[6\] -fixed no 432 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 365 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_6 -fixed no 144 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0_RNI4QPC3 -fixed no 582 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0_RNIMOIL3 -fixed no 469 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed no 467 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[3\] -fixed no 153 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[7\] -fixed no 295 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[0\] -fixed no 541 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 408 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed no 487 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3 -fixed no 682 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/un1_tx_enable -fixed no 759 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1_1 -fixed no 579 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed no 477 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[5\] -fixed no 686 130
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 858 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed no 478 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_9 -fixed no 768 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[4\] -fixed no 581 54
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 859 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[8\] -fixed no 342 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[2\] -fixed no 505 151
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a0\[2\] -fixed no 857 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed no 445 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 873 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[23\] -fixed no 573 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[2\] -fixed no 582 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0 -fixed no 584 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[18\] -fixed no 368 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[79\] -fixed no 346 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[3\] -fixed no 799 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed no 391 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[5\] -fixed no 128 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed no 558 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[2\] -fixed no 547 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5 -fixed no 677 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[9\] -fixed no 683 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[0\] -fixed no 418 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed no 398 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed no 582 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2 -fixed no 439 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1_1 -fixed no 473 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[4\] -fixed no 582 72
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed no 579 79
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 861 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1_1 -fixed no 437 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 852 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[1\] -fixed no 483 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed no 336 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[1\] -fixed no 801 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1 -fixed no 487 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed no 453 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed no 438 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[0\] -fixed no 554 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[3\] -fixed no 164 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed no 547 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed no 442 52
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 366 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[81\] -fixed no 338 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed no 672 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 814 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIVVRN\[1\] -fixed no 411 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o -fixed no 477 114
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed no 707 46
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[0\] -fixed no 769 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[3\] -fixed no 541 94
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed no 442 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2 -fixed no 874 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2 -fixed no 392 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[9\] -fixed no 127 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed no 794 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW7 -fixed no 549 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0 -fixed no 478 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed no 569 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 438 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed no 529 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[8\] -fixed no 140 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9_RNIDGRL -fixed no 570 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[11\] -fixed no 550 96
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[13\] -fixed no 318 106
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 869 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2 -fixed no 460 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_12 -fixed no 787 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed no 480 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[4\] -fixed no 345 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 366 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed no 596 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in_0_sqmuxa_0_a2 -fixed no 174 111
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\] -fixed no 437 108
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNIPF3R -fixed no 865 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[6\] -fixed no 123 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1 -fixed no 544 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed no 345 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[0\] -fixed no 441 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed no 551 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQ2II\[0\] -fixed no 445 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[0\] -fixed no 290 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1_1 -fixed no 500 150
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 835 175
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 830 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1 -fixed no 470 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[3\] -fixed no 336 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_0 -fixed no 565 54
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 473 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed no 547 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1 -fixed no 438 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed no 488 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 378 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed no 526 127
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC -fixed no 440 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2 -fixed no 569 150
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed no 501 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[9\] -fixed no 780 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[7\] -fixed no 121 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[10\] -fixed no 398 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[10\] -fixed no 558 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2 -fixed no 110 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed no 426 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed no 483 190
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[6\] -fixed no 777 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1_1 -fixed no 485 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[11\] -fixed no 346 111
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_4 -fixed no 808 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 858 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed no 422 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[3\] -fixed no 146 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0_RNI10VF3 -fixed no 530 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI85LM -fixed no 441 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5_2 -fixed no 690 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11_0 -fixed no 124 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[22\] -fixed no 574 52
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed no 506 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed no 425 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[3\] -fixed no 160 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed no 596 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[0\] -fixed no 169 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0_RNIBEGH2 -fixed no 456 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed no 517 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[5\] -fixed no 138 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed no 552 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[8\] -fixed no 553 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[18\] -fixed no 557 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[11\] -fixed no 153 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[2\] -fixed no 802 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 371 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0_RNIIGOA2 -fixed no 502 126
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_u_i_m2 -fixed no 731 45
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed no 434 52
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 847 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 857 172
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[11\] -fixed no 570 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[6\] -fixed no 116 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed no 543 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1 -fixed no 399 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[2\] -fixed no 137 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[1\] -fixed no 548 96
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[2\] -fixed no 620 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed no 466 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[11\] -fixed no 151 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[5\] -fixed no 137 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0_RNI741T1 -fixed no 427 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0_RNI4K093 -fixed no 534 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[16\] -fixed no 322 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_9 -fixed no 526 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0 -fixed no 114 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[8\] -fixed no 293 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[1\] -fixed no 597 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed no 673 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[5\] -fixed no 523 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[23\] -fixed no 319 105
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed no 723 46
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[4\] -fixed no 466 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[6\] -fixed no 168 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI56CC1\[3\] -fixed no 388 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed no 680 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0_RNIHTAA2 -fixed no 439 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed no 679 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0_RNI0VGV3 -fixed no 496 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2DOV\[14\] -fixed no 343 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[7\] -fixed no 127 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 529 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[6\] -fixed no 798 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[8\] -fixed no 360 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 853 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_0 -fixed no 445 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1 -fixed no 500 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[15\] -fixed no 151 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 787 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[10\] -fixed no 552 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[13\] -fixed no 149 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[1\] -fixed no 412 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed no 743 46
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[2\] -fixed no 446 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1 -fixed no 553 141
set_location CommsFPGA_top_0/Phy_Mux_Inst/F_MDI -fixed no 838 177
set_location CommsFPGA_top_0/q\[17\] -fixed no 833 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[11\] -fixed no 423 124
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 780 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[2\] -fixed no 563 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[23\] -fixed no 565 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1_1 -fixed no 442 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[8\] -fixed no 137 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[6\] -fixed no 685 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[2\] -fixed no 689 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed no 581 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[11\] -fixed no 131 111
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[3\] -fixed no 774 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[0\] -fixed no 810 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed no 522 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed no 545 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed no 468 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[10\] -fixed no 442 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0_RNINN1F2 -fixed no 480 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[2\] -fixed no 294 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_8 -fixed no 305 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 464 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0_RNIJUTH2 -fixed no 388 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[1\] -fixed no 587 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[8\] -fixed no 694 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 809 151
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 871 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0_RNI313L3 -fixed no 577 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0 -fixed no 474 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[77\] -fixed no 343 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[3\] -fixed no 109 115
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i -fixed no 852 171
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 371 124
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 875 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 786 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[11\] -fixed no 157 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[9\] -fixed no 132 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[21\] -fixed no 323 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed no 397 115
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed no 728 46
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/full_r -fixed no 440 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed no 573 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0 -fixed no 469 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0_RNIOGBI2 -fixed no 470 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1_1 -fixed no 557 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1_1 -fixed no 518 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed no 536 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed no 470 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[14\] -fixed no 118 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[15\] -fixed no 155 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 378 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 372 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_1 -fixed no 183 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed no 583 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[8\] -fixed no 121 106
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[24\] -fixed no 535 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0_RNIF0MR1 -fixed no 392 126
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2 -fixed no 571 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1 -fixed no 459 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed no 733 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_8 -fixed no 476 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[13\] -fixed no 162 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1 -fixed no 612 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed no 511 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 786 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[3\] -fixed no 127 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[5\] -fixed no 578 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 434 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 868 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1_1 -fixed no 466 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed no 531 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed no 442 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 578 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed no 509 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed no 595 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 871 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed no 590 190
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 534 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 370 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed no 387 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 378 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed no 531 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_19 -fixed no 304 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed no 570 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0_RNI185M3 -fixed no 509 120
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed no 584 79
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed no 537 121
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 869 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0_a2\[0\] -fixed no 542 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed no 429 136
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 846 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i\[5\] -fixed no 623 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[12\] -fixed no 136 105
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 808 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[10\] -fixed no 593 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1_1 -fixed no 488 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[2\] -fixed no 572 82
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[11\] -fixed no 692 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 436 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed no 522 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_9 -fixed no 449 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[8\] -fixed no 171 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed no 549 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[2\] -fixed no 166 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed no 432 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1_1 -fixed no 529 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0_RNIEO0B2 -fixed no 469 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed no 484 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[3\] -fixed no 758 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed no 563 151
set_location CommsFPGA_top_0/q\[12\] -fixed no 828 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[6\] -fixed no 794 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_10 -fixed no 457 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[225\] -fixed no 443 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[4\] -fixed no 571 82
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed no 433 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[9\] -fixed no 139 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1_1 -fixed no 584 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[79\] -fixed no 463 115
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0_RNI0PM32 -fixed no 469 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[3\] -fixed no 167 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed no 546 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 869 181
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 861 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 432 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1 -fixed no 567 150
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 869 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[14\] -fixed no 125 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[9\] -fixed no 344 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 383 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2 -fixed no 472 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[5\] -fixed no 813 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o -fixed no 475 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[13\] -fixed no 174 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[4\] -fixed no 814 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[10\] -fixed no 552 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed no 474 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 472 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[2\] -fixed no 110 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[1\] -fixed no 457 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNI930J\[3\] -fixed no 527 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0_RNITJ243 -fixed no 401 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2 -fixed no 393 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_temp -fixed no 380 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/un1_b13_PLF_2grFt_FH911_i_a2 -fixed no 585 78
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[10\] -fixed no 362 121
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed no 500 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout -fixed no 419 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 561 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[0\] -fixed no 586 55
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X_0_a2 -fixed no 724 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2 -fixed no 495 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[10\] -fixed no 136 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0 -fixed no 552 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 872 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed no 560 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[5\] -fixed no 554 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed no 678 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[4\] -fixed no 570 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed no 597 189
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 868 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 852 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk3.b8_vABZ3qsY -fixed no 569 82
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 870 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNIVLVH\[4\] -fixed no 622 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[5\] -fixed no 557 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed no 465 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed no 576 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2 -fixed no 583 150
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb_0_sqmuxa -fixed no 542 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4 -fixed no 121 117
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 843 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_11 -fixed no 499 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2 -fixed no 522 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[4\] -fixed no 416 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed no 553 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[23\] -fixed no 319 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed no 421 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0\[3\] -fixed no 379 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2_0\[2\] -fixed no 402 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[1\] -fixed no 372 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[8\] -fixed no 420 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 452 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[2\] -fixed no 542 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed no 449 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2 -fixed no 504 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[9\] -fixed no 397 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[25\] -fixed no 567 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[7\] -fixed no 520 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un9_fifo_memre -fixed no 480 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed no 463 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg -fixed no 555 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[14\] -fixed no 559 97
set_location CoreAPB3_0/g0 -fixed no 872 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1 -fixed no 485 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1 -fixed no 399 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[15\] -fixed no 153 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed no 414 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[6\] -fixed no 117 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_a4_1\[0\] -fixed no 514 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1_1 -fixed no 484 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed no 675 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[4\] -fixed no 497 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[19\] -fixed no 569 72
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[5\] -fixed no 871 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b13_oRB_MqCD2_EdR_0_ -fixed no 508 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed no 511 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[11\] -fixed no 577 55
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed no 464 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 444 147
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[10\] -fixed no 536 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_4 -fixed no 599 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[12\] -fixed no 148 106
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 439 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[10\] -fixed no 176 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[12\] -fixed no 320 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed no 337 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed no 436 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[2\] -fixed no 142 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[11\] -fixed no 563 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_11 -fixed no 430 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[7\] -fixed no 152 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[1\] -fixed no 353 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[2\] -fixed no 136 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0 -fixed no 504 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed no 582 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed no 560 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed no 430 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[3\] -fixed no 693 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[2\] -fixed no 354 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed no 489 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m36 -fixed no 141 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed no 429 52
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 868 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0 -fixed no 384 111
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed no 535 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0_RNIH5SO2 -fixed no 473 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNIJV7V\[3\] -fixed no 541 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 410 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 787 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[15\] -fixed no 139 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7_RNIRTPI -fixed no 847 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[3\] -fixed no 459 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed no 516 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[0\] -fixed no 373 112
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 855 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 520 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[5\] -fixed no 343 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNIMFMC1 -fixed no 408 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[4\] -fixed no 110 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10 -fixed no 451 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed no 528 138
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 853 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[13\] -fixed no 365 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed no 393 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed no 441 130
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 853 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_9 -fixed no 553 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[1\] -fixed no 118 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_1 -fixed no 477 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[7\] -fixed no 586 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2 -fixed no 489 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i_RNO\[4\] -fixed no 507 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[12\] -fixed no 444 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_RNO -fixed no 786 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[4\] -fixed no 165 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[0\] -fixed no 152 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[15\] -fixed no 561 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed no 541 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed no 513 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[7\] -fixed no 121 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 564 73
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 373 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed no 606 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[2\] -fixed no 186 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[1\] -fixed no 545 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1_1 -fixed no 407 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[1\] -fixed no 392 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0_RNIP6BD2 -fixed no 443 129
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[9\] -fixed no 534 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[6\] -fixed no 111 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 864 178
set_location ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed no 384 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[4\] -fixed no 112 117
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 377 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed no 402 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_a3 -fixed no 614 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[0\] -fixed no 130 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed no 487 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[2\] -fixed no 388 121
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[5\] -fixed no 776 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 376 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[7\] -fixed no 145 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 860 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i\[5\] -fixed no 407 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 859 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 811 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 836 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed no 537 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed no 534 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed no 451 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1 -fixed no 403 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 531 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 516 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[0\] -fixed no 486 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[2\] -fixed no 112 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[8\] -fixed no 117 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 442 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en4 -fixed no 592 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0_RNIR3HH2 -fixed no 561 141
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed no 534 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed no 454 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed no 464 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1_1 -fixed no 447 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed no 478 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[1\] -fixed no 795 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed no 471 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[17\] -fixed no 369 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 365 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_2_0_a2 -fixed no 578 78
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un6_fifo_memre -fixed no 483 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 570 79
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[7\] -fixed no 691 130
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 817 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[4\] -fixed no 113 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[21\] -fixed no 367 105
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 585 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[19\] -fixed no 554 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed no 447 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed no 673 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 347 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed no 533 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed no 540 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_7 -fixed no 582 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[14\] -fixed no 124 112
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 -fixed no 569 75
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed no 729 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed no 679 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIR3II\[1\] -fixed no 455 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[3\] -fixed no 803 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed no 565 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0 -fixed no 461 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[2\] -fixed no 676 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 802 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed no 463 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[11\] -fixed no 562 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[20\] -fixed no 553 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[22\] -fixed no 380 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 383 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0 -fixed no 404 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1_1 -fixed no 462 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[6\] -fixed no 581 72
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[2\] -fixed no 860 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed no 469 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 367 136
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 842 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0_RNI0TO92 -fixed no 486 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[0\] -fixed no 144 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m6 -fixed no 867 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed no 564 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed no 384 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[0\] -fixed no 464 148
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 863 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[1\] -fixed no 786 142
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed no 586 79
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 530 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2\[0\] -fixed no 375 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 663 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0 -fixed no 463 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[1\] -fixed no 409 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed no 579 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed no 531 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed no 672 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4AMS\[14\] -fixed no 439 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1 -fixed no 484 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 478 42
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[14\] -fixed no 785 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[20\] -fixed no 562 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en -fixed no 592 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed no 450 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed no 395 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 869 177
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 841 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0_RNIRM8U2 -fixed no 511 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[26\] -fixed no 572 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed no 550 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[10\] -fixed no 781 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[4\] -fixed no 166 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 373 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[15\] -fixed no 142 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1_1 -fixed no 466 114
set_location CommsFPGA_top_0/RESET -fixed no 553 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[28\] -fixed no 563 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 450 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[1\] -fixed no 132 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[1\] -fixed no 291 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[1\] -fixed no 625 129
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed no 577 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0 -fixed no 180 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed no 742 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[6\] -fixed no 187 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed no 340 141
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 858 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 784 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_phy_address -fixed no 187 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[7\] -fixed no 572 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[17\] -fixed no 317 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed no 431 136
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_u_i_m2_1 -fixed no 722 45
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[15\] -fixed no 140 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[12\] -fixed no 154 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[1\] -fixed no 434 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1_1 -fixed no 504 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[3\] -fixed no 116 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed no 477 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 383 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[11\] -fixed no 533 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[2\] -fixed no 110 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed no 720 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[9\] -fixed no 580 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed no 404 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed no 505 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed no 481 190
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[12\] -fixed no 505 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[1\] -fixed no 542 93
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 867 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed no 585 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed no 676 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa -fixed no 569 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed no 336 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en -fixed no 523 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed no 529 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1_1 -fixed no 464 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed no 509 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2 -fixed no 394 114
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 376 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0 -fixed no 473 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2 -fixed no 406 126
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[9\] -fixed no 532 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[20\] -fixed no 321 105
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 787 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed no 426 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_5\[5\] -fixed no 405 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[3\] -fixed no 413 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[7\] -fixed no 456 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 476 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[0\] -fixed no 804 150
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 867 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[15\] -fixed no 152 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 376 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 518 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[7\] -fixed no 117 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 440 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line -fixed no 381 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[5\] -fixed no 449 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed no 524 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[2\] -fixed no 796 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_a4_0 -fixed no 170 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[15\] -fixed no 151 115
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/un1_b13_PLF_2grFt_FH923_i_a2 -fixed no 580 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1_1 -fixed no 469 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 459 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed no 605 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed no 674 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed no 738 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[7\] -fixed no 127 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[9\] -fixed no 441 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2 -fixed no 563 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed no 456 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 847 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[0\] -fixed no 168 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed no 565 151
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed no 739 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[15\] -fixed no 147 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[4\] -fixed no 288 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI53MG -fixed no 437 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1_1 -fixed no 457 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[22\] -fixed no 313 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIQUIH4 -fixed no 384 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[81\] -fixed no 594 121
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[0\] -fixed no 783 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1_1 -fixed no 522 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[0\] -fixed no 155 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[5\] -fixed no 583 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_5\[2\] -fixed no 435 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0_RNIO85T2 -fixed no 528 150
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy5_0_a2 -fixed no 579 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed no 675 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_13 -fixed no 375 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_RNIIAL6 -fixed no 636 75
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 846 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed no 471 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[2\] -fixed no 340 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[12\] -fixed no 788 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[3\] -fixed no 450 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[4\] -fixed no 167 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[3\] -fixed no 436 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address -fixed no 169 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_set -fixed no 481 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 533 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed no 535 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed no 468 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[10\] -fixed no 157 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[11\] -fixed no 591 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[15\] -fixed no 160 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 453 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed no 459 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed no 344 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed no 475 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[7\] -fixed no 359 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 871 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0 -fixed no 486 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed no 422 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed no 532 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_12 -fixed no 360 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2 -fixed no 534 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[9\] -fixed no 292 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 872 180
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[11\] -fixed no 503 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 761 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[14\] -fixed no 124 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[1\] -fixed no 124 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[7\] -fixed no 337 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[0\] -fixed no 546 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed no 553 142
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed no 740 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[3\] -fixed no 583 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1 -fixed no 400 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[3\] -fixed no 798 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[2\] -fixed no 578 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed no 517 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2 -fixed no 438 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[2\] -fixed no 129 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[0\] -fixed no 513 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[1\] -fixed no 339 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[21\] -fixed no 555 51
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 867 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed no 680 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0_RNIPJSR3 -fixed no 518 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed no 501 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1_1 -fixed no 404 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[6\] -fixed no 394 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed no 548 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[239\] -fixed no 504 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[21\] -fixed no 367 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1_1 -fixed no 481 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed no 530 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2 -fixed no 494 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[3\] -fixed no 166 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[3\] -fixed no 496 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed no 599 76
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[6\] -fixed no 170 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[3\] -fixed no 123 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[2\] -fixed no 184 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 465 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 538 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed no 546 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed no 580 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[5\] -fixed no 158 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed no 533 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse_d1 -fixed no 488 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIEP3S\[4\] -fixed no 374 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 870 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed no 594 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[3\] -fixed no 147 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed no 564 151
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3_0_a2 -fixed no 746 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1 -fixed no 423 114
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX_0_a2 -fixed no 728 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9 -fixed no 543 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_5 -fixed no 152 117
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 787 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0 -fixed no 870 171
set_location ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed no 588 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1 -fixed no 386 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed no 578 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed no 341 190
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed no 530 141
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 378 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[14\] -fixed no 568 72
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 871 180
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 379 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask -fixed no 443 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed no 590 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed no 593 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[11\] -fixed no 152 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_314 -fixed no 130 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[2\] -fixed no 135 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[2\] -fixed no 549 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[2\] -fixed no 689 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[19\] -fixed no 371 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[11\] -fixed no 562 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed no 361 189
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed no 568 75
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_11 -fixed no 453 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed no 407 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[10\] -fixed no 138 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[12\] -fixed no 155 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed no 547 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI8AD01\[8\] -fixed no 381 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 799 145
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[27\] -fixed no 532 123
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed no 531 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed no 531 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed no 606 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2\[3\] -fixed no 414 120
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3 -fixed no 583 75
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[10\] -fixed no 136 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed no 475 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed no 604 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[1\] -fixed no 163 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 449 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[8\] -fixed no 293 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[24\] -fixed no 571 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[12\] -fixed no 116 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[0\] -fixed no 809 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 581 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[0\] -fixed no 433 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[22\] -fixed no 569 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[5\] -fixed no 142 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1_1 -fixed no 468 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_7_i_m4 -fixed no 119 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 434 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0_RNIKKR12 -fixed no 491 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0 -fixed no 552 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed no 605 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 372 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un12_clk1x_enable_0_a2 -fixed no 452 120
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 784 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[15\] -fixed no 155 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0 -fixed no 494 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[5\] -fixed no 161 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 845 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0_RNIVM692 -fixed no 479 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[8\] -fixed no 779 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/RS_LATCH.un2_reset_all_pkt_cntrs -fixed no 555 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed no 403 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0_RNILHDM2 -fixed no 509 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 569 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 795 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed no 593 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[1\] -fixed no 556 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[30\] -fixed no 567 78
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 805 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 826 178
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 854 172
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[2\] -fixed no 580 72
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[0\] -fixed no 586 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed no 500 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0 -fixed no 464 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[6\] -fixed no 297 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed no 505 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed no 678 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed no 391 127
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2 -fixed no 733 45
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[4\] -fixed no 454 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[1\] -fixed no 111 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0 -fixed no 575 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed no 461 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 530 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed no 493 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[26\] -fixed no 556 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[9\] -fixed no 292 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[86\] -fixed no 579 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[17\] -fixed no 559 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[12\] -fixed no 167 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[4\] -fixed no 110 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_10 -fixed no 153 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[1\] -fixed no 445 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[1\] -fixed no 579 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed no 597 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1_1 -fixed no 529 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[4\] -fixed no 121 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[2\] -fixed no 557 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 565 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1 -fixed no 457 123
set_location CommsFPGA_top_0/q\[23\] -fixed no 839 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1 -fixed no 421 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[12\] -fixed no 567 72
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIIJ8S -fixed no 452 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[3\] -fixed no 158 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 471 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[1\] -fixed no 793 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r -fixed no 475 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 536 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed no 542 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[4\] -fixed no 540 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[0\] -fixed no 131 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed no 529 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed no 570 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_o4\[0\] -fixed no 510 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNIQKFC\[3\] -fixed no 515 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[24\] -fixed no 566 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[22\] -fixed no 313 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0 -fixed no 435 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[6\] -fixed no 579 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed no 564 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset -fixed no 180 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0_o2\[3\] -fixed no 381 105
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed no 492 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_a4_1 -fixed no 175 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_RNO\[0\] -fixed no 450 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 535 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 345 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[11\] -fixed no 120 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[3\] -fixed no 336 111
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed no 493 142
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 818 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed no 424 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[8\] -fixed no 137 105
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed no 497 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[7\] -fixed no 124 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed no 483 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2 -fixed no 557 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[1\] -fixed no 800 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[10\] -fixed no 174 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 832 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed no 433 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed no 433 118
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed no 587 79
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed no 578 76
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_clr -fixed no 784 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[2\] -fixed no 620 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[0\] -fixed no 804 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[10\] -fixed no 687 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[13\] -fixed no 145 106
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_2 -fixed no 567 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed no 512 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed no 481 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memre -fixed no 487 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[16\] -fixed no 561 55
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2 -fixed no 581 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/un1_in_en_1 -fixed no 591 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed no 543 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[5\] -fixed no 498 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_9 -fixed no 352 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[1\] -fixed no 392 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 436 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_2 -fixed no 474 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_mdio_rd_wr_0_sqmuxa_0 -fixed no 188 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0_RNI4FB03 -fixed no 525 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0_RNIRK0G3 -fixed no 497 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0_RNIVCPP2 -fixed no 397 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed no 562 124
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 790 126
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1 -fixed no 664 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[1\] -fixed no 126 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed no 590 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[10\] -fixed no 583 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1 -fixed no 427 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 528 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1 -fixed no 520 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[26\] -fixed no 531 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed no 386 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[4\] -fixed no 116 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[11\] -fixed no 443 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/L1.empty_r_3 -fixed no 468 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJG8M\[8\] -fixed no 446 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2 -fixed no 440 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 445 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[4\] -fixed no 161 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIBG2B4 -fixed no 385 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed no 402 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed no 546 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[9\] -fixed no 154 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_14 -fixed no 351 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed no 401 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0_RNIP46T2 -fixed no 488 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[1\] -fixed no 568 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed no 592 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[5\] -fixed no 180 114
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 868 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_2 -fixed no 571 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[8\] -fixed no 176 112
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed no 577 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed no 581 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[3\] -fixed no 512 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0 -fixed no 431 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[4\] -fixed no 436 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[3\] -fixed no 800 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[10\] -fixed no 296 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1_1 -fixed no 512 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[3\] -fixed no 693 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[2\] -fixed no 445 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed no 328 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[1\] -fixed no 133 118
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY_0_a2 -fixed no 727 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_a3\[3\] -fixed no 544 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed no 476 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed no 506 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1 -fixed no 479 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[6\] -fixed no 560 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed no 604 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 805 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[8\] -fixed no 143 105
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_7 -fixed no 835 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/empty_r -fixed no 468 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[5\] -fixed no 343 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed no 337 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed no 554 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1_1 -fixed no 508 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed no 460 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0_RNIK3MK2 -fixed no 442 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed no 486 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed no 481 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2 -fixed no 597 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1\[5\] -fixed no 400 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[6\] -fixed no 117 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[6\] -fixed no 338 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed no 432 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[12\] -fixed no 568 55
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[11\] -fixed no 782 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2 -fixed no 471 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[12\] -fixed no 177 112
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa_0_a2 -fixed no 723 45
set_location ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed no 504 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1 -fixed no 535 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed no 593 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[12\] -fixed no 161 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[13\] -fixed no 137 112
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 833 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[0\] -fixed no 551 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed no 591 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1 -fixed no 487 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_10 -fixed no 559 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed no 400 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0 -fixed no 501 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[13\] -fixed no 318 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2 -fixed no 430 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 361 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_4 -fixed no 441 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[8\] -fixed no 597 55
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 843 174
set_location ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed no 395 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed no 555 151
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 864 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[9\] -fixed no 146 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 445 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2 -fixed no 579 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[8\] -fixed no 584 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 443 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[5\] -fixed no 440 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 871 178
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 535 139
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 873 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 801 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0 -fixed no 511 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_nss_i\[0\] -fixed no 623 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2 -fixed no 531 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 762 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 815 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 447 148
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 845 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2 -fixed no 472 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[12\] -fixed no 172 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 439 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed no 345 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[11\] -fixed no 550 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0_RNIJHBD2 -fixed no 463 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 825 178
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed no 586 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1_1 -fixed no 398 129
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 872 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_0\[5\] -fixed no 385 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 467 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed no 501 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed no 472 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[9\] -fixed no 143 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[1\] -fixed no 695 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed no 531 138
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed no 739 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[19\] -fixed no 556 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[2\] -fixed no 414 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[5\] -fixed no 578 72
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[11\] -fixed no 299 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_9 -fixed no 474 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_sqmuxa -fixed no 564 54
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed no 587 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_10 -fixed no 401 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[6\] -fixed no 124 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[1\] -fixed no 146 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[1\] -fixed no 550 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed no 585 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[3\] -fixed no 548 94
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[2\] -fixed no 567 82
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_edge_detect -fixed no 549 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIKQT81\[0\] -fixed no 566 54
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 383 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2 -fixed no 429 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[1\] -fixed no 140 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed no 432 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 873 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed no 396 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[9\] -fixed no 128 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 580 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed no 674 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed no 552 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[8\] -fixed no 577 72
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_o2\[0\] -fixed no 410 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[77\] -fixed no 343 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMDGR\[9\] -fixed no 335 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed no 427 52
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 831 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed no 502 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[7\] -fixed no 110 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[6\] -fixed no 449 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwe -fixed no 447 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[1\] -fixed no 548 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0 -fixed no 429 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[23\] -fixed no 570 78
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed no 515 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed no 498 127
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 866 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[7\] -fixed no 337 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[1\] -fixed no 136 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 379 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0 -fixed no 530 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[5\] -fixed no 125 117
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 791 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_23_0 -fixed no 190 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[7\] -fixed no 118 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[1\] -fixed no 291 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[13\] -fixed no 556 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 797 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0_RNIISUK2 -fixed no 405 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed no 536 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[6\] -fixed no 418 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed no 677 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[10\] -fixed no 135 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[3\] -fixed no 447 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[1\] -fixed no 626 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0 -fixed no 573 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[4\] -fixed no 460 148
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed no 530 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[0\] -fixed no 866 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 467 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[13\] -fixed no 149 106
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 839 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed no 503 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req -fixed no 590 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2 -fixed no 508 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_get_phy_address_0_sqmuxa_0 -fixed no 183 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[6\] -fixed no 111 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 829 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[7\] -fixed no 173 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1 -fixed no 454 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed no 676 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed no 676 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[8\] -fixed no 694 129
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 435 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_o3\[3\] -fixed no 545 96
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 869 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[14\] -fixed no 553 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 477 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 803 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.N_120_i -fixed no 118 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1 -fixed no 562 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[4\] -fixed no 585 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed no 581 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 780 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[2\] -fixed no 519 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[2\] -fixed no 134 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed no 580 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[4\] -fixed no 759 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1_1 -fixed no 388 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[5\] -fixed no 183 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0_RNI9FTH2 -fixed no 472 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed no 592 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[0\] -fixed no 441 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_edge_detect -fixed no 803 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed no 338 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0_RNIBAEA3 -fixed no 560 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 368 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed no 342 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_0\[0\] -fixed no 177 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed no 516 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden -fixed no 509 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[229\] -fixed no 456 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1_1 -fixed no 467 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed no 468 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed no 563 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILCGR\[8\] -fixed no 324 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed no 422 127
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed no 496 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[7\] -fixed no 146 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[5\] -fixed no 594 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed no 465 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0 -fixed no 179 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 377 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[5\] -fixed no 157 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0 -fixed no 533 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[7\] -fixed no 806 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[11\] -fixed no 119 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed no 473 124
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb\[0\] -fixed no 709 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1 -fixed no 527 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed no 464 118
set_location CommsFPGA_top_0/q\[0\] -fixed no 781 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed no 481 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0 -fixed no 467 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0 -fixed no 402 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed no 530 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0_1 -fixed no 117 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1_1 -fixed no 505 120
set_location CommsFPGA_top_0/idle_line_s_r\[1\] -fixed no 525 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed no 430 52
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed no 529 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed no 441 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed no 491 151
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 874 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_3_0_0_a4 -fixed no 782 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[11\] -fixed no 164 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[0\] -fixed no 616 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1 -fixed no 468 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_RNO\[0\] -fixed no 769 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0 -fixed no 423 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed no 424 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[3\] -fixed no 413 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[13\] -fixed no 557 97
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_0_sqmuxa_2 -fixed no 381 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed no 489 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[2\] -fixed no 757 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed no 472 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[4\] -fixed no 684 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed no 434 130
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNO -fixed no 720 45
set_location ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed no 476 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[7\] -fixed no 463 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[12\] -fixed no 140 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_11 -fixed no 350 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed no 528 151
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 572 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed no 447 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1_1 -fixed no 554 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[13\] -fixed no 144 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[2\] -fixed no 794 144
set_location CommsFPGA_top_0/idle_line_s\[0\] -fixed no 518 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed no 342 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_a2_2 -fixed no 791 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[3\] -fixed no 415 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[20\] -fixed no 559 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[6\] -fixed no 799 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[20\] -fixed no 321 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2 -fixed no 489 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed no 453 115
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 830 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0_RNIEM9T2 -fixed no 583 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[10\] -fixed no 159 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[3\] -fixed no 395 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed no 479 42
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 870 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed no 484 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0_RNITR0O2 -fixed no 461 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[2\] -fixed no 578 54
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 377 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1 -fixed no 571 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[28\] -fixed no 558 52
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_660_i -fixed no 458 45
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[0\] -fixed no 673 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 365 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[4\] -fixed no 164 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[2\] -fixed no 581 58
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 520 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[9\] -fixed no 142 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 566 79
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[3\] -fixed no 435 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[15\] -fixed no 403 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[2\] -fixed no 114 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[242\] -fixed no 468 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[4\] -fixed no 399 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed no 450 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed no 463 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[11\] -fixed no 577 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0_RNI4CQ23 -fixed no 525 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[1\] -fixed no 674 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed no 450 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/un13\[2\] -fixed no 557 96
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_0_m1_e_2 -fixed no 586 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed no 469 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed no 543 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[232\] -fixed no 472 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[0\] -fixed no 453 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[4\] -fixed no 810 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_0\[8\] -fixed no 173 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed no 342 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[27\] -fixed no 554 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[75\] -fixed no 341 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[4\] -fixed no 553 93
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[1\] -fixed no 494 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[27\] -fixed no 541 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a2 -fixed no 178 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[15\] -fixed no 555 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 783 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0 -fixed no 449 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 795 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address_RNO -fixed no 169 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[3\] -fixed no 580 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2 -fixed no 422 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa -fixed no 548 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed no 423 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2 -fixed no 462 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed no 579 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[2\] -fixed no 485 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed no 673 189
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed no 332 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 813 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed no 506 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0_RNIIC922 -fixed no 398 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2 -fixed no 528 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[16\] -fixed no 555 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed no 588 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed no 576 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[234\] -fixed no 557 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed no 475 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[9\] -fixed no 557 91
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2_RNIQN0L2 -fixed no 722 42
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNI8O1S\[0\] -fixed no 580 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed no 497 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2 -fixed no 190 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 383 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2 -fixed no 405 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 528 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[0\] -fixed no 541 97
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNICEKT\[8\] -fixed no 378 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 380 136
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2 -fixed no 579 78
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 810 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0 -fixed no 560 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 867 178
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 536 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[2\] -fixed no 795 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed no 447 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2 -fixed no 507 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0 -fixed no 440 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed no 339 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNI77EH2 -fixed no 782 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4\[1\] -fixed no 168 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[13\] -fixed no 141 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[0\] -fixed no 131 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[12\] -fixed no 147 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[2\] -fixed no 543 93
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 383 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed no 483 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 791 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2\[3\] -fixed no 386 120
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 849 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_nYJ_BFM8 -fixed no 581 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1_1 -fixed no 572 150
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 855 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[79\] -fixed no 498 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[24\] -fixed no 566 51
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 865 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[5\] -fixed no 298 112
set_location CommsFPGA_top_0/q\[8\] -fixed no 824 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[1\] -fixed no 621 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte_valid -fixed no 417 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[0\] -fixed no 157 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[76\] -fixed no 339 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0 -fixed no 135 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0 -fixed no 519 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed no 508 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed no 425 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[18\] -fixed no 368 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 361 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 469 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 522 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[14\] -fixed no 151 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[6\] -fixed no 111 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 367 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed no 389 127
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 864 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1 -fixed no 506 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1_1 -fixed no 494 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0_RNI6RTH3 -fixed no 563 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed no 530 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_311 -fixed no 168 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed no 469 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed no 558 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[5\] -fixed no 807 150
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 438 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[1\] -fixed no 451 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed no 394 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[13\] -fixed no 164 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_18 -fixed no 349 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed no 452 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed no 549 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2 -fixed no 524 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 571 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[13\] -fixed no 401 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 534 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[12\] -fixed no 424 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 376 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[4\] -fixed no 437 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKH8M\[9\] -fixed no 444 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 368 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2 -fixed no 510 120
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 828 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed no 496 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[236\] -fixed no 513 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1_1 -fixed no 483 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed no 738 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[3\] -fixed no 180 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1_1 -fixed no 420 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 383 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_RNO\[0\] -fixed no 522 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed no 579 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_151_i -fixed no 780 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2 -fixed no 472 129
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed no 499 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[4\] -fixed no 619 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 446 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed no 527 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_ack -fixed no 594 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[6\] -fixed no 115 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[6\] -fixed no 167 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed no 598 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed no 485 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 370 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 807 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[2\] -fixed no 444 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 471 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[4\] -fixed no 526 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0 -fixed no 432 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[11\] -fixed no 156 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed no 542 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 571 79
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[9\] -fixed no 361 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed no 335 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed no 406 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed no 446 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[9\] -fixed no 133 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[4\] -fixed no 162 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed no 482 189
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 862 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed no 496 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 842 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 458 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0_RNIGRQF2 -fixed no 431 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2 -fixed no 521 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_o5_0_i_a2\[2\] -fixed no 386 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[13\] -fixed no 159 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[2\] -fixed no 808 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[6\] -fixed no 115 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[2\] -fixed no 134 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_1_sqmuxa -fixed no 378 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_315 -fixed no 121 114
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[12\] -fixed no 510 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_0 -fixed no 575 75
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3 -fixed no 863 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed no 557 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0_RNI4DTD2 -fixed no 427 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 787 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1 -fixed no 498 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 379 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0 -fixed no 566 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1 -fixed no 555 123
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 835 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_8_0_iv\[1\] -fixed no 379 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0_RNI4GPT2 -fixed no 385 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[1\] -fixed no 130 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[15\] -fixed no 157 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNII1AT -fixed no 784 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[9\] -fixed no 562 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1_1 -fixed no 404 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[13\] -fixed no 134 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[3\] -fixed no 551 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed no 340 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[4\] -fixed no 189 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 443 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 804 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[10\] -fixed no 296 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0_RNIVS372 -fixed no 403 129
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed no 504 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[0\] -fixed no 569 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_24_0 -fixed no 169 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_reg -fixed no 728 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed no 459 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_312 -fixed no 122 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_9 -fixed no 567 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1 -fixed no 507 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[2\] -fixed no 416 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed no 449 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed no 462 124
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_1 -fixed no 582 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0_RNI6T8L3 -fixed no 512 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[24\] -fixed no 570 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[5\] -fixed no 156 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed no 514 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_timeout_int_clr -fixed no 792 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[0\] -fixed no 167 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed no 737 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1_1 -fixed no 403 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed no 541 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed no 571 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 437 51
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 864 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 870 181
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 568 73
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 576 73
set_location ident_coreinst/IICE_INST/b13_wRBtT_ME83hHx -fixed no 544 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 448 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0 -fixed no 576 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 362 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed no 592 115
set_location CommsFPGA_top_0/q\[13\] -fixed no 829 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[13\] -fixed no 175 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[3\] -fixed no 766 127
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 845 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0_RNICA942 -fixed no 474 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 432 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un15_imii_mux_control_en -fixed no 518 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[11\] -fixed no 592 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1_1 -fixed no 483 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed no 485 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 375 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1 -fixed no 510 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[3\] -fixed no 566 82
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_11 -fixed no 378 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed no 340 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 341 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[26\] -fixed no 556 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed no 591 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[3\] -fixed no 508 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_3 -fixed no 542 120
set_location ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed no 446 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed no 444 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed no 551 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[0\] -fixed no 756 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0 -fixed no 397 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[13\] -fixed no 137 111
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8 -fixed no 537 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[4\] -fixed no 526 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 457 151
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[9\] -fixed no 513 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed no 549 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[16\] -fixed no 363 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed no 505 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 564 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed no 603 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed no 452 129
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 841 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[4\] -fixed no 288 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[8\] -fixed no 150 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 583 73
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[10\] -fixed no 528 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed no 461 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[8\] -fixed no 138 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 371 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed no 486 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0 -fixed no 172 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[28\] -fixed no 568 78
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[2\] -fixed no 445 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_658_i -fixed no 457 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed no 344 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[3\] -fixed no 798 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[0\] -fixed no 175 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1 -fixed no 531 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[6\] -fixed no 517 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed no 346 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 873 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed no 520 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed no 590 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 363 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1_1 -fixed no 433 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed no 683 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[13\] -fixed no 169 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[6\] -fixed no 558 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[9\] -fixed no 139 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0_RNITTLL2 -fixed no 568 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0 -fixed no 398 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 438 51
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[2\] -fixed no 149 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1 -fixed no 509 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[3\] -fixed no 508 151
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 582 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1 -fixed no 389 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[6\] -fixed no 455 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.SUM_0_o4\[4\] -fixed no 113 114
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 829 175
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed no 499 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_N_2L1 -fixed no 565 75
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIO9OG\[9\] -fixed no 410 51
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1 -fixed no 664 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[1\] -fixed no 185 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[19\] -fixed no 371 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNIFERE -fixed no 433 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed no 532 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[3\] -fixed no 123 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[15\] -fixed no 559 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1_1 -fixed no 385 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed no 400 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed no 398 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed no 675 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed no 479 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[14\] -fixed no 316 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0_RNIUK683 -fixed no 456 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0 -fixed no 470 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed no 484 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[84\] -fixed no 578 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[5\] -fixed no 139 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed no 397 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_edge_detect -fixed no 789 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[2\] -fixed no 800 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0 -fixed no 634 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[9\] -fixed no 149 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed no 487 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed no 553 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[6\] -fixed no 580 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed no 524 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 440 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[2\] -fixed no 802 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed no 439 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed no 610 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_13 -fixed no 370 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[14\] -fixed no 402 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[6\] -fixed no 685 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1 -fixed no 443 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[10\] -fixed no 341 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[4\] -fixed no 579 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[3\] -fixed no 680 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[11\] -fixed no 576 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2 -fixed no 463 129
set_location CommsFPGA_top_0/q\[6\] -fixed no 822 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 362 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed no 436 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1_1 -fixed no 546 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed no 528 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed no 407 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 435 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed no 472 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed no 482 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIQ6T1\[0\] -fixed no 382 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed no 340 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[80\] -fixed no 347 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[20\] -fixed no 566 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[0\] -fixed no 176 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[16\] -fixed no 565 72
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[5\] -fixed no 523 150
set_location ident_coreinst/IICE_INST/b3_SoW/N_16_i -fixed no 586 78
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[6\] -fixed no 186 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_659_i -fixed no 344 126
set_location CommsFPGA_top_0/BIT_CLK -fixed no 790 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed no 334 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[4\] -fixed no 815 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed no 540 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 460 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1_1 -fixed no 508 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[2\] -fixed no 546 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 557 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2 -fixed no 721 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed no 590 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_4\[0\] -fixed no 182 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[2\] -fixed no 114 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a0_0\[2\] -fixed no 868 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2 -fixed no 582 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 577 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed no 545 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed no 578 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[6\] -fixed no 168 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[10\] -fixed no 141 105
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 874 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[7\] -fixed no 806 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1HQI\[15\] -fixed no 473 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[0\] -fixed no 616 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNIAD1M\[5\] -fixed no 617 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0 -fixed no 562 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_3_0_a2\[0\] -fixed no 109 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed no 458 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1_1 -fixed no 391 114
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 844 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req_d -fixed no 588 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[10\] -fixed no 585 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_8 -fixed no 454 135
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 868 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed no 476 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[12\] -fixed no 164 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[12\] -fixed no 567 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0 -fixed no 580 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 854 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[18\] -fixed no 552 54
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_10 -fixed no 770 126
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 875 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_a2_0_0\[5\] -fixed no 394 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed no 506 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 373 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 586 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed no 675 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed no 674 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[15\] -fixed no 150 106
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 866 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2 -fixed no 401 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2 -fixed no 480 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/N_653_i -fixed no 444 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 361 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2 -fixed no 385 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed no 589 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 370 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 371 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_13 -fixed no 310 111
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 867 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2 -fixed no 471 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[78\] -fixed no 464 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed no 397 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed no 559 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 457 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[222\] -fixed no 399 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1_1 -fixed no 487 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[6\] -fixed no 587 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0 -fixed no 400 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[6\] -fixed no 462 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed no 489 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed no 426 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed no 602 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[0\] -fixed no 576 72
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3_3 -fixed no 688 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[28\] -fixed no 529 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_6\[0\] -fixed no 184 111
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_9 -fixed no 505 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[76\] -fixed no 339 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[12\] -fixed no 320 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed no 398 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[4\] -fixed no 593 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7 -fixed no 478 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed no 548 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 566 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[14\] -fixed no 139 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed no 338 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[4\] -fixed no 442 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_10 -fixed no 348 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed no 427 136
set_location CoreAPB3_0/g0_1 -fixed no 875 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[11\] -fixed no 120 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed no 491 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[9\] -fixed no 588 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2 -fixed no 426 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[224\] -fixed no 404 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[80\] -fixed no 338 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[14\] -fixed no 446 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[83\] -fixed no 577 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed no 589 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable -fixed no 672 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_12 -fixed no 302 111
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 866 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[2\] -fixed no 619 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[17\] -fixed no 553 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[5\] -fixed no 122 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[11\] -fixed no 156 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[2\] -fixed no 591 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed no 480 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 380 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_4 -fixed no 145 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 443 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[27\] -fixed no 566 78
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[8\] -fixed no 396 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[1\] -fixed no 139 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0_RNIIR4T2 -fixed no 403 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 472 42
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 850 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed no 404 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed no 465 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1\[0\] -fixed no 186 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[12\] -fixed no 552 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[8\] -fixed no 584 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[2\] -fixed no 458 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1_1 -fixed no 585 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[0\] -fixed no 673 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[0\] -fixed no 678 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed no 507 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[6\] -fixed no 118 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[13\] -fixed no 152 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed no 526 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed no 578 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0 -fixed no 553 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed no 555 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[16\] -fixed no 555 55
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 861 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[0\] -fixed no 156 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2 -fixed no 516 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed no 340 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed no 492 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed no 483 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1_1 -fixed no 513 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iMII_MUX_control_en -fixed no 517 130
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0 -fixed no 585 75
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in -fixed no 174 112
set_location CommsFPGA_top_0/idle_line_s_RNICHO9\[1\] -fixed no 521 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_1 -fixed no 758 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[0\] -fixed no 522 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed no 492 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed no 477 118
set_location CommsFPGA_top_0/q\[20\] -fixed no 836 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[8\] -fixed no 138 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout_RNO -fixed no 419 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[9\] -fixed no 421 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_13 -fixed no 791 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[3\] -fixed no 617 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2 -fixed no 547 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_9 -fixed no 479 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT17T\[1\] -fixed no 325 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[14\] -fixed no 126 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[0\] -fixed no 565 82
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m57 -fixed no 125 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1_1 -fixed no 404 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[0\] -fixed no 182 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed no 678 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_1 -fixed no 679 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NoClock_Detected -fixed no 385 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1 -fixed no 513 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[14\] -fixed no 553 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 790 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed no 512 121
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 849 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 872 184
set_location ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed no 500 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed no 473 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1 -fixed no 532 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[0\] -fixed no 131 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1 -fixed no 585 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[3\] -fixed no 632 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 373 118
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed no 539 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 365 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9 -fixed no 369 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[0\] -fixed no 158 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[3\] -fixed no 130 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[2\] -fixed no 119 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[3\] -fixed no 617 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[226\] -fixed no 440 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed no 740 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed no 672 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[2\] -fixed no 519 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[16\] -fixed no 322 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed no 527 151
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 863 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed no 497 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 344 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed no 475 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[5\] -fixed no 163 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_1 -fixed no 148 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in -fixed no 171 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[13\] -fixed no 366 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[1\] -fixed no 127 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_11 -fixed no 482 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[6\] -fixed no 187 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 529 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[3\] -fixed no 632 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1_1 -fixed no 554 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_11 -fixed no 519 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0 -fixed no 393 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed no 588 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 469 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 372 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_rd_wr -fixed no 188 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2 -fixed no 478 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed no 514 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[2\] -fixed no 132 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[0\] -fixed no 513 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o -fixed no 558 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 372 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIQ00G -fixed no 455 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed no 732 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1_1 -fixed no 421 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed no 567 79
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable_RNO -fixed no 672 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO_0 -fixed no 379 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 532 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed no 736 46
set_location CommsFPGA_top_0/q\[2\] -fixed no 818 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNII2SS1\[1\] -fixed no 618 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 433 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[0\] -fixed no 799 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[15\] -fixed no 132 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0 -fixed no 515 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0 -fixed no 396 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed no 601 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 792 145
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed no 538 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed no 676 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[9\] -fixed no 574 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2\[5\] -fixed no 407 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[4\] -fixed no 442 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[8\] -fixed no 140 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[3\] -fixed no 580 54
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 865 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[4\] -fixed no 113 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out -fixed no 191 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed no 479 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[10\] -fixed no 341 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0_RNI3HLE3 -fixed no 511 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[4\] -fixed no 149 118
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 842 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[28\] -fixed no 552 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0 -fixed no 473 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[12\] -fixed no 555 96
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed no 457 43
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed no 582 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1_1 -fixed no 496 126
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed no 564 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0 -fixed no 389 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed no 443 52
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 845 175
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed no 736 43
set_location CommsFPGA_top_0/q_RNO\[0\] -fixed no 781 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed no 588 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[4\] -fixed no 684 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed no 339 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[80\] -fixed no 494 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[2\] -fixed no 450 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed no 444 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[15\] -fixed no 150 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns_1 -fixed no 382 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0 -fixed no 476 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[5\] -fixed no 813 147
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed no 722 46
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2_1\[5\] -fixed no 387 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[2\] -fixed no 624 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed no 600 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932 -fixed no 131 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 565 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[6\] -fixed no 169 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[75\] -fixed no 503 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 870 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[77\] -fixed no 457 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1 -fixed no 513 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 531 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed no 548 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[2\] -fixed no 546 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 374 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed no 735 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[2\] -fixed no 411 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 788 142
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 831 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_2\[0\] -fixed no 173 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed no 734 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1 -fixed no 470 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[9\] -fixed no 554 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 376 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[3\] -fixed no 391 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[3\] -fixed no 289 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[2\] -fixed no 630 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[10\] -fixed no 179 121
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 838 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed no 426 52
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[1\] -fixed no 621 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[1\] -fixed no 389 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[11\] -fixed no 131 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed no 435 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[75\] -fixed no 341 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 572 79
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed no 465 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[27\] -fixed no 554 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[22\] -fixed no 564 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed no 490 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed no 590 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIN8OG\[8\] -fixed no 409 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[8\] -fixed no 553 90
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed no 550 112
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_18 -fixed no 599 75
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[0\] -fixed no 808 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0_RNIUSKI2 -fixed no 559 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[6\] -fixed no 552 93
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 845 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[8\] -fixed no 138 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[5\] -fixed no 583 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[14\] -fixed no 127 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[27\] -fixed no 540 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2 -fixed no 458 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un11_rx_center_sample_0_a2_0_a2 -fixed no 415 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0 -fixed no 450 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed no 395 115
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 824 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed no 544 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[4\] -fixed no 472 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed no 396 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed no 535 138
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 828 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed no 554 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed no 498 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_ack -fixed no 594 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1_1 -fixed no 504 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[15\] -fixed no 447 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[6\] -fixed no 439 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed no 384 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed no 679 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed no 523 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[0\] -fixed no 553 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[4\] -fixed no 399 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed no 602 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[9\] -fixed no 161 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2 -fixed no 401 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed no 480 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[20\] -fixed no 361 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[0\] -fixed no 176 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[12\] -fixed no 552 97
set_location ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed no 541 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed no 552 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 783 144
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 841 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2 -fixed no 495 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed no 384 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 532 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0\[8\] -fixed no 179 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 362 115
set_location CommsFPGA_top_0/q\[18\] -fixed no 834 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed no 735 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2 -fixed no 557 150
set_location ident_coreinst/IICE_INST/mdiclink_reg\[80\] -fixed no 466 118
set_location CommsFPGA_top_0/q\[19\] -fixed no 835 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[12\] -fixed no 115 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_7 -fixed no 147 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0_RNI908J2 -fixed no 478 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[7\] -fixed no 439 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[2\] -fixed no 545 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1_1 -fixed no 501 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed no 493 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[25\] -fixed no 572 52
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6 -fixed no 507 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 340 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1_1 -fixed no 468 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed no 409 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[6\] -fixed no 499 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable_RNO -fixed no 401 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 528 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[1\] -fixed no 409 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed no 448 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed no 336 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[1\] -fixed no 451 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_reset -fixed no 556 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2_RNI2COS -fixed no 802 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 819 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed no 540 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0 -fixed no 538 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1 -fixed no 477 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed no 488 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[14\] -fixed no 362 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[0\] -fixed no 678 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed no 673 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 807 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[2\] -fixed no 435 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed no 497 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[19\] -fixed no 554 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RE_d1 -fixed no 489 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 790 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 461 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2 -fixed no 507 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[240\] -fixed no 479 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[16\] -fixed no 558 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNO -fixed no 781 144
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 822 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1_1 -fixed no 537 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 761 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2 -fixed no 387 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[6\] -fixed no 173 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d_RNO\[0\] -fixed no 756 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 439 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed no 466 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[9\] -fixed no 124 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed no 399 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[230\] -fixed no 467 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 364 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[6\] -fixed no 465 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[1\] -fixed no 154 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 379 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2 -fixed no 492 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[2\] -fixed no 416 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[7\] -fixed no 596 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed no 580 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed no 489 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16_RNIG4F02\[0\] -fixed no 129 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[0\] -fixed no 403 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1 -fixed no 444 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed no 733 43
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 532 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed no 601 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0_RNI53T82 -fixed no 425 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0 -fixed no 495 150
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 860 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[4\] -fixed no 163 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[12\] -fixed no 115 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed no 389 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1 -fixed no 580 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed no 421 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_4\[5\] -fixed no 404 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed no 455 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_11 -fixed no 788 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[7\] -fixed no 123 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed no 495 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed no 473 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_6 -fixed no 848 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[1\] -fixed no 444 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[22\] -fixed no 564 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2 -fixed no 448 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[3\] -fixed no 577 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_1\[4\] -fixed no 164 111
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 837 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed no 577 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable -fixed no 789 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed no 538 154
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 862 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1_1 -fixed no 479 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed no 399 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 381 123
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 873 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed no 347 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[5\] -fixed no 576 58
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed no 467 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[0\] -fixed no 176 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_end_all_clr -fixed no 793 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed no 440 130
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 856 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed no 407 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2 -fixed no 578 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed no 677 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed no 490 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[6\] -fixed no 798 147
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 840 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[13\] -fixed no 556 96
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 533 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[1\] -fixed no 120 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1_1 -fixed no 556 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0_RNIM7193 -fixed no 543 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0_RNIMVCM2 -fixed no 459 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed no 513 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed no 390 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 437 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed no 672 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1 -fixed no 492 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[3\] -fixed no 108 115
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23 -fixed no 374 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2 -fixed no 542 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed no 343 190
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2 -fixed no 726 45
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[10\] -fixed no 422 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 376 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[4\] -fixed no 114 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIANT1\[4\] -fixed no 374 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req_RNO -fixed no 590 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[9\] -fixed no 554 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0 -fixed no 513 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[14\] -fixed no 122 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[7\] -fixed no 814 150
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_3 -fixed no 868 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[7\] -fixed no 419 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed no 338 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_mac_mii_tx_en_1\[0\] -fixed no 886 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_0 -fixed no 128 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_1 -fixed no 189 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 447 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed no 544 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[75\] -fixed no 392 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed no 459 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[14\] -fixed no 131 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[13\] -fixed no 366 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[5\] -fixed no 440 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0_RNITJRQ1 -fixed no 397 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 786 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2\[2\] -fixed no 397 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[13\] -fixed no 564 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[9\] -fixed no 134 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[2\] -fixed no 485 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2 -fixed no 396 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable -fixed no 171 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[11\] -fixed no 563 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1 -fixed no 486 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0 -fixed no 482 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 791 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7 -fixed no 843 138
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 857 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_control_reg_en -fixed no 582 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[0\] -fixed no 181 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed no 470 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[9\] -fixed no 132 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m60 -fixed no 129 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[15\] -fixed no 365 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1_1 -fixed no 477 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed no 406 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0 -fixed no 490 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RD_FIFO_WE_0_a2 -fixed no 446 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0_a2_0 -fixed no 655 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 456 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNI94O5\[5\] -fixed no 455 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[78\] -fixed no 337 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 445 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0 -fixed no 399 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[25\] -fixed no 571 78
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[6\] -fixed no 796 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed no 555 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_8 -fixed no 349 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[13\] -fixed no 148 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 796 145
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed no 514 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer -fixed no 308 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[14\] -fixed no 136 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[0\] -fixed no 589 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[17\] -fixed no 553 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1 -fixed no 387 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden_r -fixed no 509 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1 -fixed no 517 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2\[5\] -fixed no 404 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[6\] -fixed no 358 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_9 -fixed no 146 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 793 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0_RNIR20Q3 -fixed no 576 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed no 578 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[6\] -fixed no 178 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1 -fixed no 476 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 380 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1_1 -fixed no 570 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_14 -fixed no 309 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_3 -fixed no 598 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[9\] -fixed no 683 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed no 339 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[8\] -fixed no 560 91
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 861 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[15\] -fixed no 146 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI8DQ03\[1\] -fixed no 384 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed no 503 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[3\] -fixed no 624 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_1_i_m4 -fixed no 119 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[5\] -fixed no 555 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed no 600 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_a2\[4\] -fixed no 398 120
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 862 175
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed no 500 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0 -fixed no 629 129
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 865 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 570 73
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 537 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed no 516 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed no 336 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[3\] -fixed no 482 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed no 552 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0_RNIGE0P2 -fixed no 440 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed no 576 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed no 734 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[1\] -fixed no 163 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[1\] -fixed no 433 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed no 540 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[4\] -fixed no 116 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[11\] -fixed no 399 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed no 589 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 375 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIVBP6\[3\] -fixed no 547 96
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 786 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0 -fixed no 461 123
set_location CommsFPGA_top_0/RESET_set -fixed no 501 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 770 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0 -fixed no 540 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_r -fixed no 760 126
set_location CommsFPGA_top_0/q\[21\] -fixed no 837 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[1\] -fixed no 451 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[0\] -fixed no 633 130
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 788 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 376 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed no 428 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[8\] -fixed no 143 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1_1 -fixed no 425 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed no 401 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed no 445 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[1\] -fixed no 564 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed no 458 124
set_location CommsFPGA_top_0/q\[9\] -fixed no 825 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 454 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[3\] -fixed no 443 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2 -fixed no 458 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 417 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNO\[0\] -fixed no 570 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 574 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed no 396 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[3\] -fixed no 154 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1_1 -fixed no 477 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 584 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed no 576 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_o2_0\[4\] -fixed no 405 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed no 513 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 360 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed no 482 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed no 421 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o -fixed no 475 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed no 532 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed no 678 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0 -fixed no 433 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[10\] -fixed no 129 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed no 485 112
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed no 495 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[0\] -fixed no 635 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2 -fixed no 868 174
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[25\] -fixed no 528 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_17 -fixed no 301 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[1\] -fixed no 506 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[17\] -fixed no 369 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[7\] -fixed no 556 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[8\] -fixed no 129 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_8 -fixed no 129 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[0\] -fixed no 457 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0 -fixed no 465 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0 -fixed no 452 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2 -fixed no 484 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[19\] -fixed no 312 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[5\] -fixed no 467 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[9\] -fixed no 574 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[7\] -fixed no 812 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed no 486 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[3\] -fixed no 395 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[14\] -fixed no 362 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[7\] -fixed no 395 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 364 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_x2 -fixed no 182 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed no 732 43
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 533 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed no 431 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[5\] -fixed no 113 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI71661 -fixed no 409 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[1\] -fixed no 524 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[11\] -fixed no 155 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[4\] -fixed no 448 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr -fixed no 374 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed no 483 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed no 479 115
set_location CommsFPGA_top_0/q\[15\] -fixed no 831 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[3\] -fixed no 680 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0_a2_1 -fixed no 410 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[23\] -fixed no 565 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[1\] -fixed no 134 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a1\[2\] -fixed no 855 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[1\] -fixed no 542 94
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[3\] -fixed no 444 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed no 677 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0 -fixed no 172 114
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 871 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_8 -fixed no 576 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0 -fixed no 510 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_2 -fixed no 151 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed no 423 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2 -fixed no 428 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed no 507 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1 -fixed no 666 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[13\] -fixed no 561 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed no 588 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed no 541 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 863 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[2\] -fixed no 155 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed no 854 171
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b8_ubTt3_YG_0_a2 -fixed no 584 78
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_TX_Disable -fixed no 379 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[15\] -fixed no 142 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 806 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed no 337 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed no 336 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0_RNIR6UG2 -fixed no 471 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 370 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2 -fixed no 536 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1_1 -fixed no 477 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[1\] -fixed no 339 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2 -fixed no 476 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed no 480 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed no 477 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed no 577 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_0\[0\] -fixed no 380 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[1\] -fixed no 628 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[14\] -fixed no 113 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[28\] -fixed no 552 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed no 504 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0_RNI3HD23 -fixed no 488 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[6\] -fixed no 125 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 476 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNILE291 -fixed no 381 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[2\] -fixed no 434 136
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed no 876 8
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_35 -fixed no 264 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_39 -fixed no 228 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_38 -fixed no 300 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_32 -fixed no 264 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_23 -fixed no 552 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_37 -fixed no 372 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_10 -fixed no 516 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_26 -fixed no 444 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed no 408 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_11 -fixed no 516 11
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RW1_UI_ram_wrapper_1/U2_asyncnonpipe/CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0 -fixed no 444 146
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_14 -fixed no 708 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_40 -fixed no 588 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_33 -fixed no 300 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed no 408 11
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 18 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_15 -fixed no 624 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_19 -fixed no 672 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_36 -fixed no 180 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_9 -fixed no 588 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_18 -fixed no 744 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_20 -fixed no 708 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed no 444 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_12 -fixed no 480 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_17 -fixed no 624 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_21 -fixed no 780 194
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 0 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_24 -fixed no 516 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_8 -fixed no 552 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_30 -fixed no 372 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_25 -fixed no 408 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_29 -fixed no 228 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed no 480 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_28 -fixed no 372 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_13 -fixed no 552 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_6 -fixed no 780 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_31 -fixed no 336 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_22 -fixed no 588 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_16 -fixed no 816 134
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_34 -fixed no 336 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed no 444 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_27 -fixed no 480 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_5 -fixed no 672 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_7 -fixed no 744 134
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux -fixed no 111 111
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423 -fixed no 492 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 432 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\] -fixed no 351 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\] -fixed no 132 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rdiff_bus_cry_0 -fixed no 456 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 363 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429 -fixed no 771 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\] -fixed no 144 114
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430 -fixed no 819 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\] -fixed no 576 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\] -fixed no 123 120
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\] -fixed no 360 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux -fixed no 576 78
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\] -fixed no 147 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux -fixed no 108 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426 -fixed no 432 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\] -fixed no 159 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\] -fixed no 156 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434 -fixed no 456 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\] -fixed no 162 111
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_438 -fixed no 780 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\] -fixed no 150 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436 -fixed no 420 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\] -fixed no 156 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\] -fixed no 144 105
set_location CommsFPGA_top_0/q_s_425 -fixed no 816 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\] -fixed no 120 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r_cry_cy\[0\] -fixed no 492 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\] -fixed no 588 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\] -fixed no 138 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\] -fixed no 126 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_437 -fixed no 156 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\] -fixed no 135 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\] -fixed no 138 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_s_427 -fixed no 444 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\] -fixed no 123 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\] -fixed no 120 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\] -fixed no 174 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\] -fixed no 168 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\] -fixed no 156 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\] -fixed no 150 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\] -fixed no 360 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\] -fixed no 387 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\] -fixed no 144 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432 -fixed no 348 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435 -fixed no 324 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\] -fixed no 126 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_s_428 -fixed no 456 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\] -fixed no 132 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_431 -fixed no 684 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux -fixed no 108 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\] -fixed no 150 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\] -fixed no 138 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\] -fixed no 132 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\] -fixed no 162 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 363 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_s_424 -fixed no 552 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\] -fixed no 411 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\] -fixed no 132 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\] -fixed no 162 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wdiff_bus_cry_0 -fixed no 432 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\] -fixed no 165 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\] -fixed no 162 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433 -fixed no 288 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\] -fixed no 129 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 192
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 153
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 665 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 663 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 219 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 664 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 219 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 665 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 219 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 663 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 220 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 218 150
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 663 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 220 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 664 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 220 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB24 -fixed no 663 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB25 -fixed no 221 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB26 -fixed no 663 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB27 -fixed no 220 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB28 -fixed no 662 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB29 -fixed no 663 96
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 664 150
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB30 -fixed no 663 54
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB31 -fixed no 663 51
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB32 -fixed no 219 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB33 -fixed no 663 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 218 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 662 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 662 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 664 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 665 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 220 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 663 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 663 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 663 42
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 219 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 663 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 663 129
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 664 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 663 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 219 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 218 105
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 218 51
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB0 -fixed no 666 150
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB1 -fixed no 664 147
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB2 -fixed no 664 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB0 -fixed no 220 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB1 -fixed no 221 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB2 -fixed no 221 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB3 -fixed no 221 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB4 -fixed no 222 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB5 -fixed no 221 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed no 662 192
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB1 -fixed no 218 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10 -fixed no 662 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11 -fixed no 218 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB12 -fixed no 662 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13 -fixed no 218 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14 -fixed no 663 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB15 -fixed no 662 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB16 -fixed no 218 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB17 -fixed no 662 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB18 -fixed no 218 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB19 -fixed no 662 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2 -fixed no 662 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB20 -fixed no 218 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB21 -fixed no 662 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB22 -fixed no 218 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB23 -fixed no 662 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB24 -fixed no 662 96
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB25 -fixed no 662 93
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB26 -fixed no 662 90
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB27 -fixed no 662 81
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB28 -fixed no 662 78
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB29 -fixed no 662 75
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB3 -fixed no 662 153
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB30 -fixed no 662 72
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB31 -fixed no 662 57
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB32 -fixed no 662 54
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB33 -fixed no 662 51
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB34 -fixed no 662 45
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB35 -fixed no 662 42
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB36 -fixed no 218 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB37 -fixed no 662 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB4 -fixed no 662 150
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB5 -fixed no 662 141
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6 -fixed no 662 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7 -fixed no 218 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8 -fixed no 662 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9 -fixed no 218 132
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 663 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 665 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 663 147
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 144
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 665 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 665 129
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 666 126
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 183
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 662 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 662 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB4 -fixed no 662 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB0 -fixed no 664 135
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB1 -fixed no 218 123
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB2 -fixed no 219 120
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB3 -fixed no 219 117
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB4 -fixed no 219 114
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB5 -fixed no 220 111
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB6 -fixed no 219 105
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429_CC_0 -fixed no 771 128
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429_CC_1 -fixed no 780 128
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_0 -fixed no 360 137
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_1 -fixed no 372 137
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 363 125
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 372 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memraddr_r_cry_cy\[0\]_CC_0 -fixed no 492 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memwaddr_r_s_427_CC_0 -fixed no 444 143
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 456 152
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rptr_s_428_CC_0 -fixed no 456 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 432 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 432 152
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_0 -fixed no 351 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_1 -fixed no 360 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_0 -fixed no 360 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_1 -fixed no 372 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 363 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 372 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 387 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_1 -fixed no 396 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_0 -fixed no 411 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_1 -fixed no 420 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426_CC_0 -fixed no 432 137
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426_CC_1 -fixed no 444 137
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432_CC_0 -fixed no 348 113
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432_CC_1 -fixed no 360 113
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433_CC_0 -fixed no 288 107
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433_CC_1 -fixed no 300 107
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_431_CC_0 -fixed no 684 128
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\]_CC_0 -fixed no 588 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux_CC_0 -fixed no 108 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux_CC_0 -fixed no 108 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux_CC_0 -fixed no 111 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\]_CC_0 -fixed no 156 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\]_CC_0 -fixed no 174 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\]_CC_0 -fixed no 150 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\]_CC_0 -fixed no 162 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\]_CC_0 -fixed no 162 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\]_CC_0 -fixed no 138 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\]_CC_0 -fixed no 150 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\]_CC_0 -fixed no 132 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\]_CC_0 -fixed no 132 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\]_CC_0 -fixed no 144 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\]_CC_0 -fixed no 162 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\]_CC_0 -fixed no 156 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\]_CC_0 -fixed no 168 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\]_CC_0 -fixed no 144 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\]_CC_0 -fixed no 138 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\]_CC_0 -fixed no 132 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\]_CC_0 -fixed no 120 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\]_CC_0 -fixed no 129 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\]_CC_0 -fixed no 162 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\]_CC_0 -fixed no 156 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\]_CC_0 -fixed no 147 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\]_CC_0 -fixed no 144 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\]_CC_0 -fixed no 126 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\]_CC_0 -fixed no 150 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\]_CC_0 -fixed no 132 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\]_CC_0 -fixed no 135 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\]_CC_0 -fixed no 126 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\]_CC_0 -fixed no 165 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\]_CC_0 -fixed no 138 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\]_CC_0 -fixed no 123 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\]_CC_0 -fixed no 123 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\]_CC_0 -fixed no 120 107
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\]_CC_0 -fixed no 159 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_437_CC_0 -fixed no 156 107
set_location CommsFPGA_top_0/q_s_425_CC_0 -fixed no 816 140
set_location CommsFPGA_top_0/q_s_425_CC_1 -fixed no 828 140
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434_CC_0 -fixed no 456 44
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434_CC_1 -fixed no 468 44
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435_CC_0 -fixed no 324 137
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435_CC_1 -fixed no 336 137
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436_CC_0 -fixed no 420 53
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436_CC_1 -fixed no 432 53
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_438_CC_0 -fixed no 780 140
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423_CC_0 -fixed no 492 143
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423_CC_1 -fixed no 504 143
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_424_CC_0 -fixed no 552 116
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_424_CC_1 -fixed no 564 116
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_0 -fixed no 576 53
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_1 -fixed no 588 53
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux_CC_0 -fixed no 576 80
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430_CC_0 -fixed no 819 179
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430_CC_1 -fixed no 828 179
