PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IX0					link count = 0
 IX0.1					link count = 0
 IX0.2					link count = 2
 IX0.4					link count = 4
 IX0.5					link count = 6
 QX0					link count = 8
 QX0.1      AND   GATE:	 IX0.5,	 IX0.4,		link count = 10
 QX0.1_0     OR   OUTX:	 QX0.1,		link count = 13
 QX0.2      AND   GATE:	 IX0.5,	 IX0.4,	 IX0.2,	 IX0.1,		link count = 17
 QX0.2_0     OR   OUTX:	 QX0.2,		link count = 20
 QX0.3      AND   GATE:	 IX0.5,	 IX0.4,	 IX0.2,	 IX0.1,		link count = 24
 QX0.3_0     OR   OUTX:	 QX0.3,		link count = 27
 QX0.4      AND   GATE:	 IX0.5,	 IX0.4,	 IX0.2,	 IX0.1,		link count = 31
 QX0.4_0     OR   OUTX:	 QX0.4,		link count = 34
 QX0.5      AND   GATE:	 IX0.5,	 IX0.4,	 IX0.2,	 IX0.1,		link count = 38
 QX0.5_0     OR   OUTX:	 QX0.5,		link count = 41
 QX0.6      AND   GATE:	 IX0.5,	 IX0.4,		link count = 43
 QX0.6_0     OR   OUTX:	 QX0.6,		link count = 46
 iClock					link count = 46
 iConst					link count = 46
 link count = 47
PASS 2 - symbol table: name inputs outputs delay-references
 IX0        0  54
 IX0.1      0   4
 IX0.2      0   4
 IX0.4      0   6
 IX0.5      0   6
 QX0        0 126
 QX0.1      2   1
 QX0.1_0    1   2
 QX0.2      4   1
 QX0.2_0    1   4
 QX0.3      4   1
 QX0.3_0    1   8
 QX0.4      4   1
 QX0.4_0    1  16
 QX0.5      4   1
 QX0.5_0    1  32
 QX0.6      2   1
 QX0.6_0    1  64
 iClock    -1   0
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IX0       INPW   TRAB:
 IX0.1     INPX   GATE:	QX0.2,	QX0.3,	QX0.4,	QX0.5,
 IX0.2     INPX   GATE:	QX0.2,	QX0.3,	QX0.4,	QX0.5,
 IX0.4     INPX   GATE:	QX0.1,	QX0.2,	QX0.3,	QX0.4,	QX0.5,	QX0.6,
 IX0.5     INPX   GATE:	QX0.1,	QX0.2,	QX0.3,	QX0.4,	QX0.5,	QX0.6,
 QX0       INPB   OUTW:	0x7e
 QX0.1      AND   GATE:	QX0.1_0,
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2      AND   GATE:	QX0.2_0,
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3      AND   GATE:	QX0.3_0,
 QX0.3_0     OR   OUTX:	QX0	0x08
 QX0.4      AND   GATE:	QX0.4_0,
 QX0.4_0     OR   OUTX:	QX0	0x10
 QX0.5      AND   GATE:	QX0.5_0,
 QX0.5_0     OR   OUTX:	QX0	0x20
 QX0.6      AND   GATE:	QX0.6_0,
 QX0.6_0     OR   OUTX:	QX0	0x40
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IX0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    ]	QX0:	0000 inputs
	    &	QX0.1:	2 inputs
	    |	QX0.1_0:	1 inputs
	    &	QX0.2:	4 inputs
	    |	QX0.2_0:	1 inputs
	    &	QX0.3:	4 inputs
	    |	QX0.3_0:	1 inputs
	    &	QX0.4:	4 inputs
	    |	QX0.4_0:	1 inputs
	    &	QX0.5:	4 inputs
	    |	QX0.5_0:	1 inputs
	    &	QX0.6:	2 inputs
	    |	QX0.6_0:	1 inputs
== Pass 4:
IX0.1:	+1
IX0.2:	+1
IX0.4:	+1
IX0.5:	+1
QX0.1:	+2
QX0.2:	+4
QX0.3:	+4
QX0.4:	+4
QX0.5:	+4
QX0.6:	+2
== Init complete =======
