// Seed: 3095243204
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    input id_7
);
  type_12(
      1, 1, id_4, id_5
  );
  always @(*) begin
    #1 id_0 <= 1;
    id_6 = id_4;
    id_2 = 1;
  end
  logic id_8;
endmodule
