INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sim_1/new/tb_full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
