//  Include Path
+incdir+../../inc
+incdir+../inc
+incdir+../intf
+incdir+../libs/dti_apb_vip/inc
+incdir+../libs/dti_apb_vip/intf
+incdir+../libs/dti_apb_vip/master
+incdir+../libs/dti_apb_vip/slave
+incdir+../libs/dti_apb_vip/src
+incdir+../libs/dti_apb_vip/sva
+incdir+../libs/dti_sysclk_ctrl
+incdir+../libs/dti_uart_vip/inc
+incdir+../libs/dti_uart_vip/intf
+incdir+../libs/dti_uart_vip/receiver
+incdir+../libs/dti_uart_vip/src
+incdir+../libs/dti_uart_vip/transmitter
+incdir+../src/test_comp
+incdir+../src/uvm_comp
+incdir+../src/uvm_testcase
+incdir+../src/uvm_seqs/apb_seq
+incdir+../src/uvm_seqs/sysclk
+incdir+../src/uvm_seqs/uart_seq

../inc/dti_uart_regs_pkg.sv
../libs/dti_uart_vip/inc/dti_uart_pkg.svh
../libs/dti_apb_vip/inc/dti_apb_pkg.svh
../libs/dti_sysclk_ctrl/dti_sysclk_pkg.svh
../src/uvm_seqs/uart_seq/uart_seq_pkg.svh
../src/uvm_seqs/apb_seq/apb_seq_pkg.svh
../src/uvm_seqs/sysclk/dti_sysclk_dynamo_pkg.svh
../src/test_comp/apb_uart_top.sv


+define+APB_ADDR_WIDTH=12
+define+CLK_APB=100000
