// Seed: 3114347256
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13
);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_0 = 1;
  assign id_3 = id_1;
  assign id_3 = id_4;
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_3, id_3, id_0, id_5, id_3, id_5, id_4, id_5, id_3, id_3
  );
endmodule
