{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646535913318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646535913318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 22:05:13 2022 " "Processing started: Sat Mar 05 22:05:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646535913318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646535913318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shameem_03_06_22_FourBitFullAdderSub -c Shameem_03_06_22_FourBitFullAdderSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shameem_03_06_22_FourBitFullAdderSub -c Shameem_03_06_22_FourBitFullAdderSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646535913318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646535913594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646535913594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shameem_03_06_22_fourbitfulladdersub.vhd 2 1 " "Using design file shameem_03_06_22_fourbitfulladdersub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03_06_22_FourBitFullAdderSub-arch " "Found design unit 1: Shameem_03_06_22_FourBitFullAdderSub-arch" {  } { { "shameem_03_06_22_fourbitfulladdersub.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fourbitfulladdersub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_06_22_FourBitFullAdderSub " "Found entity 1: Shameem_03_06_22_FourBitFullAdderSub" {  } { { "shameem_03_06_22_fourbitfulladdersub.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fourbitfulladdersub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646535918932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shameem_03_06_22_FourBitFullAdderSub " "Elaborating entity \"Shameem_03_06_22_FourBitFullAdderSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646535918933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shameem_03_06_22_fulladder.vhd 2 1 " "Using design file shameem_03_06_22_fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03_06_22_FullAdder-arch " "Found design unit 1: Shameem_03_06_22_FullAdder-arch" {  } { { "shameem_03_06_22_fulladder.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_06_22_FullAdder " "Found entity 1: Shameem_03_06_22_FullAdder" {  } { { "shameem_03_06_22_fulladder.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646535918954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_03_06_22_FullAdder Shameem_03_06_22_FullAdder:U1 " "Elaborating entity \"Shameem_03_06_22_FullAdder\" for hierarchy \"Shameem_03_06_22_FullAdder:U1\"" {  } { { "shameem_03_06_22_fourbitfulladdersub.vhd" "U1" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fourbitfulladdersub.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646535918954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shameem_03_06_22_halfadder.vhd 2 1 " "Using design file shameem_03_06_22_halfadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03_06_22_HalfAdder-arch " "Found design unit 1: Shameem_03_06_22_HalfAdder-arch" {  } { { "shameem_03_06_22_halfadder.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_halfadder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03_06_22_HalfAdder " "Found entity 1: Shameem_03_06_22_HalfAdder" {  } { { "shameem_03_06_22_halfadder.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646535918961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646535918961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_03_06_22_HalfAdder Shameem_03_06_22_FullAdder:U1\|Shameem_03_06_22_HalfAdder:U1 " "Elaborating entity \"Shameem_03_06_22_HalfAdder\" for hierarchy \"Shameem_03_06_22_FullAdder:U1\|Shameem_03_06_22_HalfAdder:U1\"" {  } { { "shameem_03_06_22_fulladder.vhd" "U1" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 4/Shameem_03_06_22_FourBitFullAdderSub/shameem_03_06_22_fulladder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646535918961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646535919328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646535919505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646535919505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646535919521 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646535919521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646535919521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646535919521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646535919533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 22:05:19 2022 " "Processing ended: Sat Mar 05 22:05:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646535919533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646535919533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646535919533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646535919533 ""}
