#include "dolphin/types.h"

extern void EnableEXI2Interrupts(void); /* EnableEXI2Interrupts */

extern u8 gTRKCPUState[];
extern u8 gTRKState[];
extern u8 lbl_803FED58[]; /* exception table base */
extern u32 fn_800C0E60(void); /* __TRK_get_MSR */
u32 TRKTargetTranslate(u32 addr);
extern u8 gTRKInterruptVectorTable[];
extern u32 lbl_80313848[];
extern void* fn_80003488(void* dst, const void* src, u32 length);
extern void TRK_flush_cache(void* address, u32 length);

static inline void TRK_copy_vector(u32 offset) {
    void* destination = (void*)TRKTargetTranslate(offset);

    fn_80003488(destination, gTRKInterruptVectorTable + offset, 0x100);
    TRK_flush_cache(destination, 0x100);
}

#if !defined(TRKINIT_COPY_VECTORS_ONLY)
extern u32 ARGetDMAStatus(void);
extern void ARStartDMA(u32 type, u32 mainmem, u32 aram, u32 length);
extern u16 __ARGetInterruptStatus(void);
extern void __ARClearInterrupt(void);
extern void* TRK_memcpy(void* dst, const void* src, u32 n);

/* TRK__write_aram - 0x800C2EAC | size: 0x1EC
 * Hand-written MetroTRK cache-block asm; evidence: docs/asm_evidence/trk_init.md */
void TRK__write_aram(register int c, register u32 p2, void* p3) {
    u8 buff[32] __attribute__((aligned(32)));
    u32 err;
    register int count = c;
    register u32 bf;
    u32 uVar1;
    u32 size;
    u16 r;
    register u32 g;
    register int counter;
    u32 i;

    if ((u32)p2 < 0x4000 || p2 + *(u32*)p3 > 0x8000000) {
        return;
    }

    uVar1 = p2 & ~0x1f;
    counter = 0;
    size = *(u32*)p3 + (p2 & 0x1f);
    size = (size + 31) & ~31;

    for (i = 0; i < size; i += 0x20) {
        __dcbf((void*)counter, count);
        counter += 0x20;
    }

    do {
        err = ARGetDMAStatus();
    } while (err);

    r = __ARGetInterruptStatus();
    g = 0x8000000;

    counter = p2 & 0x1f;
    if (counter) {
        g = uVar1;
        bf = (u32)buff;
        asm { dcbi r0, bf }
        __ARClearInterrupt();

        ARStartDMA(1, bf, uVar1, 0x20);

        while (!__ARGetInterruptStatus()) {
        }

        TRK_memcpy((void*)c, buff, counter);
        __dcbf((void*)c, 0);
    }

    p2 += *(u32*)p3;
    counter = p2 & 0x1f;
    if (counter) {
        u32 val = p2 & ~0x1F;
        if (val != g) {
            bf = (u32)buff;
            asm { dcbi r0, bf }
            __ARClearInterrupt();
            ARStartDMA(1, bf, val, 0x20);

            while (!__ARGetInterruptStatus()) {
            }
        }
        g = c + p2;
        TRK_memcpy((void*)g, (void*)(buff + counter), 0x20 - counter);

        __dcbf((void*)g, 0);
    }
    __sync();
    __ARClearInterrupt();
    ARStartDMA(0, c, uVar1, size);
    if (!r) {
        while (!__ARGetInterruptStatus()) {
        }

        __ARClearInterrupt();
    }
}

/* TRK__read_aram - 0x800C3098 | size: 0x134
 * Hand-written MetroTRK cache-block asm; evidence: docs/asm_evidence/trk_init.md */
void TRK__read_aram(register int c, register u32 p2, void* p3) {
    u32 err;
    int i;
    register int counter;
    u16 r;
    u32 g;
    u32 x;
    u32 size;

    if ((u32)p2 < 0x4000 || p2 + *(u32*)p3 > 0x8000000) {
        return;
    }

    x = p2 & ~0x1F;
    size = *(u32*)p3 + (p2 & 0x1F);
    size = (size + 31) & ~31;
    counter = 0;

    for (i = 0; i < size; i += 0x20) {
        asm { dcbi counter, c }
        counter += 0x20;
    }

    do {
        err = ARGetDMAStatus();
    } while (err);

    r = __ARGetInterruptStatus();
    g = 0x8000000;
    __ARClearInterrupt();

    ARStartDMA(1, c, x, size);

    while (!__ARGetInterruptStatus()) {
    }

    if (!r) {
        __ARClearInterrupt();
    }
}
#endif

#if !defined(TRKINIT_COPY_VECTORS_ONLY)
s32 TRKInitializeTarget(void) {
    *(s32*)&gTRKState[0x98] = 1;
    *(u32*)&gTRKState[0x8C] = fn_800C0E60();
    *(u32*)lbl_803FED58 = 0xE0000000;
    return 0;
}
#endif

void __TRK_copy_vectors(void) {
    u32 base = *(u32*)lbl_803FED58;
    u32* offset;
    s32 i;
    u32 mask;

    if (base <= 0x44 && base + 0x4000 > 0x44 &&
        (*(u32*)(gTRKCPUState + 0x238) & 3) != 0)
    {
        base = 0x44;
    } else {
        base = 0x80000044;
    }

    mask = *(u32*)base;
    offset = lbl_80313848;
    i = 0;
    do {
        if ((mask & (1 << i)) && i != 4) {
            TRK_copy_vector(offset[i]);
        }
        i++;
    } while (i <= 14);
}

#if defined(TRKINIT_COPY_VECTORS_ONLY)
/* RULE-EXCEPTION(user-approved): in the __TRK_copy_vectors object this is a
   static inline copy of TRKTargetTranslate (the real one is the
   TRKInit_exact_800C3344 object); retail expands it into TRK_copy_vector by
   deferred inlining — see docs/RULE_EXCEPTIONS.md */
static inline
#endif
/* TRKTargetTranslate - 0x800C3344 | size 0x58 | scope none */
u32 TRKTargetTranslate(u32 addr) {
    u32 stackBase = *(u32*)lbl_803FED58;

    if (addr >= stackBase && addr < stackBase + 0x4000) {
        u32 msrBits = *(u32*)((u8*)gTRKCPUState + 0x238) & 0x3;
        if (msrBits != 0) {
            return addr;
        }
    }

    if (addr >= 0x7E000000 && addr <= 0x80000000) {
        return addr;
    }

    return (addr & 0x3FFFFFFF) | 0x80000000;
}

#if !defined(TRKINIT_COPY_VECTORS_ONLY)
/* EnableMetroTRKInterrupts - 0x800C339C | size 0x20 | scope global */
void EnableMetroTRKInterrupts(void) {
    EnableEXI2Interrupts();
}
#endif
