{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555425373536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555425373539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 22:36:13 2019 " "Processing started: Tue Apr 16 22:36:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555425373539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425373539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425373539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555425374238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cache/udp_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cache/udp_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_icache " "Found entity 1: udp_icache" {  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/iprecieve.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/iprecieve.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_num.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_num " "Found entity 1: data_num" {  } { { "rtl/data_num.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/data_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_layer udp.v(84) " "Verilog HDL Implicit Net warning at udp.v(84): created implicit net for \"IP_layer\"" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_Ptrcl udp.v(85) " "Verilog HDL Implicit Net warning at udp.v(85): created implicit net for \"IP_Ptrcl\"" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_IP udp.v(88) " "Verilog HDL Implicit Net warning at udp.v(88): created implicit net for \"pc_IP\"" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_mac udp.v(89) " "Verilog HDL Implicit Net warning at udp.v(89): created implicit net for \"pc_mac\"" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UDP_layer udp.v(94) " "Verilog HDL Implicit Net warning at udp.v(94): created implicit net for \"UDP_layer\"" {  } { { "rtl/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_o_valid ethernet.v(55) " "Verilog HDL Implicit Net warning at ethernet.v(55): created implicit net for \"data_o_valid\"" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet " "Elaborating entity \"ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555425382048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ethernet.v(95) " "Verilog HDL assignment warning at ethernet.v(95): truncated value with size 32 to match size of target (9)" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382049 "|ethernet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ethernet.v(118) " "Verilog HDL assignment warning at ethernet.v(118): truncated value with size 32 to match size of target (9)" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382049 "|ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"udp:udp_inst\"" {  } { { "rtl/ethernet.v" "udp_inst" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend udp:udp_inst\|ipsend:b2v_inst " "Elaborating entity \"ipsend\" for hierarchy \"udp:udp_inst\|ipsend:b2v_inst\"" {  } { { "rtl/udp.v" "b2v_inst" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2 ipsend.v(43) " "Verilog HDL or VHDL warning at ipsend.v(43): object \"count2\" assigned a value but never read" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555425382063 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ipsend.v(53) " "Verilog HDL or VHDL warning at ipsend.v(53): object \"r\" assigned a value but never read" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555425382063 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mema ipsend.v(58) " "Verilog HDL warning at ipsend.v(58): initial value for variable mema should be constant" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 58 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555425382063 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(189) " "Verilog HDL assignment warning at ipsend.v(189): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382065 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(192) " "Verilog HDL assignment warning at ipsend.v(192): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382065 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ipsend.v(209) " "Verilog HDL assignment warning at ipsend.v(209): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382065 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ipsend.v(214) " "Verilog HDL assignment warning at ipsend.v(214): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(224) " "Verilog HDL assignment warning at ipsend.v(224): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(227) " "Verilog HDL assignment warning at ipsend.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(230) " "Verilog HDL assignment warning at ipsend.v(230): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(233) " "Verilog HDL assignment warning at ipsend.v(233): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(236) " "Verilog HDL assignment warning at ipsend.v(236): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(239) " "Verilog HDL assignment warning at ipsend.v(239): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(242) " "Verilog HDL assignment warning at ipsend.v(242): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382066 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ipsend.v(248) " "Verilog HDL assignment warning at ipsend.v(248): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382067 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(255) " "Verilog HDL assignment warning at ipsend.v(255): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382067 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(258) " "Verilog HDL assignment warning at ipsend.v(258): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382067 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(261) " "Verilog HDL assignment warning at ipsend.v(261): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382067 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(264) " "Verilog HDL assignment warning at ipsend.v(264): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(267) " "Verilog HDL assignment warning at ipsend.v(267): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(270) " "Verilog HDL assignment warning at ipsend.v(270): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(273) " "Verilog HDL assignment warning at ipsend.v(273): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(277) " "Verilog HDL assignment warning at ipsend.v(277): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(288) " "Verilog HDL assignment warning at ipsend.v(288): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(291) " "Verilog HDL assignment warning at ipsend.v(291): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(294) " "Verilog HDL assignment warning at ipsend.v(294): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(297) " "Verilog HDL assignment warning at ipsend.v(297): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382068 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(300) " "Verilog HDL assignment warning at ipsend.v(300): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382069 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(303) " "Verilog HDL assignment warning at ipsend.v(303): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382069 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(306) " "Verilog HDL assignment warning at ipsend.v(306): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382069 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ipsend.v(320) " "Verilog HDL assignment warning at ipsend.v(320): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382069 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(333) " "Verilog HDL assignment warning at ipsend.v(333): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(336) " "Verilog HDL assignment warning at ipsend.v(336): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(339) " "Verilog HDL assignment warning at ipsend.v(339): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(342) " "Verilog HDL assignment warning at ipsend.v(342): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(345) " "Verilog HDL assignment warning at ipsend.v(345): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(348) " "Verilog HDL assignment warning at ipsend.v(348): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(351) " "Verilog HDL assignment warning at ipsend.v(351): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(354) " "Verilog HDL assignment warning at ipsend.v(354): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555425382070 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.data_a 0 ipsend.v(40) " "Net \"mema2.data_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555425382076 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.waddr_a 0 ipsend.v(40) " "Net \"mema2.waddr_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555425382076 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.we_a 0 ipsend.v(40) " "Net \"mema2.we_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555425382076 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:udp_inst\|crc:b2v_inst4 " "Elaborating entity \"crc\" for hierarchy \"udp:udp_inst\|crc:b2v_inst4\"" {  } { { "rtl/udp.v" "b2v_inst4" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve udp:udp_inst\|iprecieve:b2v_inst8 " "Elaborating entity \"iprecieve\" for hierarchy \"udp:udp_inst\|iprecieve:b2v_inst8\"" {  } { { "rtl/udp.v" "b2v_inst8" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_icache udp_icache:udp_icache_inst0 " "Elaborating entity \"udp_icache\" for hierarchy \"udp_icache:udp_icache_inst0\"" {  } { { "rtl/ethernet.v" "udp_icache_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/cache/udp_icache.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555425382303 ""}  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555425382303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ur1 " "Found entity 1: altsyncram_1ur1" {  } { { "db/altsyncram_1ur1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/altsyncram_1ur1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555425382354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425382354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ur1 udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_1ur1:auto_generated " "Elaborating entity \"altsyncram_1ur1\" for hierarchy \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_1ur1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425382355 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:b2v_inst\|mema2 " "RAM logic \"udp:udp_inst\|ipsend:b2v_inst\|mema2\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ipsend.v" "mema2" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555425382741 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555425382741 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/ethernet_test.ram0_ipsend_dcf860f0.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/ethernet_test.ram0_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1555425382741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555425383158 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/crc.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555425383182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555425383182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E_RESET VCC " "Pin \"E_RESET\" is stuck at VCC" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555425383446 "|ethernet|E_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555425383446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555425383529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555425384653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555425384653 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_GCLK1 " "No output dependent on input pin \"FPGA_GCLK1\"" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555425384727 "|ethernet|FPGA_GCLK1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_RXER " "No output dependent on input pin \"E_RXER\"" {  } { { "rtl/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555425384727 "|ethernet|E_RXER"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555425384727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "888 " "Implemented 888 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555425384727 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555425384727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "808 " "Implemented 808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555425384727 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555425384727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555425384727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555425384740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 22:36:24 2019 " "Processing ended: Tue Apr 16 22:36:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555425384740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555425384740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555425384740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555425384740 ""}
