{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761613629034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761613629034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 22:07:08 2025 " "Processing started: Mon Oct 27 22:07:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761613629034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761613629034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multimodca2 -c Multimodca2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multimodca2 -c Multimodca2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761613629034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761613629265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Completo-comportamiento " "Found design unit 1: Sumador_Completo-comportamiento" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/Sumador_Completo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/Sumador_Completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2sinsigno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi2sinsigno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2sinsigno-bdf_type " "Found design unit 1: multi2sinsigno-bdf_type" {  } { { "multi2sinsigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2sinsigno.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi2sinsigno " "Found entity 1: multi2sinsigno" {  } { { "multi2sinsigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2sinsigno.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2consigno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi2consigno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2consigno-bdf_type " "Found design unit 1: multi2consigno-bdf_type" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi2consigno " "Found entity 1: multi2consigno" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761613629589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multimodca2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multimodca2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multimodca2 " "Found entity 1: Multimodca2" {  } { { "Multimodca2.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/Multimodca2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761613629594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761613629594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multimodca2 " "Elaborating entity \"Multimodca2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761613629614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2consigno multi2consigno:inst1 " "Elaborating entity \"multi2consigno\" for hierarchy \"multi2consigno:inst1\"" {  } { { "Multimodca2.bdf" "inst1" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/Multimodca2.bdf" { { 48 424 576 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761613629614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo multi2consigno:inst1\|Sumador_Completo:b2v_inst18 " "Elaborating entity \"Sumador_Completo\" for hierarchy \"multi2consigno:inst1\|Sumador_Completo:b2v_inst18\"" {  } { { "multi2consigno.vhd" "b2v_inst18" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761613629624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2sinsigno multi2sinsigno:inst " "Elaborating entity \"multi2sinsigno\" for hierarchy \"multi2sinsigno:inst\"" {  } { { "Multimodca2.bdf" "inst" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/Multimodca2.bdf" { { 312 440 536 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761613629624 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|Out0 multi2consigno:inst1\|Out0~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|Out0\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|Out0~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|Out0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|Out1 multi2consigno:inst1\|Out1~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|Out1\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|Out1~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|Out1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|Out3 multi2consigno:inst1\|Out3~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|Out3\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|Out3~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|Out3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|Out2 multi2consigno:inst1\|Out2~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|Out2\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|Out2~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|Out2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|SYNTHESIZED_WIRE_19 multi2consigno:inst1\|SYNTHESIZED_WIRE_19~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_19\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_19~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|SYNTHESIZED_WIRE_19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|SYNTHESIZED_WIRE_24 multi2consigno:inst1\|SYNTHESIZED_WIRE_24~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_24\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_24~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|SYNTHESIZED_WIRE_24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|SYNTHESIZED_WIRE_22 multi2consigno:inst1\|SYNTHESIZED_WIRE_22~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_22\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_22~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|SYNTHESIZED_WIRE_22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "multi2consigno:inst1\|SYNTHESIZED_WIRE_20 multi2consigno:inst1\|SYNTHESIZED_WIRE_20~_emulated multi2consigno:inst1\|Out0~1 " "Register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_20\" is converted into an equivalent circuit using register \"multi2consigno:inst1\|SYNTHESIZED_WIRE_20~_emulated\" and latch \"multi2consigno:inst1\|Out0~1\"" {  } { { "multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_D/multi2consigno.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761613629939 "|Multimodca2|multi2consigno:inst1|SYNTHESIZED_WIRE_20"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1761613629939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761613630028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761613630223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761613630223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761613630252 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761613630252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761613630252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761613630252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761613630270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 22:07:10 2025 " "Processing ended: Mon Oct 27 22:07:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761613630270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761613630270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761613630270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761613630270 ""}
