Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May  1 23:08:15 2017
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file master_control_sets_placed.rpt
| Design       : master
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             101 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              73 |           22 |
| Yes          | No                    | Yes                    |              46 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+
|              Clock Signal              |                 Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+
|  VGA_Clock/clk_wiz_0/inst/CLK1024x768  |                                               | VGA_Display/EN01_out                           |                1 |              1 |
|  VGA_Clock/clk_wiz_0/inst/CLK1280x1024 |                                               | VGA_Display/EN0                                |                1 |              1 |
|  VGA_Clock/clk_wiz_0/inst/CLK800x600   |                                               | VGA_Display/EN03_out                           |                1 |              1 |
|  Clock/clk_wiz_0/inst/sysCLK           | VGA_Pattern/sel                               | VGA_Pattern/patternCNT0                        |                1 |              4 |
|  Clock/clk_wiz_0/inst/sysCLK           | VGA_Pattern/nCLK0                             |                                                |                2 |              6 |
|  VGA_Clock/clk_wiz_0/inst/CLK1024x768  | VGA_Display/VGA1024x768/pixelY[9]_i_1__0_n_0  | VGA_Display/VGA1024x768/intvgaR[3]_i_2__0_n_0  |                6 |             10 |
|  VGA_Clock/clk_wiz_0/inst/CLK1280x1024 | VGA_Display/VGA1280x1024/pixelY[9]_i_1__1_n_0 | VGA_Display/VGA1280x1024/intvgaR[3]_i_2__1_n_0 |                4 |             10 |
|  VGA_Clock/clk_wiz_0/inst/CLK800x600   | VGA_Display/VGA800x600/pixelY[9]_i_1_n_0      | VGA_Display/VGA800x600/intvgaR[3]_i_2_n_0      |                6 |             10 |
| ~Clock/clk_wiz_0/inst/sysCLK           | VGA_Pattern/intpixelDATA[11]_i_1_n_0          | VGA_Pattern/patternCNT0                        |                3 |             12 |
|  VGA_Clock/clk_wiz_0/inst/CLK1024x768  | VGA_Display/intEN1024x768_reg_n_0             |                                                |                6 |             22 |
|  VGA_Clock/clk_wiz_0/inst/CLK800x600   | VGA_Display/intEN800x600_reg_n_0              |                                                |                8 |             22 |
|  VGA_Clock/clk_wiz_0/inst/CLK1280x1024 | VGA_Display/intEN1280x1024_reg_n_0            |                                                |                6 |             23 |
|  VGA_Clock/clk_wiz_0/inst/CLK1024x768  |                                               | VGA_Display/VGA1024x768/intvgaR[3]_i_2__0_n_0  |               13 |             24 |
|  VGA_Clock/clk_wiz_0/inst/CLK800x600   |                                               | VGA_Display/VGA800x600/intvgaR[3]_i_2_n_0      |               14 |             24 |
|  VGA_Clock/clk_wiz_0/inst/CLK1280x1024 |                                               | VGA_Display/VGA1280x1024/intvgaR[3]_i_2__1_n_0 |               14 |             25 |
|  Clock/clk_wiz_0/inst/sysCLK           |                                               | VGA_Pattern/patternCNT0                        |                7 |             25 |
+----------------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 6      |                     1 |
| 10     |                     3 |
| 12     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


