// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module svm_detect (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cells_bin_V_2,
        cells_bin_V_2_ap_vld,
        cells_bin_V_address0,
        cells_bin_V_ce0,
        cells_bin_V_q0,
        cells_bin_V_address1,
        cells_bin_V_ce1,
        cells_bin_V_q1,
        cells_mag_sq_V_address0,
        cells_mag_sq_V_ce0,
        cells_mag_sq_V_q0,
        cells_mag_sq_V_address1,
        cells_mag_sq_V_ce1,
        cells_mag_sq_V_q1
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] cells_bin_V_2;
output   cells_bin_V_2_ap_vld;
output  [9:0] cells_bin_V_address0;
output   cells_bin_V_ce0;
input  [31:0] cells_bin_V_q0;
output  [9:0] cells_bin_V_address1;
output   cells_bin_V_ce1;
input  [31:0] cells_bin_V_q1;
output  [5:0] cells_mag_sq_V_address0;
output   cells_mag_sq_V_ce0;
input  [63:0] cells_mag_sq_V_q0;
output  [5:0] cells_mag_sq_V_address1;
output   cells_mag_sq_V_ce1;
input  [63:0] cells_mag_sq_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cells_bin_V_2_ap_vld;
reg[9:0] cells_bin_V_address0;
reg cells_bin_V_ce0;
reg[9:0] cells_bin_V_address1;
reg cells_bin_V_ce1;
reg[5:0] cells_mag_sq_V_address0;
reg cells_mag_sq_V_ce0;
reg[5:0] cells_mag_sq_V_address1;
reg cells_mag_sq_V_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] SVM_detector_V_address0;
reg    SVM_detector_V_ce0;
wire   [14:0] SVM_detector_V_q0;
reg   [10:0] SVM_detector_V_address1;
reg    SVM_detector_V_ce1;
wire   [14:0] SVM_detector_V_q1;
wire   [31:0] grp_fu_360_p2;
reg   [31:0] reg_370;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state33;
reg   [31:0] reg_377;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
reg   [31:0] reg_381;
reg   [14:0] reg_385;
wire    ap_CS_fsm_state41;
reg   [14:0] reg_389;
wire   [2:0] i_1_fu_409_p2;
reg   [2:0] i_1_reg_1600;
wire    ap_CS_fsm_state2;
wire   [10:0] tmp_3_fu_415_p2;
reg   [10:0] tmp_3_reg_1609;
wire   [0:0] exitcond2_fu_403_p2;
reg   [0:0] is_neg_1_reg_1620;
wire   [31:0] tmp_7_fu_432_p2;
reg   [31:0] tmp_7_reg_1626;
wire   [2:0] j_1_fu_444_p2;
reg   [2:0] j_1_reg_1634;
wire    ap_CS_fsm_state3;
wire   [5:0] tmp_5_fu_450_p3;
reg   [5:0] tmp_5_reg_1643;
wire   [0:0] exitcond3_fu_438_p2;
wire   [5:0] tmp_11_fu_463_p3;
reg   [5:0] tmp_11_reg_1653;
wire    ap_CS_fsm_state4;
reg   [63:0] p_Val2_18_reg_1663;
wire   [5:0] tmp_23_fu_475_p3;
reg   [5:0] tmp_23_reg_1668;
wire   [5:0] tmp_39_fu_487_p3;
reg   [5:0] tmp_39_reg_1678;
wire    ap_CS_fsm_state5;
wire   [63:0] tmp1_fu_498_p2;
reg   [63:0] tmp1_reg_1688;
wire   [63:0] p_Val2_23_fu_509_p2;
reg   [63:0] p_Val2_23_reg_1693;
wire    ap_CS_fsm_state6;
reg   [0:0] is_neg_reg_1700;
wire   [63:0] tmp_13_fu_522_p2;
reg   [63:0] tmp_13_reg_1706;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_12_fu_527_p2;
reg   [0:0] tmp_12_reg_1711;
wire    ap_CS_fsm_state8;
wire   [63:0] p_Val2_31_fu_532_p3;
reg   [63:0] p_Val2_31_reg_1717;
wire   [31:0] num_zeros_1_fu_555_p1;
reg   [31:0] num_zeros_1_reg_1723;
wire   [7:0] tmp_48_fu_559_p1;
reg   [7:0] tmp_48_reg_1728;
wire   [31:0] tmp32_V_7_fu_622_p3;
reg   [31:0] tmp32_V_7_reg_1733;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp32_V_12_fu_630_p1;
reg   [31:0] tmp32_V_12_reg_1738;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_19_fu_644_p2;
reg   [0:0] tmp_19_reg_1743;
wire   [31:0] yn_fu_706_p3;
reg   [31:0] yn_reg_1748;
wire    ap_CS_fsm_state16;
wire   [31:0] x_fu_717_p3;
reg   [31:0] x_reg_1754;
wire   [31:0] grp_fu_355_p2;
reg   [31:0] tmp_24_reg_1759;
wire    ap_CS_fsm_state29;
reg   [0:0] isneg_reg_1764;
wire    ap_CS_fsm_state34;
reg   [10:0] exp_tmp_V_reg_1770;
wire   [51:0] tmp_93_fu_750_p1;
reg   [51:0] tmp_93_reg_1775;
wire   [0:0] tmp_27_fu_754_p2;
reg   [0:0] tmp_27_reg_1780;
wire   [53:0] p_Result_2_fu_770_p1;
reg   [53:0] p_Result_2_reg_1786;
wire    ap_CS_fsm_state35;
wire   [53:0] man_V_1_fu_774_p2;
reg   [53:0] man_V_1_reg_1791;
wire   [0:0] tmp_28_fu_786_p2;
reg   [0:0] tmp_28_reg_1796;
wire  signed [11:0] sh_amt_fu_804_p3;
reg  signed [11:0] sh_amt_reg_1802;
wire   [0:0] tmp_31_fu_812_p2;
reg   [0:0] tmp_31_reg_1808;
wire   [0:0] icmp1_fu_828_p2;
reg   [0:0] icmp1_reg_1814;
wire   [53:0] man_V_2_fu_834_p3;
reg   [53:0] man_V_2_reg_1819;
wire    ap_CS_fsm_state36;
wire  signed [31:0] sh_amt_cast_fu_839_p1;
reg  signed [31:0] sh_amt_cast_reg_1824;
wire   [0:0] sel_tmp5_fu_911_p2;
reg   [0:0] sel_tmp5_reg_1829;
wire   [0:0] or_cond_fu_916_p2;
reg   [0:0] or_cond_reg_1834;
wire   [0:0] or_cond2_fu_928_p2;
reg   [0:0] or_cond2_reg_1839;
wire   [30:0] tmp_76_fu_954_p3;
reg   [30:0] tmp_76_reg_1844;
wire   [9:0] tmp_10_fu_979_p2;
reg   [9:0] tmp_10_reg_1849;
wire    ap_CS_fsm_state37;
wire   [9:0] tmp_18_fu_1001_p2;
reg   [9:0] tmp_18_reg_1854;
wire   [9:0] tmp_37_fu_1023_p2;
reg   [9:0] tmp_37_reg_1859;
wire   [9:0] tmp_43_fu_1044_p2;
reg   [9:0] tmp_43_reg_1864;
wire  signed [62:0] OP2_V_cast_fu_1095_p1;
reg  signed [62:0] OP2_V_cast_reg_1869;
wire   [3:0] k_1_fu_1105_p2;
reg   [3:0] k_1_reg_1880;
wire    ap_CS_fsm_state38;
wire   [0:0] exitcond_fu_1099_p2;
wire   [9:0] tmp_81_fu_1135_p2;
reg   [9:0] tmp_81_reg_1895;
wire   [9:0] tmp_82_fu_1140_p2;
reg   [9:0] tmp_82_reg_1900;
wire   [10:0] tmp_42_fu_1145_p2;
reg   [31:0] tmp_45_reg_1930;
reg   [31:0] tmp_47_reg_1935;
wire   [10:0] SVM_index_3_fu_1235_p2;
reg   [10:0] SVM_index_3_reg_1950;
reg   [31:0] tmp_49_reg_1955;
reg   [31:0] tmp_51_reg_1960;
wire   [45:0] p_Val2_6_fu_1286_p2;
reg   [45:0] p_Val2_6_reg_1965;
wire   [45:0] p_Val2_9_fu_1299_p2;
reg   [45:0] p_Val2_9_reg_1970;
wire   [45:0] p_Val2_8_fu_1375_p2;
reg   [45:0] p_Val2_8_reg_1975;
wire    ap_CS_fsm_state42;
reg   [31:0] tmp_84_reg_1980;
wire   [45:0] p_Val2_4_fu_1398_p2;
reg   [45:0] p_Val2_4_reg_1985;
reg   [31:0] result_V_reg_1990;
wire    ap_CS_fsm_state43;
wire   [0:0] tmp_s_fu_1481_p2;
reg   [0:0] tmp_s_reg_1996;
wire    ap_CS_fsm_state45;
wire   [31:0] tmp32_V_1_fu_1509_p2;
reg   [31:0] tmp32_V_1_reg_2001;
wire   [7:0] tmp_fu_1515_p1;
reg   [7:0] tmp_reg_2006;
wire   [31:0] tmp32_V_fu_1519_p1;
reg   [31:0] tmp32_V_reg_2011;
wire    ap_CS_fsm_state51;
wire   [0:0] tmp_1_fu_1533_p2;
reg   [0:0] tmp_1_reg_2016;
reg   [10:0] SVM_index_reg_286;
reg    ap_block_state1;
reg   [2:0] i_reg_298;
reg   [10:0] SVM_index_1_reg_310;
reg   [2:0] j_reg_321;
reg   [10:0] SVM_index_2_reg_333;
wire    ap_CS_fsm_state44;
reg   [3:0] k_reg_344;
wire   [63:0] tmp_8_fu_458_p1;
wire   [63:0] tmp_15_fu_470_p1;
wire   [63:0] tmp_32_fu_482_p1;
wire   [63:0] tmp_40_fu_493_p1;
wire   [63:0] tmp_82_cast_fu_1120_p1;
wire   [63:0] tmp_83_cast_fu_1130_p1;
wire   [63:0] tmp_84_cast_fu_1151_p1;
wire   [63:0] tmp_85_cast_fu_1155_p1;
wire   [63:0] tmp_52_fu_1159_p1;
wire   [63:0] tmp_57_fu_1170_p1;
wire   [63:0] tmp_62_fu_1219_p1;
wire   [63:0] tmp_67_fu_1230_p1;
reg   [31:0] p_Val2_s_fu_154;
reg   [31:0] p_Val2_7_fu_158;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_360_p0;
reg   [31:0] grp_fu_360_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
reg   [31:0] grp_fu_364_p0;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state46;
wire   [63:0] tmp2_fu_504_p2;
reg   [63:0] p_Result_s_fu_537_p4;
reg   [63:0] tmp_14_fu_547_p3;
wire   [31:0] msb_idx_fu_563_p2;
wire   [26:0] tmp_50_fu_568_p4;
wire   [31:0] tmp32_V_5_fu_584_p1;
wire   [31:0] tmp_17_fu_587_p2;
wire   [5:0] tmp_60_fu_599_p1;
wire   [5:0] tmp_65_fu_603_p2;
wire   [63:0] tmp_70_fu_609_p1;
wire   [63:0] tmp_89_fu_613_p2;
wire   [0:0] icmp_fu_578_p2;
wire   [31:0] tmp32_V_3_fu_593_p2;
wire   [31:0] tmp32_V_6_fu_618_p1;
wire   [31:0] grp_fu_364_p1;
wire   [7:0] p_Result_s_24_fu_634_p4;
wire   [7:0] tmp_21_fu_655_p1;
wire   [7:0] tmp_20_fu_650_p2;
wire   [7:0] p_Repl2_4_trunc_fu_658_p2;
wire   [8:0] tmp_22_fu_664_p3;
wire   [31:0] p_Result_1_fu_671_p5;
wire   [30:0] tmp_44_fu_682_p4;
wire   [31:0] tmp_46_fu_692_p1;
wire   [31:0] p_op_fu_696_p2;
wire   [31:0] tmp_55_fu_702_p1;
wire   [31:0] f_3_fu_713_p1;
wire   [63:0] d_assign_fu_367_p1;
wire   [63:0] ireg_V_fu_724_p1;
wire   [62:0] tmp_91_fu_728_p1;
wire   [52:0] tmp_26_fu_763_p3;
wire   [11:0] tmp_25_fu_760_p1;
wire   [11:0] F2_fu_780_p2;
wire   [11:0] tmp_29_fu_792_p2;
wire   [11:0] tmp_30_fu_798_p2;
wire   [6:0] tmp_95_fu_818_p4;
wire   [53:0] tmp_35_fu_847_p1;
wire   [0:0] sel_tmp1_fu_857_p2;
wire   [0:0] sel_tmp6_demorgan_fu_867_p2;
wire   [0:0] sel_tmp6_fu_871_p2;
wire   [0:0] sel_tmp7_fu_877_p2;
wire   [0:0] tmp_33_fu_842_p2;
wire   [0:0] sel_tmp_fu_888_p2;
wire   [0:0] sel_tmp21_demorgan_fu_900_p2;
wire   [0:0] sel_tmp4_fu_905_p2;
wire   [0:0] sel_tmp3_fu_894_p2;
wire   [0:0] sel_tmp8_fu_882_p2;
wire   [0:0] sel_tmp2_fu_862_p2;
wire   [0:0] or_cond1_fu_922_p2;
wire   [53:0] tmp_36_fu_851_p2;
wire   [30:0] tmp_74_fu_934_p4;
wire   [30:0] tmp_75_fu_944_p4;
wire   [8:0] tmp_6_fu_965_p4;
wire   [9:0] p_shl3_cast_fu_975_p1;
wire   [9:0] tmp_8_cast_fu_962_p1;
wire   [8:0] tmp_16_fu_988_p4;
wire   [9:0] p_shl2_cast_fu_997_p1;
wire   [9:0] tmp_37_cast_fu_985_p1;
wire   [8:0] tmp_34_fu_1010_p4;
wire   [9:0] p_shl1_cast_fu_1019_p1;
wire   [9:0] tmp_46_cast_fu_1007_p1;
wire   [8:0] tmp_41_fu_1032_p4;
wire   [9:0] p_shl_cast_fu_1040_p1;
wire   [9:0] tmp_60_cast_fu_1029_p1;
wire   [31:0] tmp_94_fu_1050_p1;
wire   [31:0] tmp_38_fu_1053_p2;
wire   [30:0] tmp_71_fu_1058_p4;
wire   [30:0] tmp_72_fu_1068_p3;
wire   [30:0] tmp_73_fu_1075_p3;
wire   [30:0] tmp_77_fu_1082_p3;
wire   [30:0] tmp_78_fu_1088_p3;
wire   [9:0] tmp_43_cast_fu_1111_p1;
wire   [9:0] tmp_79_fu_1115_p2;
wire   [9:0] tmp_80_fu_1125_p2;
wire   [10:0] tmp_56_fu_1164_p2;
wire  signed [31:0] p_Val2_1_fu_1179_p0;
wire  signed [30:0] p_Val2_1_fu_1179_p1;
wire   [62:0] p_Val2_1_fu_1179_p2;
wire  signed [31:0] p_Val2_2_fu_1198_p0;
wire  signed [30:0] p_Val2_2_fu_1198_p1;
wire   [62:0] p_Val2_2_fu_1198_p2;
wire   [10:0] tmp_61_fu_1213_p2;
wire   [10:0] tmp_66_fu_1224_p2;
wire  signed [31:0] p_Val2_3_fu_1245_p0;
wire  signed [30:0] p_Val2_3_fu_1245_p1;
wire   [62:0] p_Val2_3_fu_1245_p2;
wire  signed [31:0] p_Val2_5_fu_1264_p0;
wire  signed [30:0] p_Val2_5_fu_1264_p1;
wire   [62:0] p_Val2_5_fu_1264_p2;
wire  signed [31:0] p_Val2_6_fu_1286_p0;
wire  signed [14:0] p_Val2_6_fu_1286_p1;
wire  signed [31:0] p_Val2_9_fu_1299_p0;
wire  signed [14:0] p_Val2_9_fu_1299_p1;
wire   [47:0] tmp_53_fu_1311_p3;
wire  signed [63:0] p_Val2_6_cast_fu_1308_p1;
wire   [64:0] tmp_54_fu_1323_p1;
wire   [64:0] tmp_67_cast_fu_1319_p1;
wire   [64:0] p_Val2_34_fu_1327_p2;
wire   [31:0] tmp_83_fu_1336_p4;
wire   [47:0] tmp_58_fu_1346_p3;
wire  signed [63:0] p_Val2_9_cast_fu_1333_p1;
wire   [64:0] tmp_59_fu_1358_p1;
wire   [64:0] tmp_74_cast_fu_1354_p1;
wire  signed [31:0] p_Val2_8_fu_1375_p0;
wire  signed [14:0] p_Val2_8_fu_1375_p1;
wire   [64:0] p_Val2_35_fu_1362_p2;
wire  signed [31:0] p_Val2_4_fu_1398_p0;
wire  signed [14:0] p_Val2_4_fu_1398_p1;
wire   [47:0] tmp_63_fu_1407_p3;
wire  signed [63:0] p_Val2_10_cast_fu_1404_p1;
wire   [64:0] tmp_64_fu_1418_p1;
wire   [64:0] tmp_80_cast_fu_1414_p1;
wire   [64:0] p_Val2_36_fu_1422_p2;
wire   [31:0] tmp_85_fu_1431_p4;
wire   [47:0] tmp_68_fu_1441_p3;
wire  signed [63:0] p_Val2_11_cast_fu_1428_p1;
wire   [64:0] tmp_69_fu_1453_p1;
wire   [64:0] tmp_86_cast_fu_1449_p1;
wire   [64:0] p_Val2_37_fu_1457_p2;
wire   [31:0] p_Val2_38_fu_1486_p3;
reg   [31:0] p_Result_4_fu_1491_p4;
reg   [31:0] num_zeros_fu_1501_p3;
wire   [7:0] p_Result_3_fu_1523_p4;
wire   [7:0] tmp_2_fu_1539_p2;
wire   [7:0] tmp_9_fu_1544_p1;
wire   [7:0] p_Repl2_1_trunc_fu_1547_p2;
wire   [8:0] tmp_4_fu_1553_p3;
wire   [31:0] p_Result_5_fu_1560_p5;
wire   [31:0] f_fu_1571_p1;
reg   [51:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 52'd1;
end

svm_detect_SVM_decud #(
    .DataWidth( 15 ),
    .AddressRange( 1764 ),
    .AddressWidth( 11 ))
SVM_detector_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SVM_detector_V_address0),
    .ce0(SVM_detector_V_ce0),
    .q0(SVM_detector_V_q0),
    .address1(SVM_detector_V_address1),
    .ce1(SVM_detector_V_ce1),
    .q1(SVM_detector_V_q1)
);

xillybus_wrapper_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_dEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1077936128),
    .din1(reg_370),
    .ce(1'b1),
    .dout(grp_fu_355_p2)
);

xillybus_wrapper_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_eOg_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_360_p0),
    .din1(grp_fu_360_p1),
    .ce(1'b1),
    .dout(grp_fu_360_p2)
);

xillybus_wrapper_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
xillybus_wrapper_fYi_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_364_p0),
    .ce(1'b1),
    .dout(grp_fu_364_p1)
);

xillybus_wrapper_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
xillybus_wrapper_g8j_U14(
    .din0(reg_370),
    .dout(d_assign_fu_367_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state52)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond_fu_1099_p2 == 1'd1))) begin
        SVM_index_1_reg_310 <= tmp_42_fu_1145_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond2_fu_403_p2 == 1'd0))) begin
        SVM_index_1_reg_310 <= SVM_index_reg_286;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SVM_index_2_reg_333 <= SVM_index_3_reg_1950;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        SVM_index_2_reg_333 <= SVM_index_1_reg_310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond3_fu_438_p2 == 1'd1))) begin
        SVM_index_reg_286 <= tmp_3_reg_1609;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        SVM_index_reg_286 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond3_fu_438_p2 == 1'd1))) begin
        i_reg_298 <= i_1_reg_1600;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_298 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond_fu_1099_p2 == 1'd1))) begin
        j_reg_321 <= j_1_reg_1634;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond2_fu_403_p2 == 1'd0))) begin
        j_reg_321 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        k_reg_344 <= k_1_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        k_reg_344 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_Val2_7_fu_158 <= result_V_reg_1990;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_7_fu_158 <= 32'd4294936988;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_Val2_s_fu_154 <= result_V_reg_1990;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_fu_154 <= 32'd4294936988;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        OP2_V_cast_reg_1869 <= OP2_V_cast_fu_1095_p1;
        tmp_10_reg_1849 <= tmp_10_fu_979_p2;
        tmp_18_reg_1854 <= tmp_18_fu_1001_p2;
        tmp_37_reg_1859 <= tmp_37_fu_1023_p2;
        tmp_43_reg_1864 <= tmp_43_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        SVM_index_3_reg_1950 <= SVM_index_3_fu_1235_p2;
        tmp_45_reg_1930 <= {{p_Val2_1_fu_1179_p2[47:16]}};
        tmp_47_reg_1935 <= {{p_Val2_2_fu_1198_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        exp_tmp_V_reg_1770 <= {{ireg_V_fu_724_p1[62:52]}};
        isneg_reg_1764 <= ireg_V_fu_724_p1[32'd63];
        tmp_27_reg_1780 <= tmp_27_fu_754_p2;
        tmp_93_reg_1775 <= tmp_93_fu_750_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_1600 <= i_1_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        icmp1_reg_1814 <= icmp1_fu_828_p2;
        p_Result_2_reg_1786[51 : 0] <= p_Result_2_fu_770_p1[51 : 0];
        sh_amt_reg_1802 <= sh_amt_fu_804_p3;
        tmp_28_reg_1796 <= tmp_28_fu_786_p2;
        tmp_31_reg_1808 <= tmp_31_fu_812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond2_fu_403_p2 == 1'd1))) begin
        is_neg_1_reg_1620 <= p_Val2_s_fu_154[32'd31];
        tmp_7_reg_1626 <= tmp_7_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        is_neg_reg_1700 <= p_Val2_23_fu_509_p2[32'd63];
        p_Val2_23_reg_1693 <= p_Val2_23_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_1634 <= j_1_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        k_1_reg_1880 <= k_1_fu_1105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (isneg_reg_1764 == 1'd1))) begin
        man_V_1_reg_1791 <= man_V_1_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        man_V_2_reg_1819 <= man_V_2_fu_834_p3;
        or_cond2_reg_1839 <= or_cond2_fu_928_p2;
        or_cond_reg_1834 <= or_cond_fu_916_p2;
        sel_tmp5_reg_1829 <= sel_tmp5_fu_911_p2;
        sh_amt_cast_reg_1824 <= sh_amt_cast_fu_839_p1;
        tmp_76_reg_1844 <= tmp_76_fu_954_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        num_zeros_1_reg_1723 <= num_zeros_1_fu_555_p1;
        p_Val2_31_reg_1717 <= p_Val2_31_fu_532_p3;
        tmp_12_reg_1711 <= tmp_12_fu_527_p2;
        tmp_48_reg_1728 <= tmp_48_fu_559_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_18_reg_1663 <= cells_mag_sq_V_q0;
        tmp_11_reg_1653 <= tmp_11_fu_463_p3;
        tmp_23_reg_1668 <= tmp_23_fu_475_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_Val2_4_reg_1985 <= p_Val2_4_fu_1398_p2;
        p_Val2_8_reg_1975 <= p_Val2_8_fu_1375_p2;
        tmp_84_reg_1980 <= {{p_Val2_35_fu_1362_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_Val2_6_reg_1965 <= p_Val2_6_fu_1286_p2;
        p_Val2_9_reg_1970 <= p_Val2_9_fu_1299_p2;
        tmp_49_reg_1955 <= {{p_Val2_3_fu_1245_p2[47:16]}};
        tmp_51_reg_1960 <= {{p_Val2_5_fu_1264_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_370 <= grp_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        reg_377 <= cells_bin_V_q0;
        reg_381 <= cells_bin_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        reg_385 <= SVM_detector_V_q0;
        reg_389 <= SVM_detector_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        result_V_reg_1990 <= {{p_Val2_37_fu_1457_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp1_reg_1688 <= tmp1_fu_498_p2;
        tmp_39_reg_1678 <= tmp_39_fu_487_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp32_V_12_reg_1738 <= tmp32_V_12_fu_630_p1;
        tmp_19_reg_1743 <= tmp_19_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        tmp32_V_1_reg_2001 <= tmp32_V_1_fu_1509_p2;
        tmp_reg_2006 <= tmp_fu_1515_p1;
        tmp_s_reg_1996 <= tmp_s_fu_1481_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp32_V_7_reg_1733 <= tmp32_V_7_fu_622_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (tmp_s_reg_1996 == 1'd0))) begin
        tmp32_V_reg_2011 <= tmp32_V_fu_1519_p1;
        tmp_1_reg_2016 <= tmp_1_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (is_neg_reg_1700 == 1'd1))) begin
        tmp_13_reg_1706 <= tmp_13_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_24_reg_1759 <= grp_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond2_fu_403_p2 == 1'd0))) begin
        tmp_3_reg_1609 <= tmp_3_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond3_fu_438_p2 == 1'd0))) begin
        tmp_5_reg_1643 <= tmp_5_fu_450_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond_fu_1099_p2 == 1'd0))) begin
        tmp_81_reg_1895 <= tmp_81_fu_1135_p2;
        tmp_82_reg_1900 <= tmp_82_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_reg_1754 <= x_fu_717_p3;
        yn_reg_1748 <= yn_fu_706_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        SVM_detector_V_address0 = tmp_62_fu_1219_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        SVM_detector_V_address0 = tmp_52_fu_1159_p1;
    end else begin
        SVM_detector_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        SVM_detector_V_address1 = tmp_67_fu_1230_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        SVM_detector_V_address1 = tmp_57_fu_1170_p1;
    end else begin
        SVM_detector_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        SVM_detector_V_ce0 = 1'b1;
    end else begin
        SVM_detector_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        SVM_detector_V_ce1 = 1'b1;
    end else begin
        SVM_detector_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        cells_bin_V_2_ap_vld = 1'b1;
    end else begin
        cells_bin_V_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        cells_bin_V_address0 = tmp_84_cast_fu_1151_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        cells_bin_V_address0 = tmp_82_cast_fu_1120_p1;
    end else begin
        cells_bin_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        cells_bin_V_address1 = tmp_85_cast_fu_1155_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        cells_bin_V_address1 = tmp_83_cast_fu_1130_p1;
    end else begin
        cells_bin_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39))) begin
        cells_bin_V_ce0 = 1'b1;
    end else begin
        cells_bin_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39))) begin
        cells_bin_V_ce1 = 1'b1;
    end else begin
        cells_bin_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cells_mag_sq_V_address0 = tmp_15_fu_470_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        cells_mag_sq_V_address0 = tmp_8_fu_458_p1;
    end else begin
        cells_mag_sq_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        cells_mag_sq_V_address1 = tmp_40_fu_493_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        cells_mag_sq_V_address1 = tmp_32_fu_482_p1;
    end else begin
        cells_mag_sq_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        cells_mag_sq_V_ce0 = 1'b1;
    end else begin
        cells_mag_sq_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        cells_mag_sq_V_ce1 = 1'b1;
    end else begin
        cells_mag_sq_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_360_p0 = reg_370;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_360_p0 = yn_reg_1748;
    end else begin
        grp_fu_360_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_360_p1 = tmp_24_reg_1759;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_360_p1 = x_reg_1754;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_360_p1 = yn_reg_1748;
    end else begin
        grp_fu_360_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_364_p0 = tmp32_V_1_reg_2001;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_364_p0 = tmp32_V_7_reg_1733;
    end else begin
        grp_fu_364_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond2_fu_403_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond3_fu_438_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (exitcond_fu_1099_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_780_p2 = (12'd1075 - tmp_25_fu_760_p1);

assign OP2_V_cast_fu_1095_p1 = $signed(tmp_78_fu_1088_p3);

assign SVM_index_3_fu_1235_p2 = (SVM_index_2_reg_333 + 11'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cells_bin_V_2 = ((tmp_s_reg_1996[0:0] === 1'b1) ? 32'd0 : f_fu_1571_p1);

assign exitcond2_fu_403_p2 = ((i_reg_298 == 3'd7) ? 1'b1 : 1'b0);

assign exitcond3_fu_438_p2 = ((j_reg_321 == 3'd7) ? 1'b1 : 1'b0);

assign exitcond_fu_1099_p2 = ((k_reg_344 == 4'd9) ? 1'b1 : 1'b0);

assign f_3_fu_713_p1 = p_Result_1_fu_671_p5;

assign f_fu_1571_p1 = p_Result_5_fu_1560_p5;

assign i_1_fu_409_p2 = (i_reg_298 + 3'd1);

assign icmp1_fu_828_p2 = ((tmp_95_fu_818_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_578_p2 = ((tmp_50_fu_568_p4 == 27'd0) ? 1'b1 : 1'b0);

assign ireg_V_fu_724_p1 = d_assign_fu_367_p1;

assign j_1_fu_444_p2 = (j_reg_321 + 3'd1);

assign k_1_fu_1105_p2 = (k_reg_344 + 4'd1);

assign man_V_1_fu_774_p2 = (54'd0 - p_Result_2_fu_770_p1);

assign man_V_2_fu_834_p3 = ((isneg_reg_1764[0:0] === 1'b1) ? man_V_1_reg_1791 : p_Result_2_reg_1786);

assign msb_idx_fu_563_p2 = (num_zeros_1_reg_1723 ^ 32'd63);

assign num_zeros_1_fu_555_p1 = tmp_14_fu_547_p3[31:0];


always @ (p_Result_4_fu_1491_p4) begin
    if (p_Result_4_fu_1491_p4[0] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd0;
    end else if (p_Result_4_fu_1491_p4[1] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd1;
    end else if (p_Result_4_fu_1491_p4[2] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd2;
    end else if (p_Result_4_fu_1491_p4[3] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd3;
    end else if (p_Result_4_fu_1491_p4[4] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd4;
    end else if (p_Result_4_fu_1491_p4[5] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd5;
    end else if (p_Result_4_fu_1491_p4[6] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd6;
    end else if (p_Result_4_fu_1491_p4[7] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd7;
    end else if (p_Result_4_fu_1491_p4[8] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd8;
    end else if (p_Result_4_fu_1491_p4[9] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd9;
    end else if (p_Result_4_fu_1491_p4[10] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd10;
    end else if (p_Result_4_fu_1491_p4[11] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd11;
    end else if (p_Result_4_fu_1491_p4[12] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd12;
    end else if (p_Result_4_fu_1491_p4[13] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd13;
    end else if (p_Result_4_fu_1491_p4[14] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd14;
    end else if (p_Result_4_fu_1491_p4[15] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd15;
    end else if (p_Result_4_fu_1491_p4[16] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd16;
    end else if (p_Result_4_fu_1491_p4[17] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd17;
    end else if (p_Result_4_fu_1491_p4[18] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd18;
    end else if (p_Result_4_fu_1491_p4[19] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd19;
    end else if (p_Result_4_fu_1491_p4[20] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd20;
    end else if (p_Result_4_fu_1491_p4[21] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd21;
    end else if (p_Result_4_fu_1491_p4[22] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd22;
    end else if (p_Result_4_fu_1491_p4[23] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd23;
    end else if (p_Result_4_fu_1491_p4[24] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd24;
    end else if (p_Result_4_fu_1491_p4[25] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd25;
    end else if (p_Result_4_fu_1491_p4[26] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd26;
    end else if (p_Result_4_fu_1491_p4[27] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd27;
    end else if (p_Result_4_fu_1491_p4[28] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd28;
    end else if (p_Result_4_fu_1491_p4[29] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd29;
    end else if (p_Result_4_fu_1491_p4[30] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd30;
    end else if (p_Result_4_fu_1491_p4[31] == 1'b1) begin
        num_zeros_fu_1501_p3 = 32'd31;
    end else begin
        num_zeros_fu_1501_p3 = 32'd32;
    end
end

assign or_cond1_fu_922_p2 = (sel_tmp8_fu_882_p2 | sel_tmp2_fu_862_p2);

assign or_cond2_fu_928_p2 = (or_cond_fu_916_p2 | or_cond1_fu_922_p2);

assign or_cond_fu_916_p2 = (sel_tmp5_fu_911_p2 | sel_tmp3_fu_894_p2);

assign p_Repl2_1_trunc_fu_1547_p2 = (tmp_2_fu_1539_p2 + tmp_9_fu_1544_p1);

assign p_Repl2_4_trunc_fu_658_p2 = (tmp_21_fu_655_p1 + tmp_20_fu_650_p2);

assign p_Result_1_fu_671_p5 = {{tmp_22_fu_664_p3}, {tmp32_V_12_reg_1738[22:0]}};

assign p_Result_2_fu_770_p1 = tmp_26_fu_763_p3;

assign p_Result_3_fu_1523_p4 = {{tmp32_V_fu_1519_p1[30:23]}};

integer ap_tvar_int_0;

always @ (p_Val2_38_fu_1486_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_4_fu_1491_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_4_fu_1491_p4[ap_tvar_int_0] = p_Val2_38_fu_1486_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_5_fu_1560_p5 = {{tmp_4_fu_1553_p3}, {tmp32_V_reg_2011[22:0]}};

assign p_Result_s_24_fu_634_p4 = {{tmp32_V_12_fu_630_p1[30:23]}};

integer ap_tvar_int_1;

always @ (p_Val2_31_fu_532_p3) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            p_Result_s_fu_537_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_537_p4[ap_tvar_int_1] = p_Val2_31_fu_532_p3[63 - ap_tvar_int_1];
        end
    end
end

assign p_Val2_10_cast_fu_1404_p1 = $signed(p_Val2_8_reg_1975);

assign p_Val2_11_cast_fu_1428_p1 = $signed(p_Val2_4_reg_1985);

assign p_Val2_1_fu_1179_p0 = reg_377;

assign p_Val2_1_fu_1179_p1 = OP2_V_cast_reg_1869;

assign p_Val2_1_fu_1179_p2 = ($signed(p_Val2_1_fu_1179_p0) * $signed(p_Val2_1_fu_1179_p1));

assign p_Val2_23_fu_509_p2 = (tmp1_reg_1688 + tmp2_fu_504_p2);

assign p_Val2_2_fu_1198_p0 = reg_381;

assign p_Val2_2_fu_1198_p1 = OP2_V_cast_reg_1869;

assign p_Val2_2_fu_1198_p2 = ($signed(p_Val2_2_fu_1198_p0) * $signed(p_Val2_2_fu_1198_p1));

assign p_Val2_31_fu_532_p3 = ((is_neg_reg_1700[0:0] === 1'b1) ? tmp_13_reg_1706 : p_Val2_23_reg_1693);

assign p_Val2_34_fu_1327_p2 = (tmp_54_fu_1323_p1 + tmp_67_cast_fu_1319_p1);

assign p_Val2_35_fu_1362_p2 = (tmp_59_fu_1358_p1 + tmp_74_cast_fu_1354_p1);

assign p_Val2_36_fu_1422_p2 = (tmp_64_fu_1418_p1 + tmp_80_cast_fu_1414_p1);

assign p_Val2_37_fu_1457_p2 = (tmp_69_fu_1453_p1 + tmp_86_cast_fu_1449_p1);

assign p_Val2_38_fu_1486_p3 = ((is_neg_1_reg_1620[0:0] === 1'b1) ? tmp_7_reg_1626 : p_Val2_s_fu_154);

assign p_Val2_3_fu_1245_p0 = reg_377;

assign p_Val2_3_fu_1245_p1 = OP2_V_cast_reg_1869;

assign p_Val2_3_fu_1245_p2 = ($signed(p_Val2_3_fu_1245_p0) * $signed(p_Val2_3_fu_1245_p1));

assign p_Val2_4_fu_1398_p0 = tmp_51_reg_1960;

assign p_Val2_4_fu_1398_p1 = reg_389;

assign p_Val2_4_fu_1398_p2 = ($signed(p_Val2_4_fu_1398_p0) * $signed(p_Val2_4_fu_1398_p1));

assign p_Val2_5_fu_1264_p0 = reg_381;

assign p_Val2_5_fu_1264_p1 = OP2_V_cast_reg_1869;

assign p_Val2_5_fu_1264_p2 = ($signed(p_Val2_5_fu_1264_p0) * $signed(p_Val2_5_fu_1264_p1));

assign p_Val2_6_cast_fu_1308_p1 = $signed(p_Val2_6_reg_1965);

assign p_Val2_6_fu_1286_p0 = tmp_45_reg_1930;

assign p_Val2_6_fu_1286_p1 = reg_385;

assign p_Val2_6_fu_1286_p2 = ($signed(p_Val2_6_fu_1286_p0) * $signed(p_Val2_6_fu_1286_p1));

assign p_Val2_8_fu_1375_p0 = tmp_49_reg_1955;

assign p_Val2_8_fu_1375_p1 = reg_385;

assign p_Val2_8_fu_1375_p2 = ($signed(p_Val2_8_fu_1375_p0) * $signed(p_Val2_8_fu_1375_p1));

assign p_Val2_9_cast_fu_1333_p1 = $signed(p_Val2_9_reg_1970);

assign p_Val2_9_fu_1299_p0 = tmp_47_reg_1935;

assign p_Val2_9_fu_1299_p1 = reg_389;

assign p_Val2_9_fu_1299_p2 = ($signed(p_Val2_9_fu_1299_p0) * $signed(p_Val2_9_fu_1299_p1));

assign p_op_fu_696_p2 = (32'd1597463007 - tmp_46_fu_692_p1);

assign p_shl1_cast_fu_1019_p1 = tmp_34_fu_1010_p4;

assign p_shl2_cast_fu_997_p1 = tmp_16_fu_988_p4;

assign p_shl3_cast_fu_975_p1 = tmp_6_fu_965_p4;

assign p_shl_cast_fu_1040_p1 = tmp_41_fu_1032_p4;

assign sel_tmp1_fu_857_p2 = (tmp_27_reg_1780 ^ 1'd1);

assign sel_tmp21_demorgan_fu_900_p2 = (tmp_28_reg_1796 | sel_tmp6_demorgan_fu_867_p2);

assign sel_tmp2_fu_862_p2 = (tmp_31_reg_1808 & sel_tmp1_fu_857_p2);

assign sel_tmp3_fu_894_p2 = (sel_tmp_fu_888_p2 & sel_tmp7_fu_877_p2);

assign sel_tmp4_fu_905_p2 = (sel_tmp21_demorgan_fu_900_p2 ^ 1'd1);

assign sel_tmp5_fu_911_p2 = (sel_tmp4_fu_905_p2 & icmp1_reg_1814);

assign sel_tmp6_demorgan_fu_867_p2 = (tmp_31_reg_1808 | tmp_27_reg_1780);

assign sel_tmp6_fu_871_p2 = (sel_tmp6_demorgan_fu_867_p2 ^ 1'd1);

assign sel_tmp7_fu_877_p2 = (tmp_28_reg_1796 & sel_tmp6_fu_871_p2);

assign sel_tmp8_fu_882_p2 = (tmp_33_fu_842_p2 & sel_tmp7_fu_877_p2);

assign sel_tmp_fu_888_p2 = (tmp_33_fu_842_p2 ^ 1'd1);

assign sh_amt_cast_fu_839_p1 = sh_amt_reg_1802;

assign sh_amt_fu_804_p3 = ((tmp_28_fu_786_p2[0:0] === 1'b1) ? tmp_29_fu_792_p2 : tmp_30_fu_798_p2);

assign tmp1_fu_498_p2 = (cells_mag_sq_V_q1 + cells_mag_sq_V_q0);

assign tmp2_fu_504_p2 = (cells_mag_sq_V_q1 + p_Val2_18_reg_1663);

assign tmp32_V_12_fu_630_p1 = grp_fu_364_p1;

assign tmp32_V_1_fu_1509_p2 = p_Val2_38_fu_1486_p3 << num_zeros_fu_1501_p3;

assign tmp32_V_3_fu_593_p2 = tmp32_V_5_fu_584_p1 << tmp_17_fu_587_p2;

assign tmp32_V_5_fu_584_p1 = p_Val2_31_reg_1717[31:0];

assign tmp32_V_6_fu_618_p1 = tmp_89_fu_613_p2[31:0];

assign tmp32_V_7_fu_622_p3 = ((icmp_fu_578_p2[0:0] === 1'b1) ? tmp32_V_3_fu_593_p2 : tmp32_V_6_fu_618_p1);

assign tmp32_V_fu_1519_p1 = grp_fu_364_p1;

assign tmp_10_fu_979_p2 = (p_shl3_cast_fu_975_p1 + tmp_8_cast_fu_962_p1);

assign tmp_11_fu_463_p3 = {{i_1_reg_1600}, {j_reg_321}};

assign tmp_12_fu_527_p2 = ((p_Val2_23_reg_1693 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_522_p2 = (64'd0 - p_Val2_23_reg_1693);


always @ (p_Result_s_fu_537_p4) begin
    if (p_Result_s_fu_537_p4[0] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd0;
    end else if (p_Result_s_fu_537_p4[1] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd1;
    end else if (p_Result_s_fu_537_p4[2] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd2;
    end else if (p_Result_s_fu_537_p4[3] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd3;
    end else if (p_Result_s_fu_537_p4[4] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd4;
    end else if (p_Result_s_fu_537_p4[5] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd5;
    end else if (p_Result_s_fu_537_p4[6] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd6;
    end else if (p_Result_s_fu_537_p4[7] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd7;
    end else if (p_Result_s_fu_537_p4[8] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd8;
    end else if (p_Result_s_fu_537_p4[9] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd9;
    end else if (p_Result_s_fu_537_p4[10] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd10;
    end else if (p_Result_s_fu_537_p4[11] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd11;
    end else if (p_Result_s_fu_537_p4[12] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd12;
    end else if (p_Result_s_fu_537_p4[13] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd13;
    end else if (p_Result_s_fu_537_p4[14] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd14;
    end else if (p_Result_s_fu_537_p4[15] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd15;
    end else if (p_Result_s_fu_537_p4[16] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd16;
    end else if (p_Result_s_fu_537_p4[17] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd17;
    end else if (p_Result_s_fu_537_p4[18] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd18;
    end else if (p_Result_s_fu_537_p4[19] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd19;
    end else if (p_Result_s_fu_537_p4[20] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd20;
    end else if (p_Result_s_fu_537_p4[21] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd21;
    end else if (p_Result_s_fu_537_p4[22] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd22;
    end else if (p_Result_s_fu_537_p4[23] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd23;
    end else if (p_Result_s_fu_537_p4[24] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd24;
    end else if (p_Result_s_fu_537_p4[25] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd25;
    end else if (p_Result_s_fu_537_p4[26] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd26;
    end else if (p_Result_s_fu_537_p4[27] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd27;
    end else if (p_Result_s_fu_537_p4[28] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd28;
    end else if (p_Result_s_fu_537_p4[29] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd29;
    end else if (p_Result_s_fu_537_p4[30] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd30;
    end else if (p_Result_s_fu_537_p4[31] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd31;
    end else if (p_Result_s_fu_537_p4[32] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd32;
    end else if (p_Result_s_fu_537_p4[33] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd33;
    end else if (p_Result_s_fu_537_p4[34] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd34;
    end else if (p_Result_s_fu_537_p4[35] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd35;
    end else if (p_Result_s_fu_537_p4[36] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd36;
    end else if (p_Result_s_fu_537_p4[37] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd37;
    end else if (p_Result_s_fu_537_p4[38] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd38;
    end else if (p_Result_s_fu_537_p4[39] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd39;
    end else if (p_Result_s_fu_537_p4[40] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd40;
    end else if (p_Result_s_fu_537_p4[41] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd41;
    end else if (p_Result_s_fu_537_p4[42] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd42;
    end else if (p_Result_s_fu_537_p4[43] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd43;
    end else if (p_Result_s_fu_537_p4[44] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd44;
    end else if (p_Result_s_fu_537_p4[45] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd45;
    end else if (p_Result_s_fu_537_p4[46] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd46;
    end else if (p_Result_s_fu_537_p4[47] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd47;
    end else if (p_Result_s_fu_537_p4[48] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd48;
    end else if (p_Result_s_fu_537_p4[49] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd49;
    end else if (p_Result_s_fu_537_p4[50] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd50;
    end else if (p_Result_s_fu_537_p4[51] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd51;
    end else if (p_Result_s_fu_537_p4[52] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd52;
    end else if (p_Result_s_fu_537_p4[53] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd53;
    end else if (p_Result_s_fu_537_p4[54] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd54;
    end else if (p_Result_s_fu_537_p4[55] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd55;
    end else if (p_Result_s_fu_537_p4[56] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd56;
    end else if (p_Result_s_fu_537_p4[57] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd57;
    end else if (p_Result_s_fu_537_p4[58] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd58;
    end else if (p_Result_s_fu_537_p4[59] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd59;
    end else if (p_Result_s_fu_537_p4[60] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd60;
    end else if (p_Result_s_fu_537_p4[61] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd61;
    end else if (p_Result_s_fu_537_p4[62] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd62;
    end else if (p_Result_s_fu_537_p4[63] == 1'b1) begin
        tmp_14_fu_547_p3 = 64'd63;
    end else begin
        tmp_14_fu_547_p3 = 64'd64;
    end
end

assign tmp_15_fu_470_p1 = tmp_11_fu_463_p3;

assign tmp_16_fu_988_p4 = {{{i_1_reg_1600}, {j_reg_321}}, {3'd0}};

assign tmp_17_fu_587_p2 = (32'd31 - msb_idx_fu_563_p2);

assign tmp_18_fu_1001_p2 = (p_shl2_cast_fu_997_p1 + tmp_37_cast_fu_985_p1);

assign tmp_19_fu_644_p2 = ((p_Result_s_24_fu_634_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_1_fu_1533_p2 = ((p_Result_3_fu_1523_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_20_fu_650_p2 = ($signed(8'd158) - $signed(tmp_48_reg_1728));

assign tmp_21_fu_655_p1 = tmp_19_reg_1743;

assign tmp_22_fu_664_p3 = {{is_neg_reg_1700}, {p_Repl2_4_trunc_fu_658_p2}};

assign tmp_23_fu_475_p3 = {{i_reg_298}, {j_1_reg_1634}};

assign tmp_25_fu_760_p1 = exp_tmp_V_reg_1770;

assign tmp_26_fu_763_p3 = {{1'd1}, {tmp_93_reg_1775}};

assign tmp_27_fu_754_p2 = ((tmp_91_fu_728_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_786_p2 = (($signed(F2_fu_780_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_29_fu_792_p2 = ($signed(12'd4080) + $signed(F2_fu_780_p2));

assign tmp_2_fu_1539_p2 = ($signed(8'd142) - $signed(tmp_reg_2006));

assign tmp_30_fu_798_p2 = (12'd16 - F2_fu_780_p2);

assign tmp_31_fu_812_p2 = ((F2_fu_780_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_32_fu_482_p1 = tmp_23_fu_475_p3;

assign tmp_33_fu_842_p2 = ((sh_amt_reg_1802 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_34_fu_1010_p4 = {{{i_reg_298}, {j_1_reg_1634}}, {3'd0}};

assign tmp_35_fu_847_p1 = $unsigned(sh_amt_cast_fu_839_p1);

assign tmp_36_fu_851_p2 = $signed(man_V_2_fu_834_p3) >>> tmp_35_fu_847_p1;

assign tmp_37_cast_fu_985_p1 = tmp_11_reg_1653;

assign tmp_37_fu_1023_p2 = (p_shl1_cast_fu_1019_p1 + tmp_46_cast_fu_1007_p1);

assign tmp_38_fu_1053_p2 = tmp_94_fu_1050_p1 << sh_amt_cast_reg_1824;

assign tmp_39_fu_487_p3 = {{i_1_reg_1600}, {j_1_reg_1634}};

assign tmp_3_fu_415_p2 = (SVM_index_reg_286 + 11'd252);

assign tmp_40_fu_493_p1 = tmp_39_fu_487_p3;

assign tmp_41_fu_1032_p4 = {{{i_1_reg_1600}, {j_1_reg_1634}}, {3'd0}};

assign tmp_42_fu_1145_p2 = (SVM_index_1_reg_310 + 11'd36);

assign tmp_43_cast_fu_1111_p1 = k_reg_344;

assign tmp_43_fu_1044_p2 = (p_shl_cast_fu_1040_p1 + tmp_60_cast_fu_1029_p1);

assign tmp_44_fu_682_p4 = {{p_Result_1_fu_671_p5[31:1]}};

assign tmp_46_cast_fu_1007_p1 = tmp_23_reg_1668;

assign tmp_46_fu_692_p1 = tmp_44_fu_682_p4;

assign tmp_48_fu_559_p1 = tmp_14_fu_547_p3[7:0];

assign tmp_4_fu_1553_p3 = {{is_neg_1_reg_1620}, {p_Repl2_1_trunc_fu_1547_p2}};

assign tmp_50_fu_568_p4 = {{msb_idx_fu_563_p2[31:5]}};

assign tmp_52_fu_1159_p1 = SVM_index_2_reg_333;

assign tmp_53_fu_1311_p3 = {{p_Val2_7_fu_158}, {16'd0}};

assign tmp_54_fu_1323_p1 = $unsigned(p_Val2_6_cast_fu_1308_p1);

assign tmp_55_fu_702_p1 = p_op_fu_696_p2;

assign tmp_56_fu_1164_p2 = (SVM_index_2_reg_333 + 11'd9);

assign tmp_57_fu_1170_p1 = tmp_56_fu_1164_p2;

assign tmp_58_fu_1346_p3 = {{tmp_83_fu_1336_p4}, {16'd0}};

assign tmp_59_fu_1358_p1 = $unsigned(p_Val2_9_cast_fu_1333_p1);

assign tmp_5_fu_450_p3 = {{i_reg_298}, {j_reg_321}};

assign tmp_60_cast_fu_1029_p1 = tmp_39_reg_1678;

assign tmp_60_fu_599_p1 = msb_idx_fu_563_p2[5:0];

assign tmp_61_fu_1213_p2 = (SVM_index_2_reg_333 + 11'd18);

assign tmp_62_fu_1219_p1 = tmp_61_fu_1213_p2;

assign tmp_63_fu_1407_p3 = {{tmp_84_reg_1980}, {16'd0}};

assign tmp_64_fu_1418_p1 = $unsigned(p_Val2_10_cast_fu_1404_p1);

assign tmp_65_fu_603_p2 = ($signed(6'd33) + $signed(tmp_60_fu_599_p1));

assign tmp_66_fu_1224_p2 = (SVM_index_2_reg_333 + 11'd27);

assign tmp_67_cast_fu_1319_p1 = tmp_53_fu_1311_p3;

assign tmp_67_fu_1230_p1 = tmp_66_fu_1224_p2;

assign tmp_68_fu_1441_p3 = {{tmp_85_fu_1431_p4}, {16'd0}};

assign tmp_69_fu_1453_p1 = $unsigned(p_Val2_11_cast_fu_1428_p1);

assign tmp_6_fu_965_p4 = {{{i_reg_298}, {j_reg_321}}, {3'd0}};

assign tmp_70_fu_609_p1 = tmp_65_fu_603_p2;

assign tmp_71_fu_1058_p4 = {{tmp_38_fu_1053_p2[31:1]}};

assign tmp_72_fu_1068_p3 = ((isneg_reg_1764[0:0] === 1'b1) ? 31'd2147483647 : 31'd0);

assign tmp_73_fu_1075_p3 = ((sel_tmp5_reg_1829[0:0] === 1'b1) ? tmp_71_fu_1058_p4 : tmp_72_fu_1068_p3);

assign tmp_74_cast_fu_1354_p1 = tmp_58_fu_1346_p3;

assign tmp_74_fu_934_p4 = {{tmp_36_fu_851_p2[31:1]}};

assign tmp_75_fu_944_p4 = {{man_V_2_fu_834_p3[31:1]}};

assign tmp_76_fu_954_p3 = ((sel_tmp8_fu_882_p2[0:0] === 1'b1) ? tmp_74_fu_934_p4 : tmp_75_fu_944_p4);

assign tmp_77_fu_1082_p3 = ((or_cond_reg_1834[0:0] === 1'b1) ? tmp_73_fu_1075_p3 : tmp_76_reg_1844);

assign tmp_78_fu_1088_p3 = ((or_cond2_reg_1839[0:0] === 1'b1) ? tmp_77_fu_1082_p3 : 31'd0);

assign tmp_79_fu_1115_p2 = (tmp_43_cast_fu_1111_p1 + tmp_10_reg_1849);

assign tmp_7_fu_432_p2 = (32'd0 - p_Val2_s_fu_154);

assign tmp_80_cast_fu_1414_p1 = tmp_63_fu_1407_p3;

assign tmp_80_fu_1125_p2 = (tmp_43_cast_fu_1111_p1 + tmp_18_reg_1854);

assign tmp_81_fu_1135_p2 = (tmp_43_cast_fu_1111_p1 + tmp_37_reg_1859);

assign tmp_82_cast_fu_1120_p1 = tmp_79_fu_1115_p2;

assign tmp_82_fu_1140_p2 = (tmp_43_cast_fu_1111_p1 + tmp_43_reg_1864);

assign tmp_83_cast_fu_1130_p1 = tmp_80_fu_1125_p2;

assign tmp_83_fu_1336_p4 = {{p_Val2_34_fu_1327_p2[47:16]}};

assign tmp_84_cast_fu_1151_p1 = tmp_81_reg_1895;

assign tmp_85_cast_fu_1155_p1 = tmp_82_reg_1900;

assign tmp_85_fu_1431_p4 = {{p_Val2_36_fu_1422_p2[47:16]}};

assign tmp_86_cast_fu_1449_p1 = tmp_68_fu_1441_p3;

assign tmp_89_fu_613_p2 = p_Val2_31_reg_1717 >> tmp_70_fu_609_p1;

assign tmp_8_cast_fu_962_p1 = tmp_5_reg_1643;

assign tmp_8_fu_458_p1 = tmp_5_fu_450_p3;

assign tmp_91_fu_728_p1 = ireg_V_fu_724_p1[62:0];

assign tmp_93_fu_750_p1 = ireg_V_fu_724_p1[51:0];

assign tmp_94_fu_1050_p1 = man_V_2_reg_1819[31:0];

assign tmp_95_fu_818_p4 = {{sh_amt_fu_804_p3[11:5]}};

assign tmp_9_fu_1544_p1 = tmp_1_reg_2016;

assign tmp_fu_1515_p1 = num_zeros_fu_1501_p3[7:0];

assign tmp_s_fu_1481_p2 = ((p_Val2_s_fu_154 == 32'd0) ? 1'b1 : 1'b0);

assign x_fu_717_p3 = ((tmp_12_reg_1711[0:0] === 1'b1) ? 32'd0 : f_3_fu_713_p1);

assign yn_fu_706_p3 = ((tmp_12_reg_1711[0:0] === 1'b1) ? 32'd1597463007 : tmp_55_fu_702_p1);

always @ (posedge ap_clk) begin
    p_Result_2_reg_1786[53:52] <= 2'b01;
end

endmodule //svm_detect
