#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 12 15:38:57 2018
# Process ID: 19284
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12372 C:\Users\EnglishOnly\Desktop\Vivado\lab1\lab1_2_2\lab1_2_2.xpr
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/vivado.log
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 903.113 ; gain = 170.598
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab1_2_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 988.469 ; gain = 85.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_2_2' [C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.srcs/sources_1/new/lab1_2_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab1_2_2' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.srcs/sources_1/new/lab1_2_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.238 ; gain = 114.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.238 ; gain = 114.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.238 ; gain = 114.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.801 ; gain = 485.688
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.801 ; gain = 485.688
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_2_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_2_2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.srcs/sources_1/new/lab1_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.srcs/sim_1/imports/lab1_2_2/mux_2bit_2_to_1_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cf73c669d0f4852a4349f037946f755 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_2_2_tb_behav xil_defaultlib.lab1_2_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1_2_2
Compiling module xil_defaultlib.lab1_2_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_2_2_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim/xsim.dir/lab1_2_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 12 15:39:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_2_2_tb_behav -key {Behavioral:sim_1:Functional:lab1_2_2_tb} -tclbatch {lab1_2_2_tb.tcl} -view {C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2_tb_behav.wcfg
source lab1_2_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_2_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1391.766 ; gain = 2.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 12 15:49:09 2018...
