/* Generated by Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os) */

module core_cells(enable, clk, reset, out1, out2);
  wire _0_;
  wire _1_;
  wire _2_;
  input clk;
  input enable;
  output [3:0] out1;
  output out2;
  wire \out_c2[0] ;
  wire \out_c2[1] ;
  wire \out_c2[2] ;
  wire \out_c2[3] ;
  input reset;
  sky130_fd_sc_hd__and3b_2 _3_ (
    .A_N(reset),
    .B(\out_c2[2] ),
    .C(\out_c2[3] ),
    .X(_1_)
  );
  sky130_fd_sc_hd__and3_2 _4_ (
    .A(\out_c2[1] ),
    .B(\out_c2[0] ),
    .C(_1_),
    .X(_2_)
  );
  sky130_fd_sc_hd__buf_1 _5_ (
    .A(_2_),
    .X(_0_)
  );
  sky130_fd_sc_hd__dfxtp_2 _6_ (
    .CLK(clk),
    .D(_0_),
    .Q(out2)
  );
  counter c1 (
    .clk(clk),
    .enable(enable),
    .out(out1),
    .reset(reset)
  );
  counter c2 (
    .clk(clk),
    .enable(enable),
    .out({ \out_c2[3] , \out_c2[2] , \out_c2[1] , \out_c2[0]  }),
    .reset(reset)
  );
endmodule
