Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May 30 23:06:23 2021
| Host         : Pavis-Surface running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 785
+-------------+----------+--------------------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                              | Violations |
+-------------+----------+--------------------------------------------------------------------------+------------+
| FLBO-1      | Warning  | Pblock overlap                                                           | 2          |
| LOCE-1      | Warning  | Pblock ranges contradict LOC constraints on logic assigned to the Pblock | 2          |
| LUTLP-2     | Warning  | Combinatorial Loop Allowed                                               | 205        |
| PDRC-153    | Warning  | Gated clock check                                                        | 205        |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations              | 370        |
| RTSTAT-10   | Warning  | No routable loads                                                        | 1          |
+-------------+----------+--------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
FLBO-1#1 Warning
Pblock overlap  - PBlock:HCI
HCI overlaps with pblock_2 : 17.79% .
Related violations: <none>

FLBO-1#2 Warning
Pblock overlap  - PBlock:pblock_2
pblock_2 overlaps with HCI : 48.65% .
Related violations: <none>

LOCE-1#1 Warning
Pblock ranges contradict LOC constraints on logic assigned to the Pblock  - PBlock:HCI
Pblock HCI's ranges fail to contain LOC constraints on assigned instance design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst (and 764 other instances).
Related violations: <none>

LOCE-1#2 Warning
Pblock ranges contradict LOC constraints on logic assigned to the Pblock  - PBlock:pblock_2
Pblock pblock_2's ranges fail to contain LOC constraints on assigned instance design_1_i/BTI_RO2/inst/CRO[9].NAND/LUT6_inst (and 94 other instances).
Related violations: <none>

LUTLP-2#1 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[3].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[4].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[0].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[0].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[0].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[0].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__18.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[10].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[10].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[10].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[10].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__8.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[11].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[11].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[11].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[11].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__7.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[12].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[12].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[12].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[12].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__6.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[13].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[13].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[13].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[13].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__5.
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[14].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[14].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[14].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[14].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__4.
Related violations: <none>

LUTLP-2#12 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[15].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[15].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[15].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[15].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__3.
Related violations: <none>

LUTLP-2#13 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[16].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[16].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[16].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[16].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__2.
Related violations: <none>

LUTLP-2#14 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[17].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[17].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[17].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[17].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__1.
Related violations: <none>

LUTLP-2#15 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[18].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[18].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[18].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[18].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__0.
Related violations: <none>

LUTLP-2#16 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[19].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[19].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[19].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[19].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst.
Related violations: <none>

LUTLP-2#17 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[1].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[1].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[1].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[1].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__17.
Related violations: <none>

LUTLP-2#18 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[2].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[2].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[2].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[2].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__16.
Related violations: <none>

LUTLP-2#19 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[3].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[3].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[3].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[3].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__15.
Related violations: <none>

LUTLP-2#20 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[4].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[4].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[4].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[4].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__14.
Related violations: <none>

LUTLP-2#21 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[5].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[5].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[5].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[5].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__13.
Related violations: <none>

LUTLP-2#22 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[6].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[6].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[6].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[6].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__12.
Related violations: <none>

LUTLP-2#23 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[7].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[7].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[7].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[7].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__11.
Related violations: <none>

LUTLP-2#24 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[8].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[8].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[8].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[8].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__10.
Related violations: <none>

LUTLP-2#25 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[9].AND/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[9].Inverter0/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[9].Inverter1/LUT6_inst,
design_1_i/BTI_RO1/inst/CRO[9].Inverter2/LUT6_inst,
design_1_i/BTI_RO1/inst/w_inst__9.
Related violations: <none>

LUTLP-2#26 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[0].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[0].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[0].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[0].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__18.
Related violations: <none>

LUTLP-2#27 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[10].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[10].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[10].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[10].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__8.
Related violations: <none>

LUTLP-2#28 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[11].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[11].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[11].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[11].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__7.
Related violations: <none>

LUTLP-2#29 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[12].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[12].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[12].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[12].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__6.
Related violations: <none>

LUTLP-2#30 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[13].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[13].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[13].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[13].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__5.
Related violations: <none>

LUTLP-2#31 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[14].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[14].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[14].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[14].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__4.
Related violations: <none>

LUTLP-2#32 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[15].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[15].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[15].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[15].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__3.
Related violations: <none>

LUTLP-2#33 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[16].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[16].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[16].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[16].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__2.
Related violations: <none>

LUTLP-2#34 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[17].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[17].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[17].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[17].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__1.
Related violations: <none>

LUTLP-2#35 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[18].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[18].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[18].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[18].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__0.
Related violations: <none>

LUTLP-2#36 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[19].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[19].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[19].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[19].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst.
Related violations: <none>

LUTLP-2#37 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[1].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[1].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[1].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[1].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__17.
Related violations: <none>

LUTLP-2#38 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[2].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[2].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[2].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[2].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__16.
Related violations: <none>

LUTLP-2#39 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[3].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[3].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[3].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[3].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__15.
Related violations: <none>

LUTLP-2#40 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[4].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[4].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[4].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[4].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__14.
Related violations: <none>

LUTLP-2#41 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[5].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[5].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[5].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[5].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__13.
Related violations: <none>

LUTLP-2#42 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[6].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[6].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[6].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[6].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__12.
Related violations: <none>

LUTLP-2#43 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[7].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[7].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[7].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[7].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__11.
Related violations: <none>

LUTLP-2#44 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[8].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[8].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[8].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[8].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__10.
Related violations: <none>

LUTLP-2#45 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[9].Inverter0/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[9].Inverter1/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[9].Inverter2/LUT6_inst,
design_1_i/BTI_RO2/inst/CRO[9].NAND/LUT6_inst,
design_1_i/BTI_RO2/inst/w_inst__9.
Related violations: <none>

LUTLP-2#46 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#47 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#48 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#49 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[3].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#50 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[4].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#51 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_0/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#52 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_0/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#53 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_0/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#54 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_0/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#55 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_0/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#56 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_0/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#57 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_0/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#58 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_0/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#59 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_0/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#60 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_0/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#61 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_0/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#62 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_0/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#63 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_0/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#64 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_0/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#65 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_0/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#66 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_0/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#67 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_0/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#68 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_0/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#69 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_0/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#70 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_0/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_0/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#71 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_1/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#72 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_1/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#73 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_1/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#74 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_1/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#75 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_1/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#76 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_1/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#77 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_1/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#78 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_1/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#79 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_1/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#80 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_1/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#81 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_1/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#82 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_1/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#83 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_1/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#84 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_1/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#85 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_1/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#86 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_1/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#87 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_1/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#88 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_1/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#89 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_1/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#90 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_1/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_1/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#91 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_2/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#92 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_2/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#93 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_2/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#94 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_2/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#95 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_2/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#96 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_2/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#97 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_2/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#98 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_2/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#99 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_2/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#100 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_2/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#101 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_2/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#102 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_2/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#103 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_2/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#104 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_2/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#105 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_2/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#106 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_2/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#107 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_2/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#108 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_2/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#109 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_2/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#110 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_2/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#111 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_3/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#112 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_3/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#113 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_3/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#114 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_3/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#115 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_3/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#116 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_3/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#117 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_3/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#118 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_3/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#119 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_3/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#120 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_3/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#121 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_3/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#122 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_3/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#123 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_3/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#124 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_3/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#125 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_3/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#126 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_3/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#127 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_3/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#128 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_3/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#129 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_3/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#130 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_3/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#131 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_4/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#132 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_4/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#133 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_4/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#134 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_4/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#135 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_4/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#136 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_4/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#137 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_4/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#138 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_4/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#139 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_4/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#140 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_4/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#141 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_4/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#142 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_4/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#143 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_4/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#144 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_4/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#145 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_4/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#146 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_4/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#147 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_4/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#148 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_4/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#149 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_4/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#150 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_4/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#151 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_5/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#152 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_5/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#153 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_5/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#154 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_5/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#155 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_5/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#156 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_5/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#157 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_5/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#158 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_5/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#159 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_5/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#160 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_5/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#161 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_5/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#162 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_5/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#163 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_5/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#164 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_5/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#165 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_5/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#166 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_5/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#167 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_5/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#168 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_5/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#169 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_5/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#170 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_5/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#171 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20,
design_1_i/HCI_6/inst/mux_out_inst__18.
Related violations: <none>

LUTLP-2#172 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10,
design_1_i/HCI_6/inst/mux_out_inst__8.
Related violations: <none>

LUTLP-2#173 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[11].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[11].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[11].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[11].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[11].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9,
design_1_i/HCI_6/inst/mux_out_inst__7.
Related violations: <none>

LUTLP-2#174 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8,
design_1_i/HCI_6/inst/mux_out_inst__6.
Related violations: <none>

LUTLP-2#175 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7,
design_1_i/HCI_6/inst/mux_out_inst__5.
Related violations: <none>

LUTLP-2#176 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6,
design_1_i/HCI_6/inst/mux_out_inst__4.
Related violations: <none>

LUTLP-2#177 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5,
design_1_i/HCI_6/inst/mux_out_inst__3.
Related violations: <none>

LUTLP-2#178 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4,
design_1_i/HCI_6/inst/mux_out_inst__2.
Related violations: <none>

LUTLP-2#179 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3,
design_1_i/HCI_6/inst/mux_out_inst__1.
Related violations: <none>

LUTLP-2#180 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2,
design_1_i/HCI_6/inst/mux_out_inst__0.
Related violations: <none>

LUTLP-2#181 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1,
design_1_i/HCI_6/inst/mux_out_inst.
Related violations: <none>

LUTLP-2#182 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19,
design_1_i/HCI_6/inst/mux_out_inst__17.
Related violations: <none>

LUTLP-2#183 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18,
design_1_i/HCI_6/inst/mux_out_inst__16.
Related violations: <none>

LUTLP-2#184 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17,
design_1_i/HCI_6/inst/mux_out_inst__15.
Related violations: <none>

LUTLP-2#185 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16,
design_1_i/HCI_6/inst/mux_out_inst__14.
Related violations: <none>

LUTLP-2#186 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15,
design_1_i/HCI_6/inst/mux_out_inst__13.
Related violations: <none>

LUTLP-2#187 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14,
design_1_i/HCI_6/inst/mux_out_inst__12.
Related violations: <none>

LUTLP-2#188 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13,
design_1_i/HCI_6/inst/mux_out_inst__11.
Related violations: <none>

LUTLP-2#189 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12,
design_1_i/HCI_6/inst/mux_out_inst__10.
Related violations: <none>

LUTLP-2#190 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst macro),
design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst,
design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11,
design_1_i/HCI_6/inst/mux_out_inst__9.
Related violations: <none>

LUTLP-2#191 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#192 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#193 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#194 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[3].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#195 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[4].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#196 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1_BTI0/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#197 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1_BTI0/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#198 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1_BTI0/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#199 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1_BTI0/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[3].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#200 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1_BTI0/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1_BTI0/inst/RO[4].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#201 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2_BTI1/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#202 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2_BTI1/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#203 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2_BTI1/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#204 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2_BTI1/inst/RO[3].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[3].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#205 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2_BTI1/inst/RO[4].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2_BTI1/inst/RO[4].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[0] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__18/O, cell design_1_i/BTI_RO1/inst/w_inst__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[10] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__8/O, cell design_1_i/BTI_RO1/inst/w_inst__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[11] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__7/O, cell design_1_i/BTI_RO1/inst/w_inst__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[12] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__6/O, cell design_1_i/BTI_RO1/inst/w_inst__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[13] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__5/O, cell design_1_i/BTI_RO1/inst/w_inst__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[14] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__4/O, cell design_1_i/BTI_RO1/inst/w_inst__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[15] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__3/O, cell design_1_i/BTI_RO1/inst/w_inst__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[16] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__2/O, cell design_1_i/BTI_RO1/inst/w_inst__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[17] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__1/O, cell design_1_i/BTI_RO1/inst/w_inst__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[18] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__0/O, cell design_1_i/BTI_RO1/inst/w_inst__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[19] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst/O, cell design_1_i/BTI_RO1/inst/w_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[1] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__17/O, cell design_1_i/BTI_RO1/inst/w_inst__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[2] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__16/O, cell design_1_i/BTI_RO1/inst/w_inst__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[3] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__15/O, cell design_1_i/BTI_RO1/inst/w_inst__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[4] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__14/O, cell design_1_i/BTI_RO1/inst/w_inst__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[5] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__13/O, cell design_1_i/BTI_RO1/inst/w_inst__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[6] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__12/O, cell design_1_i/BTI_RO1/inst/w_inst__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[7] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__11/O, cell design_1_i/BTI_RO1/inst/w_inst__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[8] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__10/O, cell design_1_i/BTI_RO1/inst/w_inst__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net design_1_i/BTI_RO1/inst/input_signal[9] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__9/O, cell design_1_i/BTI_RO1/inst/w_inst__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[0] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__18/O, cell design_1_i/BTI_RO2/inst/w_inst__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[10] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__8/O, cell design_1_i/BTI_RO2/inst/w_inst__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[11] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__7/O, cell design_1_i/BTI_RO2/inst/w_inst__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[12] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__6/O, cell design_1_i/BTI_RO2/inst/w_inst__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[13] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__5/O, cell design_1_i/BTI_RO2/inst/w_inst__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[14] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__4/O, cell design_1_i/BTI_RO2/inst/w_inst__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[15] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__3/O, cell design_1_i/BTI_RO2/inst/w_inst__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[16] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__2/O, cell design_1_i/BTI_RO2/inst/w_inst__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[17] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__1/O, cell design_1_i/BTI_RO2/inst/w_inst__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[18] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__0/O, cell design_1_i/BTI_RO2/inst/w_inst__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[19] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst/O, cell design_1_i/BTI_RO2/inst/w_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[1] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__17/O, cell design_1_i/BTI_RO2/inst/w_inst__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[2] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__16/O, cell design_1_i/BTI_RO2/inst/w_inst__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[3] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__15/O, cell design_1_i/BTI_RO2/inst/w_inst__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[4] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__14/O, cell design_1_i/BTI_RO2/inst/w_inst__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[5] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__13/O, cell design_1_i/BTI_RO2/inst/w_inst__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[6] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__12/O, cell design_1_i/BTI_RO2/inst/w_inst__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[7] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__11/O, cell design_1_i/BTI_RO2/inst/w_inst__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[8] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__10/O, cell design_1_i/BTI_RO2/inst/w_inst__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net design_1_i/BTI_RO2/inst/input_signal[9] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__9/O, cell design_1_i/BTI_RO2/inst/w_inst__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__10 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__11 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__12 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__13 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__14 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__15 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__16 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__17 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__18 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__4 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__7 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__8 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO1/inst/w_inst__9 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__10 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__11 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__12 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__13 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__14 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__15 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__16 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__17 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__18 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__4 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__7 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__8 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/BTI_RO2/inst/w_inst__9 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#56 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#57 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#58 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#59 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#60 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#61 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#62 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#63 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#64 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#65 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#66 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#67 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#68 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#69 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#70 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#71 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#72 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#73 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#74 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#75 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#76 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#77 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#78 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#79 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#80 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#81 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#82 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#83 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#84 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#85 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#86 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#87 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#88 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#89 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#90 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#91 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#92 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#93 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#94 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#95 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#96 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#97 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#98 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#99 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#100 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#101 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#102 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#103 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#104 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#105 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#106 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#107 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#108 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#109 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#110 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#111 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#112 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#113 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#114 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#115 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#116 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#117 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#118 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#119 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#120 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#121 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#122 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#123 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#124 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#125 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#126 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#127 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#128 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#129 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#130 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#131 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#132 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#133 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#134 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#135 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#136 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#137 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#138 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#139 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#140 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#141 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#142 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#143 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#144 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#145 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#146 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#147 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#148 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#149 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#150 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#151 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#152 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#153 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#154 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#155 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#156 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#157 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#158 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#159 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#160 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#161 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#162 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#163 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#164 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#165 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#166 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#167 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#168 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#169 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#170 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#171 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#172 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#173 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#174 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#175 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#176 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#177 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#178 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#179 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#180 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#181 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#182 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#183 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#184 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#185 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#186 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#187 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#188 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#189 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#190 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#191 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#192 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#193 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#194 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#195 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#196 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#197 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#198 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#199 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#200 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#201 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#202 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#203 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#204 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#205 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#206 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#207 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#208 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#209 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#210 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#211 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#212 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#213 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#214 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#215 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#216 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#217 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#218 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#219 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#220 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#221 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#222 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#223 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#224 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#225 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#226 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#227 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#228 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#229 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#230 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#231 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#232 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#233 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#234 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#235 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#236 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#237 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#238 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#239 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#240 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#241 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#242 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#243 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#244 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#245 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#246 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#247 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#248 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#249 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#250 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#251 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#252 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#253 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#254 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#255 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#256 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#257 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#258 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#259 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#260 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#261 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#262 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#263 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#264 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#265 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#266 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#267 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#268 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#269 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#270 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#271 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#272 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#273 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#274 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#275 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#276 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#277 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#278 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#279 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#280 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#281 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#282 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#283 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#284 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#285 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#286 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#287 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#288 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#289 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#290 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#291 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#292 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#293 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#294 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#295 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#296 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#297 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#298 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#299 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#300 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#301 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#302 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#303 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#304 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#305 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#306 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#307 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#308 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#309 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#310 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#311 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#312 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#313 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#314 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#315 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#316 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#317 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#318 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#319 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5 (in design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#320 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT6 (in design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301],
design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#321 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#322 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#323 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#324 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#325 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#326 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#327 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#328 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#329 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#330 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#331 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#332 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#333 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#334 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#335 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#336 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#337 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#338 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#339 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#340 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO1_BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#341 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#342 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#343 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#344 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#345 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#346 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#347 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#348 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#349 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#350 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#351 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#352 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#353 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#354 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#355 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#356 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#357 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#358 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#359 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#360 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#361 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#362 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#363 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#364 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#365 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#366 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#367 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#368 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#369 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#370 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] (the first 15 of 32 listed)
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
244 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/HCI_4/inst/frequency_counter_wire[992],
design_1_i/HCI_2/inst/frequency_counter_wire[992],
design_1_i/HCI_5/inst/frequency_counter_wire[992],
design_1_i/HCI_0/inst/frequency_counter_wire[992],
design_1_i/HCI_6/inst/frequency_counter_wire[992],
design_1_i/HCI_1/inst/frequency_counter_wire[992],
design_1_i/HCI_3/inst/frequency_counter_wire[992],
design_1_i/HCI_6/inst/frequency_counter_wire[993],
design_1_i/HCI_4/inst/frequency_counter_wire[993],
design_1_i/HCI_2/inst/frequency_counter_wire[993],
design_1_i/HCI_0/inst/frequency_counter_wire[993],
design_1_i/HCI_5/inst/frequency_counter_wire[993],
design_1_i/HCI_1/inst/frequency_counter_wire[993],
design_1_i/HCI_3/inst/frequency_counter_wire[993],
design_1_i/HCI_2/inst/frequency_counter_wire[994] (the first 15 of 244 listed).
Related violations: <none>


