// Seed: 379246931
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output supply0 id_10
);
  wire id_12;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input wand id_2,
    input uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input wire id_6,
    output uwire id_7,
    input tri1 id_8
    , id_30,
    input wire id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output wire id_16,
    output uwire id_17,
    input tri id_18,
    input wire id_19,
    input wand id_20,
    input wand id_21,
    input uwire id_22,
    output wand id_23,
    input tri0 id_24,
    input supply1 id_25,
    inout wor id_26
    , id_31,
    input tri0 id_27,
    output wand id_28
);
  assign id_7 = id_6 * -1;
  module_0 modCall_1 (
      id_17,
      id_1,
      id_11,
      id_11,
      id_19,
      id_5,
      id_25,
      id_21,
      id_6,
      id_16,
      id_10
  );
  wire id_32;
  wire id_33;
  and primCall (
      id_10,
      id_0,
      id_15,
      id_9,
      id_6,
      id_19,
      id_24,
      id_22,
      id_27,
      id_3,
      id_18,
      id_11,
      id_21,
      id_26,
      id_2,
      id_31,
      id_30
  );
endmodule
