// Seed: 892716562
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11
);
  assign id_5 = id_4;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    output wire id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    inout tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14,
    output tri id_15,
    input uwire id_16,
    input tri0 id_17,
    output wand id_18,
    id_32,
    input tri0 id_19,
    input wand id_20,
    input wire id_21,
    inout wor id_22,
    id_33,
    output tri0 id_23,
    output supply1 id_24,
    input tri1 id_25,
    output uwire id_26,
    input tri id_27,
    input tri0 id_28,
    input tri id_29,
    input wire id_30
);
  assign id_15 = -id_30;
  id_34(
      .id_0(id_18)
  );
  initial
    if (-1) id_33 <= 1;
    else $display;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_26,
      id_10,
      id_22,
      id_24,
      id_3,
      id_21,
      id_14,
      id_17,
      id_8,
      id_30
  );
  assign modCall_1.id_9 = 0;
  id_35(
      .id_0(-1 <-> id_9),
      .id_1(id_23),
      .id_2(1),
      .id_3(-1),
      .id_4(id_4),
      .id_5(id_16),
      .id_6(-1'b0),
      .id_7(-1),
      .id_8(id_21),
      .id_9(id_25),
      .id_10(-1),
      .id_11(-1 - 1)
  );
  assign id_33 = 1;
endmodule
