// Seed: 3555167197
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (id_1);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_2 #(
    parameter id_1  = 32'd1,
    parameter id_13 = 32'd3,
    parameter id_14 = 32'd53,
    parameter id_5  = 32'd33
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (id_12);
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic [id_5 : id_1] _id_14;
  assign id_11[id_14 : id_13] = -1;
  logic id_15;
  ;
endmodule
