#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|


#Text=[0229]Consequently, compared with the case of the AD conversion processing of the reference signal comparison type performed by using the DA converter 27a according to the comparative example, AD conversion processing in 1 LSB units is realized while the reference signal Vslop is controlled by 4 LSB every time the AD conversion processing is performed.
1-1	0-1	[	_	
1-2	1-5	0229	_	
1-3	5-6	]	_	
1-4	6-18	Consequently	_	
1-5	18-19	,	_	
1-6	20-28	compared	_	
1-7	29-33	with	_	
1-8	34-37	the	_	
1-9	38-42	case	_	
1-10	43-45	of	_	
1-11	46-49	the	_	
1-12	50-52	AD	_	
1-13	53-63	conversion	_	
1-14	64-74	processing	_	
1-15	75-77	of	_	
1-16	78-81	the	_	
1-17	82-91	reference	_	
1-18	92-98	signal	_	
1-19	99-109	comparison	_	
1-20	110-114	type	_	
1-21	115-124	performed	_	
1-22	125-127	by	_	
1-23	128-133	using	_	
1-24	134-137	the	_	
1-25	138-140	DA	_	
1-26	141-150	converter	_	
1-27	151-154	27a	_	
1-28	155-164	according	_	
1-29	165-167	to	_	
1-30	168-171	the	_	
1-31	172-183	comparative	_	
1-32	184-191	example	_	
1-33	191-192	,	_	
1-34	193-195	AD	_	
1-35	196-206	conversion	_	
1-36	207-217	processing	_	
1-37	218-220	in	_	
1-38	221-222	1	_	
1-39	223-226	LSB	_	
1-40	227-232	units	_	
1-41	233-235	is	_	
1-42	236-244	realized	_	
1-43	245-250	while	_	
1-44	251-254	the	_	
1-45	255-264	reference	_	
1-46	265-271	signal	_	
1-47	272-277	Vslop	_	
1-48	278-280	is	_	
1-49	281-291	controlled	_	
1-50	292-294	by	_	
1-51	295-296	4	_	
1-52	297-300	LSB	_	
1-53	301-306	every	_	
1-54	307-311	time	_	
1-55	312-315	the	_	
1-56	316-318	AD	_	
1-57	319-329	conversion	_	
1-58	330-340	processing	_	
1-59	341-343	is	_	
1-60	344-353	performed	_	
1-61	353-354	.	_	

#Text=There is an advantage that, even if frequencies of the count clock CK0 and the count clock CKdac are not increased, time necessary for AD conversion is substantially reduced to a quarter.
2-1	355-360	There	_	
2-2	361-363	is	_	
2-3	364-366	an	_	
2-4	367-376	advantage	_	
2-5	377-381	that	_	
2-6	381-382	,	_	
2-7	383-387	even	_	
2-8	388-390	if	_	
2-9	391-402	frequencies	_	
2-10	403-405	of	_	
2-11	406-409	the	_	
2-12	410-415	count	_	
2-13	416-421	clock	_	
2-14	422-425	CK0	_	
2-15	426-429	and	_	
2-16	430-433	the	_	
2-17	434-439	count	_	
2-18	440-445	clock	_	
2-19	446-451	CKdac	_	
2-20	452-455	are	_	
2-21	456-459	not	_	
2-22	460-469	increased	_	
2-23	469-470	,	_	
2-24	471-475	time	_	
2-25	476-485	necessary	_	
2-26	486-489	for	_	
2-27	490-492	AD	_	
2-28	493-503	conversion	_	
2-29	504-506	is	_	
2-30	507-520	substantially	_	
2-31	521-528	reduced	_	
2-32	529-531	to	_	
2-33	532-533	a	_	
2-34	534-541	quarter	_	
2-35	541-542	.	_	

#Text=Since the time necessary for AD conversion can be quartered, it is possible to quadruple speed of AD conversion processing while maintaining bit resolution and controlling an increase in power consumption in the counter unit 254.
#Text=[0230]In the basic example described above, it is assumed that time necessary for switching of the switch 310 in the reference-signal control unit 25 and a comparison operation in the voltage comparing unit 252 is sufficiently short and is also sufficiently short compared with time in which a potential of the reference signal Vslop changes 4 LSB.
3-1	543-548	Since	_	
3-2	549-552	the	_	
3-3	553-557	time	_	
3-4	558-567	necessary	_	
3-5	568-571	for	_	
3-6	572-574	AD	_	
3-7	575-585	conversion	_	
3-8	586-589	can	_	
3-9	590-592	be	_	
3-10	593-602	quartered	_	
3-11	602-603	,	_	
3-12	604-606	it	_	
3-13	607-609	is	_	
3-14	610-618	possible	_	
3-15	619-621	to	_	
3-16	622-631	quadruple	_	
3-17	632-637	speed	_	
3-18	638-640	of	_	
3-19	641-643	AD	_	
3-20	644-654	conversion	_	
3-21	655-665	processing	_	
3-22	666-671	while	_	
3-23	672-683	maintaining	_	
3-24	684-687	bit	_	
3-25	688-698	resolution	_	
3-26	699-702	and	_	
3-27	703-714	controlling	_	
3-28	715-717	an	_	
3-29	718-726	increase	_	
3-30	727-729	in	_	
3-31	730-735	power	_	
3-32	736-747	consumption	_	
3-33	748-750	in	_	
3-34	751-754	the	_	
3-35	755-762	counter	_	
3-36	763-767	unit	_	
3-37	768-771	254	_	
3-38	771-772	.	_	
3-39	773-774	[	_	
3-40	774-778	0230	_	
3-41	778-779	]	_	
3-42	779-781	In	_	
3-43	782-785	the	_	
3-44	786-791	basic	_	
3-45	792-799	example	_	
3-46	800-809	described	_	
3-47	810-815	above	_	
3-48	815-816	,	_	
3-49	817-819	it	_	
3-50	820-822	is	_	
3-51	823-830	assumed	_	
3-52	831-835	that	_	
3-53	836-840	time	_	
3-54	841-850	necessary	_	
3-55	851-854	for	_	
3-56	855-864	switching	_	
3-57	865-867	of	_	
3-58	868-871	the	_	
3-59	872-878	switch	_	
3-60	879-882	310	_	
3-61	883-885	in	_	
3-62	886-889	the	_	
3-63	890-906	reference-signal	_	
3-64	907-914	control	_	
3-65	915-919	unit	_	
3-66	920-922	25	_	
3-67	923-926	and	_	
3-68	927-928	a	_	
3-69	929-939	comparison	_	
3-70	940-949	operation	_	
3-71	950-952	in	_	
3-72	953-956	the	_	
3-73	957-964	voltage	_	
3-74	965-974	comparing	_	
3-75	975-979	unit	_	
3-76	980-983	252	_	
3-77	984-986	is	_	
3-78	987-999	sufficiently	_	
3-79	1000-1005	short	_	
3-80	1006-1009	and	_	
3-81	1010-1012	is	_	
3-82	1013-1017	also	_	
3-83	1018-1030	sufficiently	_	
3-84	1031-1036	short	_	
3-85	1037-1045	compared	_	
3-86	1046-1050	with	_	
3-87	1051-1055	time	_	
3-88	1056-1058	in	_	
3-89	1059-1064	which	_	
3-90	1065-1066	a	_	
3-91	1067-1076	potential	_	
3-92	1077-1079	of	_	
3-93	1080-1083	the	_	
3-94	1084-1093	reference	_	
3-95	1094-1100	signal	_	
3-96	1101-1106	Vslop	_	
3-97	1107-1114	changes	_	
3-98	1115-1116	4	_	
3-99	1117-1120	LSB	_	
3-100	1120-1121	.	_	

#Text=However, actually, time is not short in some case.
#Text=[0231]To solve this problem, as in the second example as a modification of the first example, since a processing delay occurs every time the reference signal Vslop is switched to perform comparison processing, it is sufficient to increase, according to the processing delay clock width .beta., a level difference between adjacent ones of the reference signals Vslop_4, Vslop_3, Vslop_2, and Vslop_1 to "1+2.beta."
4-1	1122-1129	However	_	
4-2	1129-1130	,	_	
4-3	1131-1139	actually	_	
4-4	1139-1140	,	_	
4-5	1141-1145	time	_	
4-6	1146-1148	is	_	
4-7	1149-1152	not	_	
4-8	1153-1158	short	_	
4-9	1159-1161	in	_	
4-10	1162-1166	some	_	
4-11	1167-1171	case	_	
4-12	1171-1172	.	_	
4-13	1173-1174	[	_	
4-14	1174-1178	0231	_	
4-15	1178-1179	]	_	
4-16	1179-1181	To	_	
4-17	1182-1187	solve	_	
4-18	1188-1192	this	*[1]	
4-19	1193-1200	problem	*[1]	
4-20	1200-1201	,	_	
4-21	1202-1204	as	_	
4-22	1205-1207	in	_	
4-23	1208-1211	the	_	
4-24	1212-1218	second	_	
4-25	1219-1226	example	_	
4-26	1227-1229	as	_	
4-27	1230-1231	a	_	
4-28	1232-1244	modification	_	
4-29	1245-1247	of	_	
4-30	1248-1251	the	_	
4-31	1252-1257	first	_	
4-32	1258-1265	example	_	
4-33	1265-1266	,	_	
4-34	1267-1272	since	_	
4-35	1273-1274	a	_	
4-36	1275-1285	processing	_	
4-37	1286-1291	delay	_	
4-38	1292-1298	occurs	_	
4-39	1299-1304	every	_	
4-40	1305-1309	time	_	
4-41	1310-1313	the	_	
4-42	1314-1323	reference	_	
4-43	1324-1330	signal	_	
4-44	1331-1336	Vslop	_	
4-45	1337-1339	is	_	
4-46	1340-1348	switched	_	
4-47	1349-1351	to	_	
4-48	1352-1359	perform	_	
4-49	1360-1370	comparison	_	
4-50	1371-1381	processing	_	
4-51	1381-1382	,	_	
4-52	1383-1385	it	_	
4-53	1386-1388	is	_	
4-54	1389-1399	sufficient	_	
4-55	1400-1402	to	_	
4-56	1403-1411	increase	_	
4-57	1411-1412	,	_	
4-58	1413-1422	according	_	
4-59	1423-1425	to	_	
4-60	1426-1429	the	_	
4-61	1430-1440	processing	_	
4-62	1441-1446	delay	_	
4-63	1447-1452	clock	_	
4-64	1453-1458	width	_	
4-65	1459-1460	.	_	
4-66	1460-1464	beta	_	
4-67	1464-1465	.	_	
4-68	1465-1466	,	_	
4-69	1467-1468	a	_	
4-70	1469-1474	level	_	
4-71	1475-1485	difference	_	
4-72	1486-1493	between	_	
4-73	1494-1502	adjacent	_	
4-74	1503-1507	ones	_	
4-75	1508-1510	of	_	
4-76	1511-1514	the	_	
4-77	1515-1524	reference	_	
4-78	1525-1532	signals	_	
4-79	1533-1538	Vslop	_	
4-80	1538-1539	_	_	
4-81	1539-1540	4	_	
4-82	1540-1541	,	_	
4-83	1542-1547	Vslop	_	
4-84	1547-1548	_	_	
4-85	1548-1549	3	_	
4-86	1549-1550	,	_	
4-87	1551-1556	Vslop	_	
4-88	1556-1557	_	_	
4-89	1557-1558	2	_	
4-90	1558-1559	,	_	
4-91	1560-1563	and	_	
4-92	1564-1569	Vslop	_	
4-93	1569-1570	_	_	
4-94	1570-1571	1	_	
4-95	1572-1574	to	_	
4-96	1575-1576	"	_	
4-97	1576-1577	1	_	
4-98	1577-1578	+	_	
4-99	1578-1579	2	_	
4-100	1579-1580	.	_	
4-101	1580-1584	beta	_	
4-102	1584-1585	.	_	
4-103	1585-1586	"	_	

#Text=LSB rather than 1 LSB and perform an AD conversion operation in synchronization with a count operation in the counter unit 254.
5-1	1587-1590	LSB	_	
5-2	1591-1597	rather	_	
5-3	1598-1602	than	_	
5-4	1603-1604	1	_	
5-5	1605-1608	LSB	_	
5-6	1609-1612	and	_	
5-7	1613-1620	perform	_	
5-8	1621-1623	an	_	
5-9	1624-1626	AD	_	
5-10	1627-1637	conversion	_	
5-11	1638-1647	operation	_	
5-12	1648-1650	in	_	
5-13	1651-1666	synchronization	_	
5-14	1667-1671	with	_	
5-15	1672-1673	a	_	
5-16	1674-1679	count	_	
5-17	1680-1689	operation	_	
5-18	1690-1692	in	_	
5-19	1693-1696	the	_	
5-20	1697-1704	counter	_	
5-21	1705-1709	unit	_	
5-22	1710-1713	254	_	
5-23	1713-1714	.	_	

#Text=When the reference signal Vslop_4 is set as a reference, the reference signal Vslop_3 is set "1+2.beta."
6-1	1715-1719	When	_	
6-2	1720-1723	the	_	
6-3	1724-1733	reference	_	
6-4	1734-1740	signal	_	
6-5	1741-1746	Vslop	_	
6-6	1746-1747	_	_	
6-7	1747-1748	4	_	
6-8	1749-1751	is	_	
6-9	1752-1755	set	_	
6-10	1756-1758	as	_	
6-11	1759-1760	a	_	
6-12	1761-1770	reference	_	
6-13	1770-1771	,	_	
6-14	1772-1775	the	_	
6-15	1776-1785	reference	_	
6-16	1786-1792	signal	_	
6-17	1793-1798	Vslop	_	
6-18	1798-1799	_	_	
6-19	1799-1800	3	_	
6-20	1801-1803	is	_	
6-21	1804-1807	set	_	
6-22	1808-1809	"	_	
6-23	1809-1810	1	_	
6-24	1810-1811	+	_	
6-25	1811-1812	2	_	
6-26	1812-1813	.	_	
6-27	1813-1817	beta	_	
6-28	1817-1818	.	_	
6-29	1818-1819	"	_	

#Text=LSB higher, the reference signal Vslop_2 is set 2*(1+2.beta.)
7-1	1820-1823	LSB	_	
7-2	1824-1830	higher	_	
7-3	1830-1831	,	_	
7-4	1832-1835	the	_	
7-5	1836-1845	reference	_	
7-6	1846-1852	signal	_	
7-7	1853-1858	Vslop	_	
7-8	1858-1859	_	_	
7-9	1859-1860	2	_	
7-10	1861-1863	is	_	
7-11	1864-1867	set	_	
7-12	1868-1869	2	_	
7-13	1869-1870	*	_	
7-14	1870-1871	(	_	
7-15	1871-1872	1	_	
7-16	1872-1873	+	_	
7-17	1873-1874	2	_	
7-18	1874-1875	.	_	
7-19	1875-1879	beta	_	
7-20	1879-1880	.	_	
7-21	1880-1881	)	_	

#Text=LSB higher, and the reference signal Vslop_1 is set 3*(1+2.beta.)
8-1	1882-1885	LSB	_	
8-2	1886-1892	higher	_	
8-3	1892-1893	,	_	
8-4	1894-1897	and	_	
8-5	1898-1901	the	_	
8-6	1902-1911	reference	_	
8-7	1912-1918	signal	_	
8-8	1919-1924	Vslop	_	
8-9	1924-1925	_	_	
8-10	1925-1926	1	_	
8-11	1927-1929	is	_	
8-12	1930-1933	set	_	
8-13	1934-1935	3	_	
8-14	1935-1936	*	_	
8-15	1936-1937	(	_	
8-16	1937-1938	1	_	
8-17	1938-1939	+	_	
8-18	1939-1940	2	_	
8-19	1940-1941	.	_	
8-20	1941-1945	beta	_	
8-21	1945-1946	.	_	
8-22	1946-1947	)	_	

#Text=LSB higher.
#Text=[0232]In order to increase a potential of the reference signal Vslop_1 by "k*(1+2.beta.)"
9-1	1948-1951	LSB	_	
9-2	1952-1958	higher	_	
9-3	1958-1959	.	_	
9-4	1960-1961	[	_	
9-5	1961-1965	0232	_	
9-6	1965-1966	]	_	
9-7	1966-1968	In	_	
9-8	1969-1974	order	_	
9-9	1975-1977	to	_	
9-10	1978-1986	increase	_	
9-11	1987-1988	a	_	
9-12	1989-1998	potential	_	
9-13	1999-2001	of	_	
9-14	2002-2005	the	_	
9-15	2006-2015	reference	_	
9-16	2016-2022	signal	_	
9-17	2023-2028	Vslop	_	
9-18	2028-2029	_	_	
9-19	2029-2030	1	_	
9-20	2031-2033	by	_	
9-21	2034-2035	"	_	
9-22	2035-2036	k	_	
9-23	2036-2037	*	_	
9-24	2037-2038	(	_	
9-25	2038-2039	1	_	
9-26	2039-2040	+	_	
9-27	2040-2041	2	_	
9-28	2041-2042	.	_	
9-29	2042-2046	beta	_	
9-30	2046-2047	.	_	
9-31	2047-2048	)	_	
9-32	2048-2049	"	_	

#Text=LSB, a circuit configuration corresponding to the increase only has to be adopted.
10-1	2050-2053	LSB	_	
10-2	2053-2054	,	_	
10-3	2055-2056	a	_	
10-4	2057-2064	circuit	_	
10-5	2065-2078	configuration	_	
10-6	2079-2092	corresponding	_	
10-7	2093-2095	to	_	
10-8	2096-2099	the	_	
10-9	2100-2108	increase	_	
10-10	2109-2113	only	_	
10-11	2114-2117	has	_	
10-12	2118-2120	to	_	
10-13	2121-2123	be	_	
10-14	2124-2131	adopted	_	
10-15	2131-2132	.	_	

#Text=For example, a resistance value of the resistive element 332 only has to be set "1+2.beta." times as large as a resistance value of the resistive element 330.
#Text=[0233]In the reference-signal selecting unit 300, when the comparison pulse COMP is inverted in comparison of the reference signal Vslop_4 as a pre-stage reference signal and the pixel signal voltage Vx (i.e., when the comparison pulse COMP becomes the L level), the reference signal Vslop_4 is switched to any one of the remaining reference signals.
11-1	2133-2136	For	_	
11-2	2137-2144	example	_	
11-3	2144-2145	,	_	
11-4	2146-2147	a	_	
11-5	2148-2158	resistance	_	
11-6	2159-2164	value	_	
11-7	2165-2167	of	_	
11-8	2168-2171	the	_	
11-9	2172-2181	resistive	_	
11-10	2182-2189	element	_	
11-11	2190-2193	332	_	
11-12	2194-2198	only	_	
11-13	2199-2202	has	_	
11-14	2203-2205	to	_	
11-15	2206-2208	be	_	
11-16	2209-2212	set	_	
11-17	2213-2214	"	_	
11-18	2214-2215	1	_	
11-19	2215-2216	+	_	
11-20	2216-2217	2	_	
11-21	2217-2218	.	_	
11-22	2218-2222	beta	_	
11-23	2222-2223	.	_	
11-24	2223-2224	"	_	
11-25	2225-2230	times	_	
11-26	2231-2233	as	_	
11-27	2234-2239	large	_	
11-28	2240-2242	as	_	
11-29	2243-2244	a	_	
11-30	2245-2255	resistance	_	
11-31	2256-2261	value	_	
11-32	2262-2264	of	_	
11-33	2265-2268	the	_	
11-34	2269-2278	resistive	_	
11-35	2279-2286	element	_	
11-36	2287-2290	330	_	
11-37	2290-2291	.	_	
11-38	2292-2293	[	_	
11-39	2293-2297	0233	_	
11-40	2297-2298	]	_	
11-41	2298-2300	In	_	
11-42	2301-2304	the	_	
11-43	2305-2321	reference-signal	_	
11-44	2322-2331	selecting	_	
11-45	2332-2336	unit	_	
11-46	2337-2340	300	_	
11-47	2340-2341	,	_	
11-48	2342-2346	when	_	
11-49	2347-2350	the	_	
11-50	2351-2361	comparison	_	
11-51	2362-2367	pulse	_	
11-52	2368-2372	COMP	_	
11-53	2373-2375	is	_	
11-54	2376-2384	inverted	_	
11-55	2385-2387	in	_	
11-56	2388-2398	comparison	_	
11-57	2399-2401	of	_	
11-58	2402-2405	the	_	
11-59	2406-2415	reference	_	
11-60	2416-2422	signal	_	
11-61	2423-2428	Vslop	_	
11-62	2428-2429	_	_	
11-63	2429-2430	4	_	
11-64	2431-2433	as	_	
11-65	2434-2435	a	_	
11-66	2436-2445	pre-stage	_	
11-67	2446-2455	reference	_	
11-68	2456-2462	signal	_	
11-69	2463-2466	and	_	
11-70	2467-2470	the	_	
11-71	2471-2476	pixel	_	
11-72	2477-2483	signal	_	
11-73	2484-2491	voltage	_	
11-74	2492-2494	Vx	_	
11-75	2495-2496	(	_	
11-76	2496-2499	i.e	_	
11-77	2499-2500	.	_	
11-78	2500-2501	,	_	
11-79	2502-2506	when	_	
11-80	2507-2510	the	_	
11-81	2511-2521	comparison	_	
11-82	2522-2527	pulse	_	
11-83	2528-2532	COMP	_	
11-84	2533-2540	becomes	_	
11-85	2541-2544	the	_	
11-86	2545-2546	L	_	
11-87	2547-2552	level	_	
11-88	2552-2553	)	_	
11-89	2553-2554	,	_	
11-90	2555-2558	the	_	
11-91	2559-2568	reference	_	
11-92	2569-2575	signal	_	
11-93	2576-2581	Vslop	_	
11-94	2581-2582	_	_	
11-95	2582-2583	4	_	
11-96	2584-2586	is	_	
11-97	2587-2595	switched	_	
11-98	2596-2598	to	_	
11-99	2599-2602	any	_	
11-100	2603-2606	one	_	
11-101	2607-2609	of	_	
11-102	2610-2613	the	_	
11-103	2614-2623	remaining	_	
11-104	2624-2633	reference	_	
11-105	2634-2641	signals	_	
11-106	2641-2642	.	_	

#Text=Thereafter, the remaining reference signals are switched in order with a timing difference of a count step of the counter unit 254.
12-1	2643-2653	Thereafter	_	
12-2	2653-2654	,	_	
12-3	2655-2658	the	_	
12-4	2659-2668	remaining	_	
12-5	2669-2678	reference	_	
12-6	2679-2686	signals	_	
12-7	2687-2690	are	_	
12-8	2691-2699	switched	_	
12-9	2700-2702	in	_	
12-10	2703-2708	order	_	
12-11	2709-2713	with	_	
12-12	2714-2715	a	_	
12-13	2716-2722	timing	_	
12-14	2723-2733	difference	_	
12-15	2734-2736	of	_	
12-16	2737-2738	a	_	
12-17	2739-2744	count	_	
12-18	2745-2749	step	_	
12-19	2750-2752	of	_	
12-20	2753-2756	the	_	
12-21	2757-2764	counter	_	
12-22	2765-2769	unit	_	
12-23	2770-2773	254	_	
12-24	2773-2774	.	_	

#Text=Consequently, it is possible to align a period from every switching of a reference signal to comparison processing to an AD unit Tad.
13-1	2775-2787	Consequently	_	
13-2	2787-2788	,	_	
13-3	2789-2791	it	_	
13-4	2792-2794	is	_	
13-5	2795-2803	possible	_	
13-6	2804-2806	to	_	
13-7	2807-2812	align	_	
13-8	2813-2814	a	_	
13-9	2815-2821	period	_	
13-10	2822-2826	from	_	
13-11	2827-2832	every	_	
13-12	2833-2842	switching	_	
13-13	2843-2845	of	_	
13-14	2846-2847	a	_	
13-15	2848-2857	reference	_	
13-16	2858-2864	signal	_	
13-17	2865-2867	to	_	
13-18	2868-2878	comparison	_	
13-19	2879-2889	processing	_	
13-20	2890-2892	to	_	
13-21	2893-2895	an	_	
13-22	2896-2898	AD	_	
13-23	2899-2903	unit	_	
13-24	2904-2907	Tad	_	
13-25	2907-2908	.	_	

#Text=It is also possible to set values at respective timing points of the reference signals Vslop, a level of each of which is different by "1+2.beta."
14-1	2909-2911	It	_	
14-2	2912-2914	is	_	
14-3	2915-2919	also	_	
14-4	2920-2928	possible	_	
14-5	2929-2931	to	_	
14-6	2932-2935	set	_	
14-7	2936-2942	values	_	
14-8	2943-2945	at	_	
14-9	2946-2956	respective	_	
14-10	2957-2963	timing	_	
14-11	2964-2970	points	_	
14-12	2971-2973	of	_	
14-13	2974-2977	the	_	
14-14	2978-2987	reference	_	
14-15	2988-2995	signals	_	
14-16	2996-3001	Vslop	_	
14-17	3001-3002	,	_	
14-18	3003-3004	a	_	
14-19	3005-3010	level	_	
14-20	3011-3013	of	_	
14-21	3014-3018	each	_	
14-22	3019-3021	of	_	
14-23	3022-3027	which	_	
14-24	3028-3030	is	_	
14-25	3031-3040	different	_	
14-26	3041-3043	by	_	
14-27	3044-3045	"	_	
14-28	3045-3046	1	_	
14-29	3046-3047	+	_	
14-30	3047-3048	2	_	
14-31	3048-3049	.	_	
14-32	3049-3053	beta	_	
14-33	3053-3054	.	_	
14-34	3054-3055	"	_	

#Text=LSB, practically the same as the reference signal Vslop(T) and compare the values.
15-1	3056-3059	LSB	_	
15-2	3059-3060	,	_	
15-3	3061-3072	practically	_	
15-4	3073-3076	the	_	
15-5	3077-3081	same	_	
15-6	3082-3084	as	_	
15-7	3085-3088	the	_	
15-8	3089-3098	reference	_	
15-9	3099-3105	signal	_	
15-10	3106-3111	Vslop	_	
15-11	3111-3112	(	_	
15-12	3112-3113	T	_	
15-13	3113-3114	)	_	
15-14	3115-3118	and	_	
15-15	3119-3126	compare	_	
15-16	3127-3130	the	_	
15-17	3131-3137	values	_	
15-18	3137-3138	.	_	
