<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Window&lt;2, 2, ap_fixed&lt;16, 8, 4, 0, 0> >.val[0].V[1]', yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:140->yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:90) on array 'line_buff_group_0.val[0].V', yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:19 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buff_group_0_va'." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:34.254+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:22)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.889+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:22)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.626+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:21)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.619+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:21)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.613+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:20)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.608+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:20)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.589+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:19)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.582+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.va' (yolo_max_pool_fp_2019_64/src/yolo_max_pool.cpp:19)." projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:52:33.568+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:54:47.690+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="yolo_max_pool_fp_2019_64" solutionName="solution1" date="2019-07-19T15:53:10.396+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
