{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699231677753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699231677753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 20:47:57 2023 " "Processing started: Sun Nov  5 20:47:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699231677753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231677753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231677754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699231678133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699231678133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(233) " "Verilog HDL information at xm23_cpu.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(243) " "Verilog HDL information at xm23_cpu.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(256) " "Verilog HDL information at xm23_cpu.v(256): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 256 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file xm23_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm23_cpu " "Found entity 1: xm23_cpu" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(32) " "Verilog HDL information at view_data.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_decoder.v(40) " "Verilog HDL information at instruction_decoder.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_manip.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_manip.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_manip " "Found entity 1: byte_manip" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cex_code.v 1 1 " "Found 1 design units, including 1 entities, in source file cex_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 cex_code " "Found entity 1: cex_code" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683402 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(112) " "Verilog HDL information at control_unit.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(144) " "Verilog HDL information at control_unit.v(144): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "int_vect_entry.v(41) " "Verilog HDL information at int_vect_entry.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_vect_entry.v 1 1 " "Found 1 design units, including 1 entities, in source file int_vect_entry.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_vect_entry " "Found entity 1: int_vect_entry" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Found entity 1: traffic_lights" {  } { { "traffic_lights.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/traffic_lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pedest_button.v(16) " "Verilog HDL information at pedest_button.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedest_button.v 1 1 " "Found 1 design units, including 1 entities, in source file pedest_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedest_button " "Found entity 1: pedest_button" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(17) " "Verilog HDL information at timer.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699231683502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_scr_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_scr_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_scr_drv " "Found entity 1: kb_scr_drv" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699231683505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xm23_cpu " "Elaborating entity \"xm23_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699231683794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execution_type xm23_cpu.v(39) " "Verilog HDL or VHDL warning at xm23_cpu.v(39): object \"execution_type\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699231683800 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extension xm23_cpu.v(41) " "Verilog HDL or VHDL warning at xm23_cpu.v(41): object \"extension\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699231683800 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_mem_bus xm23_cpu.v(97) " "Verilog HDL or VHDL warning at xm23_cpu.v(97): object \"mar_mem_bus\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699231683800 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(150) " "Verilog HDL or VHDL warning at the xm23_cpu.v(150): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699231683802 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xm23_cpu.v(155) " "Verilog HDL assignment warning at xm23_cpu.v(155): truncated value with size 32 to match size of target (16)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699231683802 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(161) " "Verilog HDL or VHDL warning at the xm23_cpu.v(161): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 161 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699231683802 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(162) " "Verilog HDL or VHDL warning at the xm23_cpu.v(162): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 162 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699231683803 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 xm23_cpu.v(177) " "Verilog HDL assignment warning at xm23_cpu.v(177): truncated value with size 8 to match size of target (4)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699231683803 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr xm23_cpu.v(236) " "Verilog HDL Always Construct warning at xm23_cpu.v(236): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699231683805 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bkpnt xm23_cpu.v(233) " "Verilog HDL Always Construct warning at xm23_cpu.v(233): inferring latch(es) for variable \"bkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699231683805 "|xm23_cpu"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "mdr xm23_cpu.v(36) " "Verilog HDL error at xm23_cpu.v(36): variable \"mdr\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 36 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1699231683812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(339) " "Verilog HDL assignment warning at xm23_cpu.v(339): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699231683813 "|xm23_cpu"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699231683818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683873 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699231683918 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  5 20:48:03 2023 " "Processing ended: Sun Nov  5 20:48:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699231683918 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699231683918 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699231683918 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231683918 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699231684530 ""}
