{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701789799830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701789799830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cartridge_FPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Cartridge_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701789799837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701789799909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701789799909 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cart_pll_altpll.v" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/cart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701789799965 ""}  } { { "db/cart_pll_altpll.v" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/cart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701789799965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701789800070 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701789800077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701789800165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701789800165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701789800165 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701789800165 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701789800173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701789800173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701789800173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701789800173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701789800173 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701789800173 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701789800176 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701789800194 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701789800725 ""}
{ "Info" "ISTA_SDC_FOUND" "Cartridge_FPGA.sdc " "Reading SDC File: 'Cartridge_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701789800726 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701789800729 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1701789800729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1701789800729 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "b2v_inst12\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: b2v_inst12\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1701789800730 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1701789800730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register oc_mem:b2v_ppu_mem\|altsyncram:ram_block_rtl_0\|altsyncram_hnd1:auto_generated\|ram_block1a31~porta_we_reg CLOCK_50 " "Register oc_mem:b2v_ppu_mem\|altsyncram:ram_block_rtl_0\|altsyncram_hnd1:auto_generated\|ram_block1a31~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701789800730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701789800730 "|Cartridge_FPGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~5 reset " "Latch spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~5 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701789800731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701789800731 "|Cartridge_FPGA|reset"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701789800733 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701789800734 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1701789800734 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1701789800734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701789800734 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701789800734 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701789800734 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701789800734 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701789800734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701789800781 ""}  } { { "db/cart_pll_altpll.v" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/cart_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701789800781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~35  " "Automatically promoted node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~2 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~2" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|MISO~0 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|MISO~0" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~6 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~6" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~10 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~10" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~14 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~14" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~18 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~18" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~22 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~22" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~26 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~26" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~30 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~30" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701789800781 ""}  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701789800781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN K15 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6)) " "Automatically promoted node reset~input (placed in PIN K15 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~35 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~35" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|DATA_OUT\[7\]~0 " "Destination node spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|DATA_OUT\[7\]~0" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701789800781 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701789800781 ""}  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701789800781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701789800980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701789800980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701789800980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701789800981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701789800982 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701789800983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701789800983 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701789800984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701789800999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701789800999 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701789800999 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ppu_rd_nes " "Node \"ppu_rd_nes\" is assigned to location or region, but does not exist in design" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_rd_nes" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701789801045 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ppu_wr_nes " "Node \"ppu_wr_nes\" is assigned to location or region, but does not exist in design" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_wr_nes" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701789801045 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701789801045 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701789801045 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701789801053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701789801676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701789801753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701789801775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701789802033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701789802033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701789802238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701789803211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701789803211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701789803326 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701789803326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701789803326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701789803327 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701789803436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701789803449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701789803641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701789803641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701789803968 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701789804395 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701789804657 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "m2 3.3-V LVCMOS B12 " "Pin m2 uses I/O standard 3.3-V LVCMOS at B12" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { m2 } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "m2" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "romsel 3.3-V LVCMOS D11 " "Pin romsel uses I/O standard 3.3-V LVCMOS at D11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { romsel } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "romsel" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[0\] 3.3-V LVCMOS P9 " "Pin cpu_data_nes\[0\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[0] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[0\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[1\] 3.3-V LVCMOS R10 " "Pin cpu_data_nes\[1\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[1] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[1\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[2\] 3.3-V LVCMOS R11 " "Pin cpu_data_nes\[2\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[2] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[2\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[3\] 3.3-V LVCMOS T11 " "Pin cpu_data_nes\[3\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[3] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[3\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[4\] 3.3-V LVCMOS T12 " "Pin cpu_data_nes\[4\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[4] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[4\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[5\] 3.3-V LVCMOS T13 " "Pin cpu_data_nes\[5\] uses I/O standard 3.3-V LVCMOS at T13" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[5] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[5\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[6\] 3.3-V LVCMOS T15 " "Pin cpu_data_nes\[6\] uses I/O standard 3.3-V LVCMOS at T15" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[6] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[6\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_data_nes\[7\] 3.3-V LVCMOS F13 " "Pin cpu_data_nes\[7\] uses I/O standard 3.3-V LVCMOS at F13" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_data_nes[7] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_data_nes\[7\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[0\] 3.3-V LVCMOS R16 " "Pin ppu_data_nes\[0\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[0] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[0\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[1\] 3.3-V LVCMOS L16 " "Pin ppu_data_nes\[1\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[1] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[1\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[2\] 3.3-V LVCMOS N9 " "Pin ppu_data_nes\[2\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[2] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[2\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[3\] 3.3-V LVCMOS N12 " "Pin ppu_data_nes\[3\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[3] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[3\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[4\] 3.3-V LVCMOS T10 " "Pin ppu_data_nes\[4\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[4] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[4\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[5\] 3.3-V LVCMOS R12 " "Pin ppu_data_nes\[5\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[5] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[5\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[6\] 3.3-V LVCMOS R13 " "Pin ppu_data_nes\[6\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[6] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[6\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_data_nes\[7\] 3.3-V LVCMOS T14 " "Pin ppu_data_nes\[7\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[7] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[7\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS K15 " "Pin reset uses I/O standard 3.3-V LVCMOS at K15" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVCMOS R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[0\] 3.3-V LVCMOS A12 " "Pin ppu_adr_in\[0\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[0] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[0\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[1\] 3.3-V LVCMOS E11 " "Pin ppu_adr_in\[1\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[1] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[1\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[2\] 3.3-V LVCMOS C9 " "Pin ppu_adr_in\[2\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[2] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[2\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[3\] 3.3-V LVCMOS F9 " "Pin ppu_adr_in\[3\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[3] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[3\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[4\] 3.3-V LVCMOS E8 " "Pin ppu_adr_in\[4\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[4] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[4\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[5\] 3.3-V LVCMOS E7 " "Pin ppu_adr_in\[5\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[5] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[5\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[6\] 3.3-V LVCMOS C8 " "Pin ppu_adr_in\[6\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[6] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[6\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[7\] 3.3-V LVCMOS A7 " "Pin ppu_adr_in\[7\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[7] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[7\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[8\] 3.3-V LVCMOS B7 " "Pin ppu_adr_in\[8\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[8] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[8\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[9\] 3.3-V LVCMOS B6 " "Pin ppu_adr_in\[9\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[9] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[9\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[10\] 3.3-V LVCMOS A5 " "Pin ppu_adr_in\[10\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[10] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[10\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[11\] 3.3-V LVCMOS A4 " "Pin ppu_adr_in\[11\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[11] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[11\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[12\] 3.3-V LVCMOS B3 " "Pin ppu_adr_in\[12\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[12] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[12\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ppu_adr_in\[13\] 3.3-V LVCMOS A2 " "Pin ppu_adr_in\[13\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_adr_in[13] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_adr_in\[13\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[13\] 3.3-V LVCMOS C3 " "Pin cpu_adr_in\[13\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[13] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[13\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[14\] 3.3-V LVCMOS D3 " "Pin cpu_adr_in\[14\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[14] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[14\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_rw_nes 3.3-V LVCMOS N11 " "Pin cpu_rw_nes uses I/O standard 3.3-V LVCMOS at N11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_rw_nes } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_rw_nes" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[0\] 3.3-V LVCMOS B11 " "Pin cpu_adr_in\[0\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[0] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[0\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[1\] 3.3-V LVCMOS E10 " "Pin cpu_adr_in\[1\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[1] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[1\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[2\] 3.3-V LVCMOS D9 " "Pin cpu_adr_in\[2\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[2] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[2\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[3\] 3.3-V LVCMOS E9 " "Pin cpu_adr_in\[3\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[3] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[3\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[4\] 3.3-V LVCMOS F8 " "Pin cpu_adr_in\[4\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[4] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[4\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[5\] 3.3-V LVCMOS D8 " "Pin cpu_adr_in\[5\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[5] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[5\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[6\] 3.3-V LVCMOS E6 " "Pin cpu_adr_in\[6\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[6] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[6\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[7\] 3.3-V LVCMOS D6 " "Pin cpu_adr_in\[7\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[7] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[7\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[8\] 3.3-V LVCMOS A6 " "Pin cpu_adr_in\[8\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[8] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[8\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[9\] 3.3-V LVCMOS D5 " "Pin cpu_adr_in\[9\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[9] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[9\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[10\] 3.3-V LVCMOS B5 " "Pin cpu_adr_in\[10\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[10] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[10\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[11\] 3.3-V LVCMOS B4 " "Pin cpu_adr_in\[11\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[11] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[11\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_adr_in\[12\] 3.3-V LVCMOS A3 " "Pin cpu_adr_in\[12\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cpu_adr_in[12] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_adr_in\[12\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SS 3.3-V LVCMOS M10 " "Pin SS uses I/O standard 3.3-V LVCMOS at M10" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SS } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SS" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCLK 3.3-V LVCMOS J16 " "Pin SCLK uses I/O standard 3.3-V LVCMOS at J16" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI 3.3-V LVCMOS J14 " "Pin MOSI uses I/O standard 3.3-V LVCMOS at J14" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MOSI } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MOSI" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701789804666 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701789804666 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[0\] a permanently disabled " "Pin ppu_data_nes\[0\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[0] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[0\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[1\] a permanently disabled " "Pin ppu_data_nes\[1\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[1] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[1\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[2\] a permanently disabled " "Pin ppu_data_nes\[2\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[2] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[2\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[3\] a permanently disabled " "Pin ppu_data_nes\[3\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[3] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[3\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[4\] a permanently disabled " "Pin ppu_data_nes\[4\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[4] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[4\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[5\] a permanently disabled " "Pin ppu_data_nes\[5\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[5] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[5\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[6\] a permanently disabled " "Pin ppu_data_nes\[6\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[6] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[6\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ppu_data_nes\[7\] a permanently disabled " "Pin ppu_data_nes\[7\] has a permanently disabled output enable" {  } { { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ppu_data_nes[7] } } } { "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/olie/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ppu_data_nes\[7\]" } } } } { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/olie/Desktop/Cartridge_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701789804668 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701789804668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/olie/Desktop/Cartridge_FPGA/output_files/Cartridge_FPGA.fit.smsg " "Generated suppressed messages file /home/olie/Desktop/Cartridge_FPGA/output_files/Cartridge_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701789804744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "985 " "Peak virtual memory: 985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701789805034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 09:23:25 2023 " "Processing ended: Tue Dec  5 09:23:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701789805034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701789805034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701789805034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701789805034 ""}
