

================================================================
== Vitis HLS Report for 'B_IO_L2_in_1_x0'
================================================================
* Date:           Sun Sep 18 09:16:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   548995|  1147011|  1.830 ms|  3.823 ms|  548995|  1147011|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3  |   548864|  1146880|  67 ~ 140|          -|          -|  8192|        no|
        | + B_IO_L2_in_1_x0_loop_4                                               |       63|       63|         9|          9|          9|     7|       yes|
        | + B_IO_L2_in_1_x0_loop_7                                               |       72|       72|         9|          9|          9|     8|       yes|
        | + B_IO_L2_in_1_x0_loop_9                                               |       63|       63|         9|          9|          9|     7|       yes|
        | + B_IO_L2_in_1_x0_loop_12                                              |       72|       72|         9|          9|          9|     8|       yes|
        |- B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15                       |      128|      128|         2|          2|          2|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      332|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      470|     -|
|Register             |        -|      -|     1178|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1178|      802|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_ping_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_B_pong_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_881_fu_665_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_882_fu_605_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_883_fu_534_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_884_fu_611_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_885_fu_540_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_886_fu_562_p2          |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_640_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln890_35_fu_580_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln890_36_fu_450_p2           |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_628_p2              |         +|   0|  0|  14|           7|           1|
    |and_ln1578_1_fu_492_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln1578_fu_480_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1579_fu_516_p2             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_read_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_read_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op185_read_state25  |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_6_fu_528_p2           |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln870_fu_599_p2             |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln890144_fu_486_p2          |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_722_fu_462_p2         |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_723_fu_634_p2         |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_724_fu_646_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_725_fu_593_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_726_fu_522_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_727_fu_617_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_728_fu_546_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_456_p2             |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state10                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state24                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state25                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state26                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state27                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state28                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state29                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state30                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state31                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9                  |        or|   0|  0|   2|           1|           1|
    |or_ln1578_fu_468_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1579_1_fu_510_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln1579_fu_498_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_568_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln691_8_fu_572_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_671_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln890_8_fu_586_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_652_p3           |    select|   0|  0|   4|           1|           4|
    |arb_fu_557_p2                    |       xor|   0|  0|   2|           2|           1|
    |xor_ln1578_fu_474_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1579_fu_504_p2             |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 332|         164|         117|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  197|         45|    1|         45|
    |ap_done                         |    9|          2|    1|          2|
    |arb_7_reg_360                   |    9|          2|    1|          2|
    |c2_V_reg_335                    |    9|          2|    6|         12|
    |c3_V_6_reg_371                  |    9|          2|    4|          8|
    |c3_V_reg_394                    |    9|          2|    4|          8|
    |c6_V_13_reg_406                 |    9|          2|    4|          8|
    |c6_V_14_reg_383                 |    9|          2|    4|          8|
    |c6_V_reg_428                    |    9|          2|    4|          8|
    |c7_V_reg_439                    |    9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_1_x013_blk_n  |    9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_2_x014_blk_n  |    9|          2|    1|          2|
    |fifo_B_PE_0_1_x0101_blk_n       |    9|          2|    1|          2|
    |fifo_B_PE_0_1_x0101_din         |   26|          5|  512|       2560|
    |indvar_flatten13_reg_312        |    9|          2|   14|         28|
    |indvar_flatten22_reg_417        |    9|          2|    7|         14|
    |indvar_flatten_reg_323          |    9|          2|   11|         22|
    |local_B_ping_V_address0         |   14|          3|    3|          9|
    |local_B_ping_V_address1         |   49|          9|    3|         27|
    |local_B_pong_V_address1         |   49|          9|    3|         27|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  470|        101|  589|       2802|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_884_reg_847          |    4|   0|    4|          0|
    |add_ln691_885_reg_801          |    4|   0|    4|          0|
    |add_ln890_36_reg_759           |   14|   0|   14|          0|
    |add_ln890_reg_865              |    7|   0|    7|          0|
    |and_ln1578_1_reg_774           |    1|   0|    1|          0|
    |and_ln1579_reg_783             |    1|   0|    1|          0|
    |ap_CS_fsm                      |   44|   0|   44|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |arb_7_reg_360                  |    1|   0|    1|          0|
    |c2_V_reg_335                   |    6|   0|    6|          0|
    |c3_V_6_reg_371                 |    4|   0|    4|          0|
    |c3_V_reg_394                   |    4|   0|    4|          0|
    |c6_V_13_reg_406                |    4|   0|    4|          0|
    |c6_V_14_reg_383                |    4|   0|    4|          0|
    |c6_V_reg_428                   |    4|   0|    4|          0|
    |c7_V_reg_439                   |    4|   0|    4|          0|
    |icmp_ln870_6_reg_792           |    1|   0|    1|          0|
    |icmp_ln870_reg_838             |    1|   0|    1|          0|
    |icmp_ln890_722_reg_768         |    1|   0|    1|          0|
    |icmp_ln890_725_reg_834         |    1|   0|    1|          0|
    |icmp_ln890_726_reg_788         |    1|   0|    1|          0|
    |indvar_flatten13_reg_312       |   14|   0|   14|          0|
    |indvar_flatten22_reg_417       |    7|   0|    7|          0|
    |indvar_flatten_reg_323         |   11|   0|   11|          0|
    |intra_trans_en_reg_347         |    1|   0|    1|          0|
    |local_B_ping_V_load_7_reg_814  |  512|   0|  512|          0|
    |local_B_pong_V_load_reg_860    |  512|   0|  512|          0|
    |or_ln1579_reg_779              |    1|   0|    1|          0|
    |select_ln691_reg_883           |    4|   0|    4|          0|
    |select_ln890_reg_873           |    4|   0|    4|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          | 1178|   0| 1178|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|fifo_B_B_IO_L2_in_1_x013_dout     |   in|  512|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_1_x013_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_1_x013_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_2_x014_din      |  out|  512|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_B_IO_L2_in_2_x014_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_B_IO_L2_in_2_x014_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_PE_0_1_x0101_din           |  out|  512|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
|fifo_B_PE_0_1_x0101_full_n        |   in|    1|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
|fifo_B_PE_0_1_x0101_write         |  out|    1|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9
  * Pipeline-1: initiation interval (II) = 9, depth = 9
  * Pipeline-2: initiation interval (II) = 9, depth = 9
  * Pipeline-3: initiation interval (II) = 9, depth = 9
  * Pipeline-4: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 9, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 9, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 9, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 9, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 2, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_1_x0101, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_2_x014, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1_x013, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_1_x0101, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_2_x014, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1_x013, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%local_B_ping_V = alloca i64 1" [./dut.cpp:1565]   --->   Operation 51 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr = getelementptr i512 %local_B_ping_V, i64 0, i64 0" [./dut.cpp:1639]   --->   Operation 52 'getelementptr' 'local_B_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_44 = getelementptr i512 %local_B_ping_V, i64 0, i64 1" [./dut.cpp:1639]   --->   Operation 53 'getelementptr' 'local_B_ping_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_45 = getelementptr i512 %local_B_ping_V, i64 0, i64 2" [./dut.cpp:1639]   --->   Operation 54 'getelementptr' 'local_B_ping_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_46 = getelementptr i512 %local_B_ping_V, i64 0, i64 3" [./dut.cpp:1639]   --->   Operation 55 'getelementptr' 'local_B_ping_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_47 = getelementptr i512 %local_B_ping_V, i64 0, i64 4" [./dut.cpp:1639]   --->   Operation 56 'getelementptr' 'local_B_ping_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_48 = getelementptr i512 %local_B_ping_V, i64 0, i64 5" [./dut.cpp:1639]   --->   Operation 57 'getelementptr' 'local_B_ping_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_49 = getelementptr i512 %local_B_ping_V, i64 0, i64 6" [./dut.cpp:1639]   --->   Operation 58 'getelementptr' 'local_B_ping_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_50 = getelementptr i512 %local_B_ping_V, i64 0, i64 7" [./dut.cpp:1639]   --->   Operation 59 'getelementptr' 'local_B_ping_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:1567]   --->   Operation 60 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_42 = getelementptr i512 %local_B_pong_V, i64 0, i64 0" [./dut.cpp:1596]   --->   Operation 61 'getelementptr' 'local_B_pong_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_43 = getelementptr i512 %local_B_pong_V, i64 0, i64 1" [./dut.cpp:1596]   --->   Operation 62 'getelementptr' 'local_B_pong_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_44 = getelementptr i512 %local_B_pong_V, i64 0, i64 2" [./dut.cpp:1596]   --->   Operation 63 'getelementptr' 'local_B_pong_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_45 = getelementptr i512 %local_B_pong_V, i64 0, i64 3" [./dut.cpp:1596]   --->   Operation 64 'getelementptr' 'local_B_pong_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_46 = getelementptr i512 %local_B_pong_V, i64 0, i64 4" [./dut.cpp:1596]   --->   Operation 65 'getelementptr' 'local_B_pong_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_47 = getelementptr i512 %local_B_pong_V, i64 0, i64 5" [./dut.cpp:1596]   --->   Operation 66 'getelementptr' 'local_B_pong_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_48 = getelementptr i512 %local_B_pong_V, i64 0, i64 6" [./dut.cpp:1596]   --->   Operation 67 'getelementptr' 'local_B_pong_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_49 = getelementptr i512 %local_B_pong_V, i64 0, i64 7" [./dut.cpp:1596]   --->   Operation 68 'getelementptr' 'local_B_pong_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln1565 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:1565]   --->   Operation 69 'specmemcore' 'specmemcore_ln1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln1567 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:1567]   --->   Operation 70 'specmemcore' 'specmemcore_ln1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln1578 = br void" [./dut.cpp:1578]   --->   Operation 71 'br' 'br_ln1578' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_36, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_8, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691_8, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_7 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_36 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_722 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_722' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln1579)   --->   "%or_ln1578 = or i1 %icmp_ln890_722, i1 %intra_trans_en" [./dut.cpp:1578]   --->   Operation 83 'or' 'or_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln1578 = xor i1 %icmp_ln890_722, i1 1" [./dut.cpp:1578]   --->   Operation 84 'xor' 'xor_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%and_ln1578 = and i1 %arb_7, i1 %xor_ln1578" [./dut.cpp:1578]   --->   Operation 85 'and' 'and_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890144 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890144' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln1578_1 = and i1 %icmp_ln890144, i1 %xor_ln1578" [./dut.cpp:1578]   --->   Operation 87 'and' 'and_ln1578_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1579 = or i1 %and_ln1578_1, i1 %or_ln1578" [./dut.cpp:1579]   --->   Operation 89 'or' 'or_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%xor_ln1579 = xor i1 %icmp_ln890144, i1 1" [./dut.cpp:1579]   --->   Operation 90 'xor' 'xor_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%or_ln1579_1 = or i1 %icmp_ln890_722, i1 %xor_ln1579" [./dut.cpp:1579]   --->   Operation 91 'or' 'or_ln1579_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1579 = and i1 %and_ln1578, i1 %or_ln1579_1" [./dut.cpp:1579]   --->   Operation 92 'and' 'and_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln1580 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [./dut.cpp:1580]   --->   Operation 93 'specloopname' 'specloopname_ln1580' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1584 = br i1 %and_ln1579, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:1584]   --->   Operation 94 'br' 'br_ln1584' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln1579)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln1579)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln1680 = br void %.preheader.preheader" [./dut.cpp:1680]   --->   Operation 97 'br' 'br_ln1680' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_6 = phi i4 %add_ln691_883, void %.loopexit432, i4 1, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_726 = icmp_eq  i4 %c3_V_6, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_726' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln1585 = br i1 %icmp_ln890_726, void %.split26, void" [./dut.cpp:1585]   --->   Operation 101 'br' 'br_ln1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln870_6 = icmp_eq  i4 %c3_V_6, i4 1"   --->   Operation 102 'icmp' 'icmp_ln870_6' <Predicate = (!icmp_ln890_726)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1068"   --->   Operation 103 'specpipeline' 'specpipeline_ln1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_568"   --->   Operation 104 'specloopname' 'specloopname_ln1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'fifo_B_B_IO_L2_in_1_x013_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln1588 = br i1 %icmp_ln870_6, void %.split22.0, void %.split24.0" [./dut.cpp:1588]   --->   Operation 106 'br' 'br_ln1588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 108 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_1, i3 %local_B_pong_V_addr_42" [./dut.cpp:1596]   --->   Operation 108 'store' 'store_ln1596' <Predicate = (icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 109 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'fifo_B_B_IO_L2_in_1_x013_read_23' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 110 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_B_B_IO_L2_in_1_x013_read_16' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_16, i3 %local_B_pong_V_addr_43" [./dut.cpp:1596]   --->   Operation 112 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_B_B_IO_L2_in_1_x013_read_24' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_B_B_IO_L2_in_1_x013_read_17' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_17, i3 %local_B_pong_V_addr_44" [./dut.cpp:1596]   --->   Operation 116 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_B_B_IO_L2_in_1_x013_read_25' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 118 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_B_B_IO_L2_in_1_x013_read_18' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_18, i3 %local_B_pong_V_addr_45" [./dut.cpp:1596]   --->   Operation 120 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_B_B_IO_L2_in_1_x013_read_26' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_B_B_IO_L2_in_1_x013_read_19' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_19, i3 %local_B_pong_V_addr_46" [./dut.cpp:1596]   --->   Operation 124 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_B_B_IO_L2_in_1_x013_read_27' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 126 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_B_B_IO_L2_in_1_x013_read_20' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_20, i3 %local_B_pong_V_addr_47" [./dut.cpp:1596]   --->   Operation 128 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_B_B_IO_L2_in_1_x013_read_28' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_B_B_IO_L2_in_1_x013_read_21' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_21, i3 %local_B_pong_V_addr_48" [./dut.cpp:1596]   --->   Operation 132 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_B_B_IO_L2_in_1_x013_read_29' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 134 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln890_726 & !icmp_ln870_6)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'fifo_B_B_IO_L2_in_1_x013_read_22' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_22, i3 %local_B_pong_V_addr_49" [./dut.cpp:1596]   --->   Operation 137 'store' 'store_ln1596' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!icmp_ln890_726 & icmp_ln870_6)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln691_883 = add i4 %c3_V_6, i4 1"   --->   Operation 139 'add' 'add_ln691_883' <Predicate = (!icmp_ln890_726)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln890_726)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln1612 = br i1 %or_ln1579, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:1612]   --->   Operation 141 'br' 'br_ln1612' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln1579)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_14 = phi i4 %add_ln691_885, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_885 = add i4 %c6_V_14, i4 1"   --->   Operation 144 'add' 'add_ln691_885' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_728 = icmp_eq  i4 %c6_V_14, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_728' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1613 = br i1 %icmp_ln890_728, void %.split30, void %.loopexit436.loopexit181" [./dut.cpp:1613]   --->   Operation 147 'br' 'br_ln1613' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln890_136 = zext i4 %c6_V_14"   --->   Operation 148 'zext' 'zext_ln890_136' <Predicate = (!icmp_ln890_728)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_14 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890_136"   --->   Operation 149 'getelementptr' 'local_B_ping_V_addr_14' <Predicate = (!icmp_ln890_728)> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (1.20ns)   --->   "%local_B_ping_V_load_7 = load i3 %local_B_ping_V_addr_14"   --->   Operation 150 'load' 'local_B_ping_V_load_7' <Predicate = (!icmp_ln890_728)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 151 [1/2] (1.20ns)   --->   "%local_B_ping_V_load_7 = load i3 %local_B_ping_V_addr_14"   --->   Operation 151 'load' 'local_B_ping_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 154 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 156 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 157 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln1613 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:1613]   --->   Operation 159 'specpipeline' 'specpipeline_ln1613' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln1613 = specloopname void @_ssdm_op_SpecLoopName, void @empty_135" [./dut.cpp:1613]   --->   Operation 160 'specloopname' 'specloopname_ln1613' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 162 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!and_ln1579 & or_ln1579)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 164 'br' 'br_ln0' <Predicate = (and_ln1579 & or_ln1579)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln1579, i1 1" [./dut.cpp:1672]   --->   Operation 165 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln691_886 = add i6 %c2_V, i6 1"   --->   Operation 166 'add' 'add_ln691_886' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_8)   --->   "%or_ln691 = or i1 %and_ln1578_1, i1 %icmp_ln890_722"   --->   Operation 167 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691_8 = select i1 %or_ln691, i6 1, i6 %add_ln691_886"   --->   Operation 168 'select' 'select_ln691_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.73ns)   --->   "%add_ln890_35 = add i11 %indvar_flatten, i11 1"   --->   Operation 169 'add' 'add_ln890_35' <Predicate = (!icmp_ln890_722)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln890_8 = select i1 %icmp_ln890_722, i11 1, i11 %add_ln890_35"   --->   Operation 170 'select' 'select_ln890_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.65>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_882, void %.loopexit434, i4 1, void %.preheader5.preheader"   --->   Operation 172 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln890_725 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 173 'icmp' 'icmp_ln890_725' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln1628 = br i1 %icmp_ln890_725, void %.split16, void" [./dut.cpp:1628]   --->   Operation 175 'br' 'br_ln1628' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 176 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_725)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1068"   --->   Operation 177 'specpipeline' 'specpipeline_ln1616' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_138"   --->   Operation 178 'specloopname' 'specloopname_ln1616' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'read' 'fifo_B_B_IO_L2_in_1_x013_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln1631 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:1631]   --->   Operation 180 'br' 'br_ln1631' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 182 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read, i3 %local_B_ping_V_addr" [./dut.cpp:1639]   --->   Operation 182 'store' 'store_ln1639' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 183 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'read' 'fifo_B_B_IO_L2_in_1_x013_read_9' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 184 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 185 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'read' 'fifo_B_B_IO_L2_in_1_x013_read_2' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 186 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_2, i3 %local_B_ping_V_addr_44" [./dut.cpp:1639]   --->   Operation 186 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 187 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'fifo_B_B_IO_L2_in_1_x013_read_10' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 188 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 189 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 189 'read' 'fifo_B_B_IO_L2_in_1_x013_read_3' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 190 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_3, i3 %local_B_ping_V_addr_45" [./dut.cpp:1639]   --->   Operation 190 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 191 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 191 'read' 'fifo_B_B_IO_L2_in_1_x013_read_11' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 193 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 193 'read' 'fifo_B_B_IO_L2_in_1_x013_read_4' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 194 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_4, i3 %local_B_ping_V_addr_46" [./dut.cpp:1639]   --->   Operation 194 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 195 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 195 'read' 'fifo_B_B_IO_L2_in_1_x013_read_12' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_B_B_IO_L2_in_1_x013_read_5' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 198 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_5, i3 %local_B_ping_V_addr_47" [./dut.cpp:1639]   --->   Operation 198 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_B_B_IO_L2_in_1_x013_read_13' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 200 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 200 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_B_B_IO_L2_in_1_x013_read_6' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 202 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_6, i3 %local_B_ping_V_addr_48" [./dut.cpp:1639]   --->   Operation 202 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_B_B_IO_L2_in_1_x013_read_14' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 204 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 204 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_B_B_IO_L2_in_1_x013_read_7' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 206 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_7, i3 %local_B_ping_V_addr_49" [./dut.cpp:1639]   --->   Operation 206 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_B_B_IO_L2_in_1_x013_read_15' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 208 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 208 'write' 'write_ln174' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln890_725 & !icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 210 'read' 'fifo_B_B_IO_L2_in_1_x013_read_8' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 211 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_8, i3 %local_B_ping_V_addr_50" [./dut.cpp:1639]   --->   Operation 211 'store' 'store_ln1639' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln890_725 & icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln691_882 = add i4 %c3_V, i4 1"   --->   Operation 213 'add' 'add_ln691_882' <Predicate = (!icmp_ln890_725)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!icmp_ln890_725)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln1655 = br i1 %or_ln1579, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:1655]   --->   Operation 215 'br' 'br_ln1655' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 216 'br' 'br_ln890' <Predicate = (or_ln1579)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%c6_V_13 = phi i4 %add_ln691_884, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 217 'phi' 'c6_V_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln691_884 = add i4 %c6_V_13, i4 1"   --->   Operation 218 'add' 'add_ln691_884' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.65ns)   --->   "%icmp_ln890_727 = icmp_eq  i4 %c6_V_13, i4 8"   --->   Operation 219 'icmp' 'icmp_ln890_727' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln1656 = br i1 %icmp_ln890_727, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:1656]   --->   Operation 221 'br' 'br_ln1656' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln890_135 = zext i4 %c6_V_13"   --->   Operation 222 'zext' 'zext_ln890_135' <Predicate = (!icmp_ln890_727)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i512 %local_B_pong_V, i64 0, i64 %zext_ln890_135"   --->   Operation 223 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890_727)> <Delay = 0.00>
ST_33 : Operation 224 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 224 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_727)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 225 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 225 'load' 'local_B_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 226 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 227 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 229 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 231 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 232 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln1656 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:1656]   --->   Operation 233 'specpipeline' 'specpipeline_ln1656' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln1656 = specloopname void @_ssdm_op_SpecLoopName, void @empty_137" [./dut.cpp:1656]   --->   Operation 234 'specloopname' 'specloopname_ln1656' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 235 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.25>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 237 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %select_ln890, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 238 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 239 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten22, i7 1"   --->   Operation 240 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.59ns)   --->   "%icmp_ln890_723 = icmp_eq  i7 %indvar_flatten22, i7 64"   --->   Operation 241 'icmp' 'icmp_ln890_723' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_723, void %.preheader, void %.loopexit"   --->   Operation 242 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c6_V, i4 1"   --->   Operation 243 'add' 'add_ln691' <Predicate = (!icmp_ln890_723)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 244 [1/1] (0.65ns)   --->   "%icmp_ln890_724 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 244 'icmp' 'icmp_ln890_724' <Predicate = (!icmp_ln890_723)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_724, i4 %add_ln691, i4 %c6_V"   --->   Operation 245 'select' 'select_ln890' <Predicate = (!icmp_ln890_723)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln890"   --->   Operation 246 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_723)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_51 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890"   --->   Operation 247 'getelementptr' 'local_B_ping_V_addr_51' <Predicate = (!icmp_ln890_723)> <Delay = 0.00>
ST_42 : Operation 248 [2/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_51"   --->   Operation 248 'load' 'local_B_ping_V_load' <Predicate = (!icmp_ln890_723)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln691_881 = add i4 %c7_V, i4 1"   --->   Operation 249 'add' 'add_ln691_881' <Predicate = (!icmp_ln890_723)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (0.35ns)   --->   "%select_ln691 = select i1 %icmp_ln890_724, i4 1, i4 %add_ln691_881"   --->   Operation 250 'select' 'select_ln691' <Predicate = (!icmp_ln890_723)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_51"   --->   Operation 253 'load' 'local_B_ping_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln1682 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:1682]   --->   Operation 254 'specpipeline' 'specpipeline_ln1682' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln1682 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1094" [./dut.cpp:1682]   --->   Operation 255 'specloopname' 'specloopname_ln1682' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln1712 = ret" [./dut.cpp:1712]   --->   Operation 258 'ret' 'ret_ln1712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_1_x013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_2_x014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_1_x0101]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V                   (alloca           ) [ 001111111111111111111111111111111111111111110]
local_B_ping_V_addr              (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_44           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_45           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_46           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_47           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_48           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_49           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_50           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V                   (alloca           ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_42           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_43           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_44           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_45           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_46           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_47           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_48           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_49           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
specmemcore_ln1565               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln1567               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
br_ln1578                        (br               ) [ 011111111111111111111111111111111111111111000]
indvar_flatten13                 (phi              ) [ 001000000000000000000000000000000000000000000]
indvar_flatten                   (phi              ) [ 001111111111111111111111111111111111111111000]
c2_V                             (phi              ) [ 001111111111111111111111111111111111111111000]
intra_trans_en                   (phi              ) [ 001000000000000000000000000000000000000000000]
arb_7                            (phi              ) [ 001000000000000000000000000000000000000000000]
add_ln890_36                     (add              ) [ 011111111111111111111111111111111111111111000]
icmp_ln890                       (icmp             ) [ 001111111111111111111111111111111111111111110]
br_ln890                         (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
icmp_ln890_722                   (icmp             ) [ 000111111111111111111111111111111111111111000]
or_ln1578                        (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln1578                       (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln1578                       (and              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890144                    (icmp             ) [ 000000000000000000000000000000000000000000000]
and_ln1578_1                     (and              ) [ 000111111111111111111111111111111111111111000]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
or_ln1579                        (or               ) [ 000111111111111111111111111111111111111111000]
xor_ln1579                       (xor              ) [ 000000000000000000000000000000000000000000000]
or_ln1579_1                      (or               ) [ 000000000000000000000000000000000000000000000]
and_ln1579                       (and              ) [ 001111111111111111111111111111111111111111000]
specloopname_ln1580              (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln1584                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
br_ln1680                        (br               ) [ 001111111111111111111111111111111111111111110]
c3_V_6                           (phi              ) [ 000111111111000000000000000000000000000000000]
icmp_ln890_726                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1585                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870_6                     (icmp             ) [ 000011111111000000000000000000000000000000000]
specpipeline_ln1616              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616              (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_1  (read             ) [ 000000000000000000000000000000000000000000000]
br_ln1588                        (br               ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_23 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_16 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_24 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_17 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_25 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_18 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_26 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_19 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_27 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_20 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_28 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_21 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_29 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_22 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_883                    (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
br_ln1612                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_14                          (phi              ) [ 000000000000010000000000000000000000000000000]
add_ln691_885                    (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_728                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1613                        (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln890_136                   (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_addr_14           (getelementptr    ) [ 000000000000001000000000000000000000000000000]
local_B_ping_V_load_7            (load             ) [ 000000000000000111111100000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1613              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1613              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
arb                              (xor              ) [ 011111111111111111111111111111111111111111000]
add_ln691_886                    (add              ) [ 000000000000000000000000000000000000000000000]
or_ln691                         (or               ) [ 000000000000000000000000000000000000000000000]
select_ln691_8                   (select           ) [ 011111111111111111111111111111111111111111000]
add_ln890_35                     (add              ) [ 000000000000000000000000000000000000000000000]
select_ln890_8                   (select           ) [ 011111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 011111111111111111111111111111111111111111000]
c3_V                             (phi              ) [ 000000000000000000000001111111110000000000000]
icmp_ln890_725                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1628                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870                       (icmp             ) [ 000000000000000000000000111111110000000000000]
specpipeline_ln1616              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616              (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read    (read             ) [ 000000000000000000000000000000000000000000000]
br_ln1631                        (br               ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_9  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_2  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_10 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_3  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_11 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_4  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_12 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_5  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_13 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_6  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_14 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_7  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_15 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_8  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_882                    (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
br_ln1655                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_13                          (phi              ) [ 000000000000000000000000000000000100000000000]
add_ln691_884                    (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_727                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1656                        (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln890_135                   (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_pong_V_addr              (getelementptr    ) [ 000000000000000000000000000000000010000000000]
local_B_pong_V_load              (load             ) [ 000000000000000000000000000000000001111111000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1656              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1656              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
indvar_flatten22                 (phi              ) [ 000000000000000000000000000000000000000000100]
c6_V                             (phi              ) [ 000000000000000000000000000000000000000000100]
c7_V                             (phi              ) [ 000000000000000000000000000000000000000000100]
add_ln890                        (add              ) [ 001000000000000000000000000000000000000000110]
icmp_ln890_723                   (icmp             ) [ 000000000000000000000000000000000000000000110]
br_ln890                         (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691                        (add              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890_724                   (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln890                     (select           ) [ 001000000000000000000000000000000000000000110]
zext_ln890                       (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_addr_51           (getelementptr    ) [ 000000000000000000000000000000000000000000010]
add_ln691_881                    (add              ) [ 000000000000000000000000000000000000000000000]
select_ln691                     (select           ) [ 001000000000000000000000000000000000000000110]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_load              (load             ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1682              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1682              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001000000000000000000000000000000000000000110]
ret_ln1712                       (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_1_x013">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x013"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_B_IO_L2_in_2_x014">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_x014"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_0_1_x0101">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_x0101"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_271"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_568"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_135"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_138"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_137"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1094"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="local_B_ping_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_B_pong_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_B_B_IO_L2_in_1_x013_read_1/4 fifo_B_B_IO_L2_in_1_x013_read_23/5 fifo_B_B_IO_L2_in_1_x013_read_16/5 fifo_B_B_IO_L2_in_1_x013_read_24/6 fifo_B_B_IO_L2_in_1_x013_read_17/6 fifo_B_B_IO_L2_in_1_x013_read_25/7 fifo_B_B_IO_L2_in_1_x013_read_18/7 fifo_B_B_IO_L2_in_1_x013_read_26/8 fifo_B_B_IO_L2_in_1_x013_read_19/8 fifo_B_B_IO_L2_in_1_x013_read_27/9 fifo_B_B_IO_L2_in_1_x013_read_20/9 fifo_B_B_IO_L2_in_1_x013_read_28/10 fifo_B_B_IO_L2_in_1_x013_read_21/10 fifo_B_B_IO_L2_in_1_x013_read_29/11 fifo_B_B_IO_L2_in_1_x013_read_22/11 fifo_B_B_IO_L2_in_1_x013_read/24 fifo_B_B_IO_L2_in_1_x013_read_9/25 fifo_B_B_IO_L2_in_1_x013_read_2/25 fifo_B_B_IO_L2_in_1_x013_read_10/26 fifo_B_B_IO_L2_in_1_x013_read_3/26 fifo_B_B_IO_L2_in_1_x013_read_11/27 fifo_B_B_IO_L2_in_1_x013_read_4/27 fifo_B_B_IO_L2_in_1_x013_read_12/28 fifo_B_B_IO_L2_in_1_x013_read_5/28 fifo_B_B_IO_L2_in_1_x013_read_13/29 fifo_B_B_IO_L2_in_1_x013_read_6/29 fifo_B_B_IO_L2_in_1_x013_read_14/30 fifo_B_B_IO_L2_in_1_x013_read_7/30 fifo_B_B_IO_L2_in_1_x013_read_15/31 fifo_B_B_IO_L2_in_1_x013_read_8/31 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="512" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/24 write_ln174/25 write_ln174/26 write_ln174/27 write_ln174/28 write_ln174/29 write_ln174/30 write_ln174/31 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="512" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 write_ln174/19 write_ln174/20 write_ln174/21 write_ln174/34 write_ln174/35 write_ln174/36 write_ln174/37 write_ln174/38 write_ln174/39 write_ln174/40 write_ln174/41 write_ln174/43 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_B_ping_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="512" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_B_ping_V_addr_44_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_44/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_B_ping_V_addr_45_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="512" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_45/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="local_B_ping_V_addr_46_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="512" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_46/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="local_B_ping_V_addr_47_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_47/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="local_B_ping_V_addr_48_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="512" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_48/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_B_ping_V_addr_49_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="512" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_49/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="local_B_ping_V_addr_50_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="512" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_50/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="local_B_pong_V_addr_42_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_42/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="local_B_pong_V_addr_43_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="512" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_43/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_B_pong_V_addr_44_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_44/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="local_B_pong_V_addr_45_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="512" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_45/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="local_B_pong_V_addr_46_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="512" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_46/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="local_B_pong_V_addr_47_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_47/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="local_B_pong_V_addr_48_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="512" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_48/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="local_B_pong_V_addr_49_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_49/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="3"/>
<pin id="274" dir="0" index="4" bw="3" slack="0"/>
<pin id="275" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="512" slack="0"/>
<pin id="277" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1596/4 store_ln1596/5 store_ln1596/6 store_ln1596/7 store_ln1596/8 store_ln1596/9 store_ln1596/10 store_ln1596/11 local_B_pong_V_load/33 "/>
</bind>
</comp>

<comp id="279" class="1004" name="local_B_ping_V_addr_14_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_14/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="3"/>
<pin id="292" dir="0" index="4" bw="3" slack="0"/>
<pin id="293" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="512" slack="0"/>
<pin id="295" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_B_ping_V_load_7/13 store_ln1639/24 store_ln1639/25 store_ln1639/26 store_ln1639/27 store_ln1639/28 store_ln1639/29 store_ln1639/30 store_ln1639/31 local_B_ping_V_load/42 "/>
</bind>
</comp>

<comp id="297" class="1004" name="local_B_pong_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/33 "/>
</bind>
</comp>

<comp id="305" class="1004" name="local_B_ping_V_addr_51_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_51/42 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten13_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="1"/>
<pin id="314" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten13_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="indvar_flatten_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="indvar_flatten_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="11" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="c2_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="c2_V_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="6" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="intra_trans_en_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="intra_trans_en_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="arb_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_7 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="arb_7_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_7/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="c3_V_6_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V_6 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="c3_V_6_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_6/3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="c6_V_14_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_14 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="c6_V_14_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_14/13 "/>
</bind>
</comp>

<comp id="394" class="1005" name="c3_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="c3_V_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/23 "/>
</bind>
</comp>

<comp id="406" class="1005" name="c6_V_13_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_13 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="c6_V_13_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_13/33 "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_flatten22_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten22_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/42 "/>
</bind>
</comp>

<comp id="428" class="1005" name="c6_V_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="c6_V_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/42 "/>
</bind>
</comp>

<comp id="439" class="1005" name="c7_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="c7_V_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/42 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln890_36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_36/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="0"/>
<pin id="458" dir="0" index="1" bw="14" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln890_722_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_722/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln1578_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1578/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln1578_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1578/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln1578_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1578/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln890144_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890144/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln1578_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1578_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln1579_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1579/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln1579_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1579/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln1579_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1579_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="and_ln1579_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1579/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln890_726_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_726/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln870_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_6/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln691_883_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="8"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_883/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln691_885_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_885/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln890_728_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_728/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln890_136_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_136/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="arb_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="4"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln691_886_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="4"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_886/22 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln691_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="4"/>
<pin id="570" dir="0" index="1" bw="1" slack="4"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln691_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691_8/22 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln890_35_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="4"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_35/22 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln890_8_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="4"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="0" index="2" bw="11" slack="0"/>
<pin id="590" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_8/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln890_725_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_725/23 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln870_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/23 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln691_882_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="8"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_882/31 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln691_884_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_884/33 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln890_727_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_727/33 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln890_135_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_135/33 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln890_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/42 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln890_723_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="0" index="1" bw="7" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_723/42 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln691_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/42 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln890_724_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_724/42 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln890_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="0" index="2" bw="4" slack="0"/>
<pin id="656" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/42 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln890_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/42 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln691_881_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_881/42 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln691_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="4" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/42 "/>
</bind>
</comp>

<comp id="679" class="1005" name="local_B_ping_V_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="3"/>
<pin id="681" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="local_B_ping_V_addr_44_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="4"/>
<pin id="686" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_44 "/>
</bind>
</comp>

<comp id="689" class="1005" name="local_B_ping_V_addr_45_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="5"/>
<pin id="691" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_45 "/>
</bind>
</comp>

<comp id="694" class="1005" name="local_B_ping_V_addr_46_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="6"/>
<pin id="696" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_46 "/>
</bind>
</comp>

<comp id="699" class="1005" name="local_B_ping_V_addr_47_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="7"/>
<pin id="701" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_47 "/>
</bind>
</comp>

<comp id="704" class="1005" name="local_B_ping_V_addr_48_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="8"/>
<pin id="706" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_48 "/>
</bind>
</comp>

<comp id="709" class="1005" name="local_B_ping_V_addr_49_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="9"/>
<pin id="711" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_49 "/>
</bind>
</comp>

<comp id="714" class="1005" name="local_B_ping_V_addr_50_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="10"/>
<pin id="716" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_50 "/>
</bind>
</comp>

<comp id="719" class="1005" name="local_B_pong_V_addr_42_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="3"/>
<pin id="721" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_42 "/>
</bind>
</comp>

<comp id="724" class="1005" name="local_B_pong_V_addr_43_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="4"/>
<pin id="726" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_43 "/>
</bind>
</comp>

<comp id="729" class="1005" name="local_B_pong_V_addr_44_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="3" slack="5"/>
<pin id="731" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_44 "/>
</bind>
</comp>

<comp id="734" class="1005" name="local_B_pong_V_addr_45_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="6"/>
<pin id="736" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_45 "/>
</bind>
</comp>

<comp id="739" class="1005" name="local_B_pong_V_addr_46_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="7"/>
<pin id="741" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_46 "/>
</bind>
</comp>

<comp id="744" class="1005" name="local_B_pong_V_addr_47_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="8"/>
<pin id="746" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_47 "/>
</bind>
</comp>

<comp id="749" class="1005" name="local_B_pong_V_addr_48_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="9"/>
<pin id="751" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_48 "/>
</bind>
</comp>

<comp id="754" class="1005" name="local_B_pong_V_addr_49_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="10"/>
<pin id="756" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_49 "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln890_36_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_36 "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln890_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln890_722_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="4"/>
<pin id="770" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_722 "/>
</bind>
</comp>

<comp id="774" class="1005" name="and_ln1578_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="4"/>
<pin id="776" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1578_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="or_ln1579_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="2"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1579 "/>
</bind>
</comp>

<comp id="783" class="1005" name="and_ln1579_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1579 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln890_726_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_726 "/>
</bind>
</comp>

<comp id="792" class="1005" name="icmp_ln870_6_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_6 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln691_883_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="1"/>
<pin id="798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_883 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln691_885_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_885 "/>
</bind>
</comp>

<comp id="809" class="1005" name="local_B_ping_V_addr_14_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="3" slack="1"/>
<pin id="811" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_14 "/>
</bind>
</comp>

<comp id="814" class="1005" name="local_B_ping_V_load_7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="512" slack="1"/>
<pin id="816" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_load_7 "/>
</bind>
</comp>

<comp id="819" class="1005" name="arb_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln691_8_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="1"/>
<pin id="826" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691_8 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln890_8_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="1"/>
<pin id="831" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890_8 "/>
</bind>
</comp>

<comp id="834" class="1005" name="icmp_ln890_725_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_725 "/>
</bind>
</comp>

<comp id="838" class="1005" name="icmp_ln870_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln691_882_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="1"/>
<pin id="844" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_882 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln691_884_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_884 "/>
</bind>
</comp>

<comp id="855" class="1005" name="local_B_pong_V_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="local_B_pong_V_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="512" slack="1"/>
<pin id="862" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln890_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="7" slack="0"/>
<pin id="867" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="873" class="1005" name="select_ln890_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="0"/>
<pin id="875" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="878" class="1005" name="local_B_ping_V_addr_51_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="1"/>
<pin id="880" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_51 "/>
</bind>
</comp>

<comp id="883" class="1005" name="select_ln691_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="112" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="112" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="112" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="112" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="112" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="112" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="112" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="112" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="116" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="116" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="116" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="116" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="116" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="116" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="116" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="116" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="278"><net_src comp="120" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="285" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="120" pin="2"/><net_sink comp="285" pin=4"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="269" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="347" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="84" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="316" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="316" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="52" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="327" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="352" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="364" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="339" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="474" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="468" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="486" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="462" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="480" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="375" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="72" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="375" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="371" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="387" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="387" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="387" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="335" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="562" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="323" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="92" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="92" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="398" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="398" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="70" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="394" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="410" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="410" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="72" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="410" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="632"><net_src comp="421" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="100" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="421" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="102" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="432" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="443" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="432" pin="4"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="669"><net_src comp="443" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="70" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="646" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="70" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="141" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="687"><net_src comp="149" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="692"><net_src comp="157" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="697"><net_src comp="165" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="702"><net_src comp="173" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="707"><net_src comp="181" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="712"><net_src comp="189" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="717"><net_src comp="197" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="722"><net_src comp="205" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="727"><net_src comp="213" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="732"><net_src comp="221" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="737"><net_src comp="229" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="742"><net_src comp="237" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="747"><net_src comp="245" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="752"><net_src comp="253" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="757"><net_src comp="261" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="762"><net_src comp="450" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="767"><net_src comp="456" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="462" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="777"><net_src comp="492" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="782"><net_src comp="498" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="516" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="791"><net_src comp="522" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="528" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="534" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="804"><net_src comp="540" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="812"><net_src comp="279" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="817"><net_src comp="285" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="822"><net_src comp="557" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="827"><net_src comp="572" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="832"><net_src comp="586" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="837"><net_src comp="593" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="599" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="605" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="850"><net_src comp="611" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="858"><net_src comp="297" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="863"><net_src comp="269" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="868"><net_src comp="628" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="876"><net_src comp="652" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="881"><net_src comp="305" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="886"><net_src comp="671" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="443" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_2_x014 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
	Port: fifo_B_PE_0_1_x0101 | {14 15 16 17 18 19 20 21 34 35 36 37 38 39 40 41 43 }
 - Input state : 
	Port: B_IO_L2_in_1_x0 : fifo_B_B_IO_L2_in_1_x013 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
  - Chain level:
	State 1
		local_B_ping_V_addr : 1
		local_B_ping_V_addr_44 : 1
		local_B_ping_V_addr_45 : 1
		local_B_ping_V_addr_46 : 1
		local_B_ping_V_addr_47 : 1
		local_B_ping_V_addr_48 : 1
		local_B_ping_V_addr_49 : 1
		local_B_ping_V_addr_50 : 1
		local_B_pong_V_addr_42 : 1
		local_B_pong_V_addr_43 : 1
		local_B_pong_V_addr_44 : 1
		local_B_pong_V_addr_45 : 1
		local_B_pong_V_addr_46 : 1
		local_B_pong_V_addr_47 : 1
		local_B_pong_V_addr_48 : 1
		local_B_pong_V_addr_49 : 1
		specmemcore_ln1565 : 1
		specmemcore_ln1567 : 1
	State 2
		add_ln890_36 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_722 : 1
		or_ln1578 : 2
		xor_ln1578 : 2
		and_ln1578 : 2
		icmp_ln890144 : 1
		and_ln1578_1 : 2
		or_ln1579 : 2
		xor_ln1579 : 2
		or_ln1579_1 : 2
		and_ln1579 : 2
		br_ln1584 : 2
	State 3
		icmp_ln890_726 : 1
		br_ln1585 : 2
		icmp_ln870_6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln691_885 : 1
		icmp_ln890_728 : 1
		br_ln1613 : 2
		zext_ln890_136 : 1
		local_B_ping_V_addr_14 : 2
		local_B_ping_V_load_7 : 3
	State 14
		write_ln174 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		select_ln890_8 : 1
	State 23
		icmp_ln890_725 : 1
		br_ln1628 : 2
		icmp_ln870 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln691_884 : 1
		icmp_ln890_727 : 1
		br_ln1656 : 2
		zext_ln890_135 : 1
		local_B_pong_V_addr : 2
		local_B_pong_V_load : 3
	State 34
		write_ln174 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln890 : 1
		icmp_ln890_723 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_724 : 1
		select_ln890 : 2
		zext_ln890 : 3
		local_B_ping_V_addr_51 : 4
		local_B_ping_V_load : 5
		add_ln691_881 : 1
		select_ln691 : 2
	State 43
		write_ln174 : 1
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_36_fu_450  |    0    |    21   |
|          |  add_ln691_883_fu_534 |    0    |    12   |
|          |  add_ln691_885_fu_540 |    0    |    12   |
|          |  add_ln691_886_fu_562 |    0    |    13   |
|    add   |  add_ln890_35_fu_580  |    0    |    18   |
|          |  add_ln691_882_fu_605 |    0    |    12   |
|          |  add_ln691_884_fu_611 |    0    |    12   |
|          |    add_ln890_fu_628   |    0    |    14   |
|          |    add_ln691_fu_640   |    0    |    12   |
|          |  add_ln691_881_fu_665 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_456   |    0    |    12   |
|          | icmp_ln890_722_fu_462 |    0    |    11   |
|          |  icmp_ln890144_fu_486 |    0    |    10   |
|          | icmp_ln890_726_fu_522 |    0    |    9    |
|          |  icmp_ln870_6_fu_528  |    0    |    9    |
|   icmp   | icmp_ln890_728_fu_546 |    0    |    9    |
|          | icmp_ln890_725_fu_593 |    0    |    9    |
|          |   icmp_ln870_fu_599   |    0    |    9    |
|          | icmp_ln890_727_fu_617 |    0    |    9    |
|          | icmp_ln890_723_fu_634 |    0    |    10   |
|          | icmp_ln890_724_fu_646 |    0    |    9    |
|----------|-----------------------|---------|---------|
|          | select_ln691_8_fu_572 |    0    |    6    |
|  select  | select_ln890_8_fu_586 |    0    |    11   |
|          |  select_ln890_fu_652  |    0    |    4    |
|          |  select_ln691_fu_671  |    0    |    4    |
|----------|-----------------------|---------|---------|
|          |    or_ln1578_fu_468   |    0    |    2    |
|    or    |    or_ln1579_fu_498   |    0    |    2    |
|          |   or_ln1579_1_fu_510  |    0    |    2    |
|          |    or_ln691_fu_568    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   xor_ln1578_fu_474   |    0    |    2    |
|    xor   |   xor_ln1579_fu_504   |    0    |    2    |
|          |       arb_fu_557      |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   and_ln1578_fu_480   |    0    |    2    |
|    and   |  and_ln1578_1_fu_492  |    0    |    2    |
|          |   and_ln1579_fu_516   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_120    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_126   |    0    |    0    |
|          |    grp_write_fu_134   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          | zext_ln890_136_fu_552 |    0    |    0    |
|   zext   | zext_ln890_135_fu_623 |    0    |    0    |
|          |   zext_ln890_fu_660   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   289   |
|----------|-----------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_ping_V|    8   |    0   |    0   |
|local_B_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln691_882_reg_842    |    4   |
|     add_ln691_883_reg_796    |    4   |
|     add_ln691_884_reg_847    |    4   |
|     add_ln691_885_reg_801    |    4   |
|     add_ln890_36_reg_759     |   14   |
|       add_ln890_reg_865      |    7   |
|     and_ln1578_1_reg_774     |    1   |
|      and_ln1579_reg_783      |    1   |
|         arb_7_reg_360        |    1   |
|          arb_reg_819         |    1   |
|         c2_V_reg_335         |    6   |
|        c3_V_6_reg_371        |    4   |
|         c3_V_reg_394         |    4   |
|        c6_V_13_reg_406       |    4   |
|        c6_V_14_reg_383       |    4   |
|         c6_V_reg_428         |    4   |
|         c7_V_reg_439         |    4   |
|     icmp_ln870_6_reg_792     |    1   |
|      icmp_ln870_reg_838      |    1   |
|    icmp_ln890_722_reg_768    |    1   |
|    icmp_ln890_725_reg_834    |    1   |
|    icmp_ln890_726_reg_788    |    1   |
|      icmp_ln890_reg_764      |    1   |
|   indvar_flatten13_reg_312   |   14   |
|   indvar_flatten22_reg_417   |    7   |
|    indvar_flatten_reg_323    |   11   |
|    intra_trans_en_reg_347    |    1   |
|local_B_ping_V_addr_14_reg_809|    3   |
|local_B_ping_V_addr_44_reg_684|    3   |
|local_B_ping_V_addr_45_reg_689|    3   |
|local_B_ping_V_addr_46_reg_694|    3   |
|local_B_ping_V_addr_47_reg_699|    3   |
|local_B_ping_V_addr_48_reg_704|    3   |
|local_B_ping_V_addr_49_reg_709|    3   |
|local_B_ping_V_addr_50_reg_714|    3   |
|local_B_ping_V_addr_51_reg_878|    3   |
|  local_B_ping_V_addr_reg_679 |    3   |
| local_B_ping_V_load_7_reg_814|   512  |
|local_B_pong_V_addr_42_reg_719|    3   |
|local_B_pong_V_addr_43_reg_724|    3   |
|local_B_pong_V_addr_44_reg_729|    3   |
|local_B_pong_V_addr_45_reg_734|    3   |
|local_B_pong_V_addr_46_reg_739|    3   |
|local_B_pong_V_addr_47_reg_744|    3   |
|local_B_pong_V_addr_48_reg_749|    3   |
|local_B_pong_V_addr_49_reg_754|    3   |
|  local_B_pong_V_addr_reg_855 |    3   |
|  local_B_pong_V_load_reg_860 |   512  |
|       or_ln1579_reg_779      |    1   |
|    select_ln691_8_reg_824    |    6   |
|     select_ln691_reg_883     |    4   |
|    select_ln890_8_reg_829    |   11   |
|     select_ln890_reg_873     |    4   |
+------------------------------+--------+
|             Total            |  1217  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_134    |  p2  |   4  |  512 |  2048  ||    20   |
|    grp_access_fu_269   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_269   |  p2  |   8  |   0  |    0   ||    43   |
|    grp_access_fu_285   |  p0  |   4  |   3  |   12   ||    20   |
|    grp_access_fu_285   |  p2  |   8  |   0  |    0   ||    43   |
| indvar_flatten_reg_323 |  p0  |   2  |  11  |   22   ||    9    |
|      c2_V_reg_335      |  p0  |   2  |   6  |   12   ||    9    |
| intra_trans_en_reg_347 |  p0  |   2  |   1  |    2   |
|     c3_V_6_reg_371     |  p0  |   2  |   4  |    8   ||    9    |
|      c3_V_reg_394      |  p0  |   2  |   4  |    8   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  2118  || 4.39571 ||   171   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   289  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   171  |
|  Register |    -   |    -   |  1217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    4   |  1217  |   460  |
+-----------+--------+--------+--------+--------+
