

================================================================
== Vitis HLS Report for 'relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s'
================================================================
* Date:           Sat Jan 25 15:10:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  1.149 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1694" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_31_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_31_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_30_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_30_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_29_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_29_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_28_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_28_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_27_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_27_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_26_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_26_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_25_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_25_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_24_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_24_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_23_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_23_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_22_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_22_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_21_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_21_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_20_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_20_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_19_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_19_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_18_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_18_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_17_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_17_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_16_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_16_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_15_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_15_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_14_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_14_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 20 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_13_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_13_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 21 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_12_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_12_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 22 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_11_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_11_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 23 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_10_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_10_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 24 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_9_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_9_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_8_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_8_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 26 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_7_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_7_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 27 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_6_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_6_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 28 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_5_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_5_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 29 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_4_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_4_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 30 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_3_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_2_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_2_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 32 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_1_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 33 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_0_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_0_val" [../firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 34 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%icmp_ln45 = icmp_sgt  i19 %data_0_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_0_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%trunc_ln46 = trunc i19 %data_0_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'trunc' 'trunc_ln46' <Predicate = (!or_ln46 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln46 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_0_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'partselect' 'tmp_1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%icmp_ln46 = icmp_ne  i11 %tmp_1, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'icmp' 'icmp_ln46' <Predicate = (icmp_ln45)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %xor_ln46" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'and' 'and_ln46' <Predicate = (icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_47 = select i1 %and_ln46, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'select' 'select_ln46_47' <Predicate = (or_ln46 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46 = or i1 %and_ln46, i1 %tmp" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'or' 'or_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46 = select i1 %or_ln46, i15 %select_ln46_47, i15 %shl_ln" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i15 %select_ln46, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'select' 'res_0_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%icmp_ln45_16 = icmp_sgt  i19 %data_1_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 47 'icmp' 'icmp_ln45_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_1_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'bitselect' 'tmp_30' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%trunc_ln46_16 = trunc i19 %data_1_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'trunc' 'trunc_ln46_16' <Predicate = (!or_ln46_16 & icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%shl_ln46_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_16, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'bitconcatenate' 'shl_ln46_s' <Predicate = (!or_ln46_16 & icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_1_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_16)   --->   "%xor_ln46_16 = xor i1 %tmp_30, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'xor' 'xor_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%icmp_ln46_16 = icmp_ne  i11 %tmp_s, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'icmp' 'icmp_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_16 = and i1 %icmp_ln46_16, i1 %xor_ln46_16" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'and' 'and_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_48 = select i1 %and_ln46_16, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'select' 'select_ln46_48' <Predicate = (or_ln46_16 & icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_16 = or i1 %and_ln46_16, i1 %tmp_30" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'or' 'or_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_16 = select i1 %or_ln46_16, i15 %select_ln46_48, i15 %shl_ln46_s" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'select' 'select_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_16, i15 %select_ln46_16, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'select' 'res_1_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.80ns)   --->   "%icmp_ln45_17 = icmp_sgt  i19 %data_2_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 59 'icmp' 'icmp_ln45_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_2_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'bitselect' 'tmp_31' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%trunc_ln46_17 = trunc i19 %data_2_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'trunc' 'trunc_ln46_17' <Predicate = (!or_ln46_17 & icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%shl_ln46_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_17, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'bitconcatenate' 'shl_ln46_15' <Predicate = (!or_ln46_17 & icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_2_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'partselect' 'tmp_32' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_17)   --->   "%xor_ln46_17 = xor i1 %tmp_31, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'xor' 'xor_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.73ns)   --->   "%icmp_ln46_17 = icmp_ne  i11 %tmp_32, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'icmp' 'icmp_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_17 = and i1 %icmp_ln46_17, i1 %xor_ln46_17" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'and' 'and_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_49 = select i1 %and_ln46_17, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'select' 'select_ln46_49' <Predicate = (or_ln46_17 & icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_17 = or i1 %and_ln46_17, i1 %tmp_31" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'or' 'or_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_17 = select i1 %or_ln46_17, i15 %select_ln46_49, i15 %shl_ln46_15" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'select' 'select_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_17, i15 %select_ln46_17, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 70 'select' 'res_2_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.80ns)   --->   "%icmp_ln45_18 = icmp_sgt  i19 %data_3_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 71 'icmp' 'icmp_ln45_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_3_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'bitselect' 'tmp_33' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%trunc_ln46_18 = trunc i19 %data_3_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'trunc' 'trunc_ln46_18' <Predicate = (!or_ln46_18 & icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%shl_ln46_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_18, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'bitconcatenate' 'shl_ln46_16' <Predicate = (!or_ln46_18 & icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_3_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'partselect' 'tmp_34' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_18)   --->   "%xor_ln46_18 = xor i1 %tmp_33, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'xor' 'xor_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.73ns)   --->   "%icmp_ln46_18 = icmp_ne  i11 %tmp_34, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'icmp' 'icmp_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_18 = and i1 %icmp_ln46_18, i1 %xor_ln46_18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'and' 'and_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_50 = select i1 %and_ln46_18, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 79 'select' 'select_ln46_50' <Predicate = (or_ln46_18 & icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_18 = or i1 %and_ln46_18, i1 %tmp_33" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'or' 'or_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_18 = select i1 %or_ln46_18, i15 %select_ln46_50, i15 %shl_ln46_16" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'select' 'select_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_18, i15 %select_ln46_18, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 82 'select' 'res_3_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.80ns)   --->   "%icmp_ln45_19 = icmp_sgt  i19 %data_4_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 83 'icmp' 'icmp_ln45_19' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_4_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'bitselect' 'tmp_35' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%trunc_ln46_19 = trunc i19 %data_4_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'trunc' 'trunc_ln46_19' <Predicate = (!or_ln46_19 & icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%shl_ln46_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_19, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'bitconcatenate' 'shl_ln46_17' <Predicate = (!or_ln46_19 & icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_4_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'partselect' 'tmp_36' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_19)   --->   "%xor_ln46_19 = xor i1 %tmp_35, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'xor' 'xor_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.73ns)   --->   "%icmp_ln46_19 = icmp_ne  i11 %tmp_36, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'icmp' 'icmp_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_19 = and i1 %icmp_ln46_19, i1 %xor_ln46_19" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'and' 'and_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_51 = select i1 %and_ln46_19, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'select' 'select_ln46_51' <Predicate = (or_ln46_19 & icmp_ln45_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%or_ln46_19 = or i1 %and_ln46_19, i1 %tmp_35" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'or' 'or_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_19 = select i1 %or_ln46_19, i15 %select_ln46_51, i15 %shl_ln46_17" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'select' 'select_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_4_0 = select i1 %icmp_ln45_19, i15 %select_ln46_19, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 94 'select' 'res_4_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.80ns)   --->   "%icmp_ln45_20 = icmp_sgt  i19 %data_5_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 95 'icmp' 'icmp_ln45_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_5_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 96 'bitselect' 'tmp_37' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%trunc_ln46_20 = trunc i19 %data_5_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'trunc' 'trunc_ln46_20' <Predicate = (!or_ln46_20 & icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%shl_ln46_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_20, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'bitconcatenate' 'shl_ln46_18' <Predicate = (!or_ln46_20 & icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_5_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'partselect' 'tmp_38' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_20)   --->   "%xor_ln46_20 = xor i1 %tmp_37, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'xor' 'xor_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.73ns)   --->   "%icmp_ln46_20 = icmp_ne  i11 %tmp_38, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'icmp' 'icmp_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_20 = and i1 %icmp_ln46_20, i1 %xor_ln46_20" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'and' 'and_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_52 = select i1 %and_ln46_20, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 103 'select' 'select_ln46_52' <Predicate = (or_ln46_20 & icmp_ln45_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%or_ln46_20 = or i1 %and_ln46_20, i1 %tmp_37" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'or' 'or_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_20 = select i1 %or_ln46_20, i15 %select_ln46_52, i15 %shl_ln46_18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'select' 'select_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_5_0 = select i1 %icmp_ln45_20, i15 %select_ln46_20, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 106 'select' 'res_5_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.80ns)   --->   "%icmp_ln45_21 = icmp_sgt  i19 %data_6_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 107 'icmp' 'icmp_ln45_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_6_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'bitselect' 'tmp_39' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%trunc_ln46_21 = trunc i19 %data_6_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 109 'trunc' 'trunc_ln46_21' <Predicate = (!or_ln46_21 & icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%shl_ln46_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_21, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 110 'bitconcatenate' 'shl_ln46_19' <Predicate = (!or_ln46_21 & icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_6_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 111 'partselect' 'tmp_40' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_21)   --->   "%xor_ln46_21 = xor i1 %tmp_39, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 112 'xor' 'xor_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.73ns)   --->   "%icmp_ln46_21 = icmp_ne  i11 %tmp_40, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 113 'icmp' 'icmp_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_21 = and i1 %icmp_ln46_21, i1 %xor_ln46_21" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 114 'and' 'and_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_53 = select i1 %and_ln46_21, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 115 'select' 'select_ln46_53' <Predicate = (or_ln46_21 & icmp_ln45_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%or_ln46_21 = or i1 %and_ln46_21, i1 %tmp_39" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'or' 'or_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_21 = select i1 %or_ln46_21, i15 %select_ln46_53, i15 %shl_ln46_19" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'select' 'select_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_6_0 = select i1 %icmp_ln45_21, i15 %select_ln46_21, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 118 'select' 'res_6_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.80ns)   --->   "%icmp_ln45_22 = icmp_sgt  i19 %data_7_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 119 'icmp' 'icmp_ln45_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_7_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'bitselect' 'tmp_41' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%trunc_ln46_22 = trunc i19 %data_7_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'trunc' 'trunc_ln46_22' <Predicate = (!or_ln46_22 & icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%shl_ln46_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_22, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'bitconcatenate' 'shl_ln46_20' <Predicate = (!or_ln46_22 & icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_7_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'partselect' 'tmp_42' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_22)   --->   "%xor_ln46_22 = xor i1 %tmp_41, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'xor' 'xor_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.73ns)   --->   "%icmp_ln46_22 = icmp_ne  i11 %tmp_42, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'icmp' 'icmp_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_22 = and i1 %icmp_ln46_22, i1 %xor_ln46_22" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 126 'and' 'and_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_54 = select i1 %and_ln46_22, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 127 'select' 'select_ln46_54' <Predicate = (or_ln46_22 & icmp_ln45_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%or_ln46_22 = or i1 %and_ln46_22, i1 %tmp_41" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'or' 'or_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_22 = select i1 %or_ln46_22, i15 %select_ln46_54, i15 %shl_ln46_20" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'select' 'select_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_7_0 = select i1 %icmp_ln45_22, i15 %select_ln46_22, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 130 'select' 'res_7_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.80ns)   --->   "%icmp_ln45_23 = icmp_sgt  i19 %data_8_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 131 'icmp' 'icmp_ln45_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_8_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'bitselect' 'tmp_43' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%trunc_ln46_23 = trunc i19 %data_8_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'trunc' 'trunc_ln46_23' <Predicate = (!or_ln46_23 & icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%shl_ln46_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_23, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 134 'bitconcatenate' 'shl_ln46_21' <Predicate = (!or_ln46_23 & icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_8_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 135 'partselect' 'tmp_44' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_23)   --->   "%xor_ln46_23 = xor i1 %tmp_43, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'xor' 'xor_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.73ns)   --->   "%icmp_ln46_23 = icmp_ne  i11 %tmp_44, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'icmp' 'icmp_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_23 = and i1 %icmp_ln46_23, i1 %xor_ln46_23" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 138 'and' 'and_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_55 = select i1 %and_ln46_23, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 139 'select' 'select_ln46_55' <Predicate = (or_ln46_23 & icmp_ln45_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%or_ln46_23 = or i1 %and_ln46_23, i1 %tmp_43" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'or' 'or_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_23 = select i1 %or_ln46_23, i15 %select_ln46_55, i15 %shl_ln46_21" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'select' 'select_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_8_0 = select i1 %icmp_ln45_23, i15 %select_ln46_23, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 142 'select' 'res_8_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.80ns)   --->   "%icmp_ln45_24 = icmp_sgt  i19 %data_9_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 143 'icmp' 'icmp_ln45_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_9_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 144 'bitselect' 'tmp_45' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%trunc_ln46_24 = trunc i19 %data_9_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 145 'trunc' 'trunc_ln46_24' <Predicate = (!or_ln46_24 & icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%shl_ln46_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_24, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'bitconcatenate' 'shl_ln46_22' <Predicate = (!or_ln46_24 & icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_9_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 147 'partselect' 'tmp_46' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_24)   --->   "%xor_ln46_24 = xor i1 %tmp_45, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'xor' 'xor_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.73ns)   --->   "%icmp_ln46_24 = icmp_ne  i11 %tmp_46, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'icmp' 'icmp_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_24 = and i1 %icmp_ln46_24, i1 %xor_ln46_24" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 150 'and' 'and_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_56 = select i1 %and_ln46_24, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 151 'select' 'select_ln46_56' <Predicate = (or_ln46_24 & icmp_ln45_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%or_ln46_24 = or i1 %and_ln46_24, i1 %tmp_45" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'or' 'or_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_24 = select i1 %or_ln46_24, i15 %select_ln46_56, i15 %shl_ln46_22" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'select' 'select_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_9_0 = select i1 %icmp_ln45_24, i15 %select_ln46_24, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 154 'select' 'res_9_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.80ns)   --->   "%icmp_ln45_25 = icmp_sgt  i19 %data_10_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 155 'icmp' 'icmp_ln45_25' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_10_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'bitselect' 'tmp_47' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%trunc_ln46_25 = trunc i19 %data_10_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'trunc' 'trunc_ln46_25' <Predicate = (!or_ln46_25 & icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%shl_ln46_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_25, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'bitconcatenate' 'shl_ln46_23' <Predicate = (!or_ln46_25 & icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_10_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 159 'partselect' 'tmp_48' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_25)   --->   "%xor_ln46_25 = xor i1 %tmp_47, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 160 'xor' 'xor_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.73ns)   --->   "%icmp_ln46_25 = icmp_ne  i11 %tmp_48, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 161 'icmp' 'icmp_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_25 = and i1 %icmp_ln46_25, i1 %xor_ln46_25" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 162 'and' 'and_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_57 = select i1 %and_ln46_25, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 163 'select' 'select_ln46_57' <Predicate = (or_ln46_25 & icmp_ln45_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%or_ln46_25 = or i1 %and_ln46_25, i1 %tmp_47" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'or' 'or_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_25 = select i1 %or_ln46_25, i15 %select_ln46_57, i15 %shl_ln46_23" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'select' 'select_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_10_0 = select i1 %icmp_ln45_25, i15 %select_ln46_25, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 166 'select' 'res_10_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.80ns)   --->   "%icmp_ln45_26 = icmp_sgt  i19 %data_11_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 167 'icmp' 'icmp_ln45_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_11_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 168 'bitselect' 'tmp_49' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%trunc_ln46_26 = trunc i19 %data_11_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 169 'trunc' 'trunc_ln46_26' <Predicate = (!or_ln46_26 & icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%shl_ln46_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_26, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'bitconcatenate' 'shl_ln46_24' <Predicate = (!or_ln46_26 & icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_11_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'partselect' 'tmp_50' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_26)   --->   "%xor_ln46_26 = xor i1 %tmp_49, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'xor' 'xor_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.73ns)   --->   "%icmp_ln46_26 = icmp_ne  i11 %tmp_50, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'icmp' 'icmp_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_26 = and i1 %icmp_ln46_26, i1 %xor_ln46_26" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 174 'and' 'and_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_58 = select i1 %and_ln46_26, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 175 'select' 'select_ln46_58' <Predicate = (or_ln46_26 & icmp_ln45_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%or_ln46_26 = or i1 %and_ln46_26, i1 %tmp_49" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'or' 'or_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_26 = select i1 %or_ln46_26, i15 %select_ln46_58, i15 %shl_ln46_24" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 177 'select' 'select_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_11_0 = select i1 %icmp_ln45_26, i15 %select_ln46_26, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 178 'select' 'res_11_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.80ns)   --->   "%icmp_ln45_27 = icmp_sgt  i19 %data_12_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 179 'icmp' 'icmp_ln45_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_12_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'bitselect' 'tmp_51' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%trunc_ln46_27 = trunc i19 %data_12_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'trunc' 'trunc_ln46_27' <Predicate = (!or_ln46_27 & icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%shl_ln46_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_27, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 182 'bitconcatenate' 'shl_ln46_25' <Predicate = (!or_ln46_27 & icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_12_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'partselect' 'tmp_52' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_27)   --->   "%xor_ln46_27 = xor i1 %tmp_51, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 184 'xor' 'xor_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.73ns)   --->   "%icmp_ln46_27 = icmp_ne  i11 %tmp_52, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 185 'icmp' 'icmp_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_27 = and i1 %icmp_ln46_27, i1 %xor_ln46_27" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 186 'and' 'and_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_59 = select i1 %and_ln46_27, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 187 'select' 'select_ln46_59' <Predicate = (or_ln46_27 & icmp_ln45_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%or_ln46_27 = or i1 %and_ln46_27, i1 %tmp_51" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'or' 'or_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_27 = select i1 %or_ln46_27, i15 %select_ln46_59, i15 %shl_ln46_25" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 189 'select' 'select_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_12_0 = select i1 %icmp_ln45_27, i15 %select_ln46_27, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 190 'select' 'res_12_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.80ns)   --->   "%icmp_ln45_28 = icmp_sgt  i19 %data_13_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 191 'icmp' 'icmp_ln45_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_13_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'bitselect' 'tmp_53' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%trunc_ln46_28 = trunc i19 %data_13_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 193 'trunc' 'trunc_ln46_28' <Predicate = (!or_ln46_28 & icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%shl_ln46_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_28, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 194 'bitconcatenate' 'shl_ln46_26' <Predicate = (!or_ln46_28 & icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_13_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'partselect' 'tmp_54' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_28)   --->   "%xor_ln46_28 = xor i1 %tmp_53, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 196 'xor' 'xor_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.73ns)   --->   "%icmp_ln46_28 = icmp_ne  i11 %tmp_54, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'icmp' 'icmp_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_28 = and i1 %icmp_ln46_28, i1 %xor_ln46_28" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 198 'and' 'and_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_60 = select i1 %and_ln46_28, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 199 'select' 'select_ln46_60' <Predicate = (or_ln46_28 & icmp_ln45_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%or_ln46_28 = or i1 %and_ln46_28, i1 %tmp_53" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'or' 'or_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_28 = select i1 %or_ln46_28, i15 %select_ln46_60, i15 %shl_ln46_26" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'select' 'select_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_13_0 = select i1 %icmp_ln45_28, i15 %select_ln46_28, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 202 'select' 'res_13_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.80ns)   --->   "%icmp_ln45_29 = icmp_sgt  i19 %data_14_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 203 'icmp' 'icmp_ln45_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_14_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 204 'bitselect' 'tmp_55' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%trunc_ln46_29 = trunc i19 %data_14_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 205 'trunc' 'trunc_ln46_29' <Predicate = (!or_ln46_29 & icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%shl_ln46_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_29, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 206 'bitconcatenate' 'shl_ln46_27' <Predicate = (!or_ln46_29 & icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_14_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 207 'partselect' 'tmp_56' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_29)   --->   "%xor_ln46_29 = xor i1 %tmp_55, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 208 'xor' 'xor_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.73ns)   --->   "%icmp_ln46_29 = icmp_ne  i11 %tmp_56, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 209 'icmp' 'icmp_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_29 = and i1 %icmp_ln46_29, i1 %xor_ln46_29" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 210 'and' 'and_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_61 = select i1 %and_ln46_29, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 211 'select' 'select_ln46_61' <Predicate = (or_ln46_29 & icmp_ln45_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%or_ln46_29 = or i1 %and_ln46_29, i1 %tmp_55" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 212 'or' 'or_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_29 = select i1 %or_ln46_29, i15 %select_ln46_61, i15 %shl_ln46_27" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 213 'select' 'select_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1445_0 = select i1 %icmp_ln45_29, i15 %select_ln46_29, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 214 'select' 'res_1445_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.80ns)   --->   "%icmp_ln45_30 = icmp_sgt  i19 %data_15_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 215 'icmp' 'icmp_ln45_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_15_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 216 'bitselect' 'tmp_57' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%trunc_ln46_30 = trunc i19 %data_15_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 217 'trunc' 'trunc_ln46_30' <Predicate = (!or_ln46_30 & icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%shl_ln46_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_30, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 218 'bitconcatenate' 'shl_ln46_28' <Predicate = (!or_ln46_30 & icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_15_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 219 'partselect' 'tmp_58' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_30)   --->   "%xor_ln46_30 = xor i1 %tmp_57, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 220 'xor' 'xor_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.73ns)   --->   "%icmp_ln46_30 = icmp_ne  i11 %tmp_58, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 221 'icmp' 'icmp_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_30 = and i1 %icmp_ln46_30, i1 %xor_ln46_30" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 222 'and' 'and_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_62 = select i1 %and_ln46_30, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 223 'select' 'select_ln46_62' <Predicate = (or_ln46_30 & icmp_ln45_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%or_ln46_30 = or i1 %and_ln46_30, i1 %tmp_57" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 224 'or' 'or_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_30 = select i1 %or_ln46_30, i15 %select_ln46_62, i15 %shl_ln46_28" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 225 'select' 'select_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_15_0 = select i1 %icmp_ln45_30, i15 %select_ln46_30, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 226 'select' 'res_15_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.80ns)   --->   "%icmp_ln45_31 = icmp_sgt  i19 %data_16_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 227 'icmp' 'icmp_ln45_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_16_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 228 'bitselect' 'tmp_59' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%trunc_ln46_31 = trunc i19 %data_16_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 229 'trunc' 'trunc_ln46_31' <Predicate = (!or_ln46_31 & icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%shl_ln46_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_31, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 230 'bitconcatenate' 'shl_ln46_29' <Predicate = (!or_ln46_31 & icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_16_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 231 'partselect' 'tmp_60' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_31)   --->   "%xor_ln46_31 = xor i1 %tmp_59, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 232 'xor' 'xor_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.73ns)   --->   "%icmp_ln46_31 = icmp_ne  i11 %tmp_60, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 233 'icmp' 'icmp_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_31 = and i1 %icmp_ln46_31, i1 %xor_ln46_31" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 234 'and' 'and_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%select_ln46_63 = select i1 %and_ln46_31, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 235 'select' 'select_ln46_63' <Predicate = (or_ln46_31 & icmp_ln45_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%or_ln46_31 = or i1 %and_ln46_31, i1 %tmp_59" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 236 'or' 'or_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%select_ln46_31 = select i1 %or_ln46_31, i15 %select_ln46_63, i15 %shl_ln46_29" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 237 'select' 'select_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_16_0 = select i1 %icmp_ln45_31, i15 %select_ln46_31, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 238 'select' 'res_16_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.80ns)   --->   "%icmp_ln45_32 = icmp_sgt  i19 %data_17_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 239 'icmp' 'icmp_ln45_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_17_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 240 'bitselect' 'tmp_61' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%trunc_ln46_32 = trunc i19 %data_17_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 241 'trunc' 'trunc_ln46_32' <Predicate = (!or_ln46_32 & icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%shl_ln46_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_32, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 242 'bitconcatenate' 'shl_ln46_30' <Predicate = (!or_ln46_32 & icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_17_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 243 'partselect' 'tmp_62' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_32)   --->   "%xor_ln46_32 = xor i1 %tmp_61, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 244 'xor' 'xor_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.73ns)   --->   "%icmp_ln46_32 = icmp_ne  i11 %tmp_62, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 245 'icmp' 'icmp_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_32 = and i1 %icmp_ln46_32, i1 %xor_ln46_32" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 246 'and' 'and_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%select_ln46_64 = select i1 %and_ln46_32, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 247 'select' 'select_ln46_64' <Predicate = (or_ln46_32 & icmp_ln45_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%or_ln46_32 = or i1 %and_ln46_32, i1 %tmp_61" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 248 'or' 'or_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%select_ln46_32 = select i1 %or_ln46_32, i15 %select_ln46_64, i15 %shl_ln46_30" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 249 'select' 'select_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_17_0 = select i1 %icmp_ln45_32, i15 %select_ln46_32, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 250 'select' 'res_17_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.80ns)   --->   "%icmp_ln45_33 = icmp_sgt  i19 %data_18_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 251 'icmp' 'icmp_ln45_33' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_18_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 252 'bitselect' 'tmp_63' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%trunc_ln46_33 = trunc i19 %data_18_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 253 'trunc' 'trunc_ln46_33' <Predicate = (!or_ln46_33 & icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%shl_ln46_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_33, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 254 'bitconcatenate' 'shl_ln46_31' <Predicate = (!or_ln46_33 & icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_18_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 255 'partselect' 'tmp_64' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_33)   --->   "%xor_ln46_33 = xor i1 %tmp_63, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 256 'xor' 'xor_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.73ns)   --->   "%icmp_ln46_33 = icmp_ne  i11 %tmp_64, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 257 'icmp' 'icmp_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_33 = and i1 %icmp_ln46_33, i1 %xor_ln46_33" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 258 'and' 'and_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%select_ln46_65 = select i1 %and_ln46_33, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 259 'select' 'select_ln46_65' <Predicate = (or_ln46_33 & icmp_ln45_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%or_ln46_33 = or i1 %and_ln46_33, i1 %tmp_63" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 260 'or' 'or_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%select_ln46_33 = select i1 %or_ln46_33, i15 %select_ln46_65, i15 %shl_ln46_31" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 261 'select' 'select_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_18_0 = select i1 %icmp_ln45_33, i15 %select_ln46_33, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 262 'select' 'res_18_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.80ns)   --->   "%icmp_ln45_34 = icmp_sgt  i19 %data_19_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 263 'icmp' 'icmp_ln45_34' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_19_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 264 'bitselect' 'tmp_65' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%trunc_ln46_34 = trunc i19 %data_19_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 265 'trunc' 'trunc_ln46_34' <Predicate = (!or_ln46_34 & icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%shl_ln46_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_34, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 266 'bitconcatenate' 'shl_ln46_32' <Predicate = (!or_ln46_34 & icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_19_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 267 'partselect' 'tmp_66' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_34)   --->   "%xor_ln46_34 = xor i1 %tmp_65, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 268 'xor' 'xor_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.73ns)   --->   "%icmp_ln46_34 = icmp_ne  i11 %tmp_66, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 269 'icmp' 'icmp_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_34 = and i1 %icmp_ln46_34, i1 %xor_ln46_34" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 270 'and' 'and_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%select_ln46_66 = select i1 %and_ln46_34, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 271 'select' 'select_ln46_66' <Predicate = (or_ln46_34 & icmp_ln45_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%or_ln46_34 = or i1 %and_ln46_34, i1 %tmp_65" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 272 'or' 'or_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%select_ln46_34 = select i1 %or_ln46_34, i15 %select_ln46_66, i15 %shl_ln46_32" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 273 'select' 'select_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_19_0 = select i1 %icmp_ln45_34, i15 %select_ln46_34, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 274 'select' 'res_19_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.80ns)   --->   "%icmp_ln45_35 = icmp_sgt  i19 %data_20_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 275 'icmp' 'icmp_ln45_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_20_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 276 'bitselect' 'tmp_67' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%trunc_ln46_35 = trunc i19 %data_20_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 277 'trunc' 'trunc_ln46_35' <Predicate = (!or_ln46_35 & icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%shl_ln46_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_35, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 278 'bitconcatenate' 'shl_ln46_33' <Predicate = (!or_ln46_35 & icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_20_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 279 'partselect' 'tmp_68' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_35)   --->   "%xor_ln46_35 = xor i1 %tmp_67, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 280 'xor' 'xor_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.73ns)   --->   "%icmp_ln46_35 = icmp_ne  i11 %tmp_68, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 281 'icmp' 'icmp_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_35 = and i1 %icmp_ln46_35, i1 %xor_ln46_35" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 282 'and' 'and_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%select_ln46_67 = select i1 %and_ln46_35, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 283 'select' 'select_ln46_67' <Predicate = (or_ln46_35 & icmp_ln45_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%or_ln46_35 = or i1 %and_ln46_35, i1 %tmp_67" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 284 'or' 'or_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%select_ln46_35 = select i1 %or_ln46_35, i15 %select_ln46_67, i15 %shl_ln46_33" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 285 'select' 'select_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_20_0 = select i1 %icmp_ln45_35, i15 %select_ln46_35, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 286 'select' 'res_20_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.80ns)   --->   "%icmp_ln45_36 = icmp_sgt  i19 %data_21_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 287 'icmp' 'icmp_ln45_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_21_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 288 'bitselect' 'tmp_69' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%trunc_ln46_36 = trunc i19 %data_21_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 289 'trunc' 'trunc_ln46_36' <Predicate = (!or_ln46_36 & icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%shl_ln46_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_36, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 290 'bitconcatenate' 'shl_ln46_34' <Predicate = (!or_ln46_36 & icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_21_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 291 'partselect' 'tmp_70' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_36)   --->   "%xor_ln46_36 = xor i1 %tmp_69, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 292 'xor' 'xor_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.73ns)   --->   "%icmp_ln46_36 = icmp_ne  i11 %tmp_70, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 293 'icmp' 'icmp_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_36 = and i1 %icmp_ln46_36, i1 %xor_ln46_36" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 294 'and' 'and_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%select_ln46_68 = select i1 %and_ln46_36, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 295 'select' 'select_ln46_68' <Predicate = (or_ln46_36 & icmp_ln45_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%or_ln46_36 = or i1 %and_ln46_36, i1 %tmp_69" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 296 'or' 'or_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%select_ln46_36 = select i1 %or_ln46_36, i15 %select_ln46_68, i15 %shl_ln46_34" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 297 'select' 'select_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_21_0 = select i1 %icmp_ln45_36, i15 %select_ln46_36, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 298 'select' 'res_21_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.80ns)   --->   "%icmp_ln45_37 = icmp_sgt  i19 %data_22_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 299 'icmp' 'icmp_ln45_37' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_22_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 300 'bitselect' 'tmp_71' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%trunc_ln46_37 = trunc i19 %data_22_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 301 'trunc' 'trunc_ln46_37' <Predicate = (!or_ln46_37 & icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%shl_ln46_35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_37, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 302 'bitconcatenate' 'shl_ln46_35' <Predicate = (!or_ln46_37 & icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_22_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 303 'partselect' 'tmp_72' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_37)   --->   "%xor_ln46_37 = xor i1 %tmp_71, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 304 'xor' 'xor_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.73ns)   --->   "%icmp_ln46_37 = icmp_ne  i11 %tmp_72, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 305 'icmp' 'icmp_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_37 = and i1 %icmp_ln46_37, i1 %xor_ln46_37" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 306 'and' 'and_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%select_ln46_69 = select i1 %and_ln46_37, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 307 'select' 'select_ln46_69' <Predicate = (or_ln46_37 & icmp_ln45_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%or_ln46_37 = or i1 %and_ln46_37, i1 %tmp_71" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 308 'or' 'or_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%select_ln46_37 = select i1 %or_ln46_37, i15 %select_ln46_69, i15 %shl_ln46_35" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 309 'select' 'select_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_22_0 = select i1 %icmp_ln45_37, i15 %select_ln46_37, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 310 'select' 'res_22_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.80ns)   --->   "%icmp_ln45_38 = icmp_sgt  i19 %data_23_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 311 'icmp' 'icmp_ln45_38' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_23_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 312 'bitselect' 'tmp_73' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%trunc_ln46_38 = trunc i19 %data_23_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 313 'trunc' 'trunc_ln46_38' <Predicate = (!or_ln46_38 & icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%shl_ln46_36 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_38, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 314 'bitconcatenate' 'shl_ln46_36' <Predicate = (!or_ln46_38 & icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_23_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 315 'partselect' 'tmp_74' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_38)   --->   "%xor_ln46_38 = xor i1 %tmp_73, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 316 'xor' 'xor_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.73ns)   --->   "%icmp_ln46_38 = icmp_ne  i11 %tmp_74, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 317 'icmp' 'icmp_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_38 = and i1 %icmp_ln46_38, i1 %xor_ln46_38" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 318 'and' 'and_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%select_ln46_70 = select i1 %and_ln46_38, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 319 'select' 'select_ln46_70' <Predicate = (or_ln46_38 & icmp_ln45_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%or_ln46_38 = or i1 %and_ln46_38, i1 %tmp_73" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 320 'or' 'or_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%select_ln46_38 = select i1 %or_ln46_38, i15 %select_ln46_70, i15 %shl_ln46_36" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 321 'select' 'select_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_23_0 = select i1 %icmp_ln45_38, i15 %select_ln46_38, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 322 'select' 'res_23_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.80ns)   --->   "%icmp_ln45_39 = icmp_sgt  i19 %data_24_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 323 'icmp' 'icmp_ln45_39' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_24_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 324 'bitselect' 'tmp_75' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%trunc_ln46_39 = trunc i19 %data_24_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 325 'trunc' 'trunc_ln46_39' <Predicate = (!or_ln46_39 & icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%shl_ln46_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_39, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 326 'bitconcatenate' 'shl_ln46_37' <Predicate = (!or_ln46_39 & icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_24_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 327 'partselect' 'tmp_76' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_39)   --->   "%xor_ln46_39 = xor i1 %tmp_75, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 328 'xor' 'xor_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.73ns)   --->   "%icmp_ln46_39 = icmp_ne  i11 %tmp_76, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 329 'icmp' 'icmp_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_39 = and i1 %icmp_ln46_39, i1 %xor_ln46_39" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 330 'and' 'and_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%select_ln46_71 = select i1 %and_ln46_39, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 331 'select' 'select_ln46_71' <Predicate = (or_ln46_39 & icmp_ln45_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%or_ln46_39 = or i1 %and_ln46_39, i1 %tmp_75" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 332 'or' 'or_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%select_ln46_39 = select i1 %or_ln46_39, i15 %select_ln46_71, i15 %shl_ln46_37" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 333 'select' 'select_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_24_0 = select i1 %icmp_ln45_39, i15 %select_ln46_39, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 334 'select' 'res_24_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.80ns)   --->   "%icmp_ln45_40 = icmp_sgt  i19 %data_25_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 335 'icmp' 'icmp_ln45_40' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_25_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 336 'bitselect' 'tmp_77' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%trunc_ln46_40 = trunc i19 %data_25_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 337 'trunc' 'trunc_ln46_40' <Predicate = (!or_ln46_40 & icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%shl_ln46_38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_40, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 338 'bitconcatenate' 'shl_ln46_38' <Predicate = (!or_ln46_40 & icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_25_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 339 'partselect' 'tmp_78' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_40)   --->   "%xor_ln46_40 = xor i1 %tmp_77, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 340 'xor' 'xor_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.73ns)   --->   "%icmp_ln46_40 = icmp_ne  i11 %tmp_78, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 341 'icmp' 'icmp_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_40 = and i1 %icmp_ln46_40, i1 %xor_ln46_40" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 342 'and' 'and_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%select_ln46_72 = select i1 %and_ln46_40, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 343 'select' 'select_ln46_72' <Predicate = (or_ln46_40 & icmp_ln45_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%or_ln46_40 = or i1 %and_ln46_40, i1 %tmp_77" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 344 'or' 'or_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%select_ln46_40 = select i1 %or_ln46_40, i15 %select_ln46_72, i15 %shl_ln46_38" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 345 'select' 'select_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_25_0 = select i1 %icmp_ln45_40, i15 %select_ln46_40, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 346 'select' 'res_25_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.80ns)   --->   "%icmp_ln45_41 = icmp_sgt  i19 %data_26_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 347 'icmp' 'icmp_ln45_41' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_26_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 348 'bitselect' 'tmp_79' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%trunc_ln46_41 = trunc i19 %data_26_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 349 'trunc' 'trunc_ln46_41' <Predicate = (!or_ln46_41 & icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%shl_ln46_39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_41, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 350 'bitconcatenate' 'shl_ln46_39' <Predicate = (!or_ln46_41 & icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_26_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 351 'partselect' 'tmp_80' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_41)   --->   "%xor_ln46_41 = xor i1 %tmp_79, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 352 'xor' 'xor_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.73ns)   --->   "%icmp_ln46_41 = icmp_ne  i11 %tmp_80, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 353 'icmp' 'icmp_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_41 = and i1 %icmp_ln46_41, i1 %xor_ln46_41" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 354 'and' 'and_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%select_ln46_73 = select i1 %and_ln46_41, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 355 'select' 'select_ln46_73' <Predicate = (or_ln46_41 & icmp_ln45_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%or_ln46_41 = or i1 %and_ln46_41, i1 %tmp_79" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 356 'or' 'or_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%select_ln46_41 = select i1 %or_ln46_41, i15 %select_ln46_73, i15 %shl_ln46_39" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 357 'select' 'select_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_26_0 = select i1 %icmp_ln45_41, i15 %select_ln46_41, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 358 'select' 'res_26_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.80ns)   --->   "%icmp_ln45_42 = icmp_sgt  i19 %data_27_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 359 'icmp' 'icmp_ln45_42' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_27_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 360 'bitselect' 'tmp_81' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%trunc_ln46_42 = trunc i19 %data_27_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 361 'trunc' 'trunc_ln46_42' <Predicate = (!or_ln46_42 & icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%shl_ln46_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_42, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 362 'bitconcatenate' 'shl_ln46_40' <Predicate = (!or_ln46_42 & icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_27_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 363 'partselect' 'tmp_82' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_42)   --->   "%xor_ln46_42 = xor i1 %tmp_81, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 364 'xor' 'xor_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.73ns)   --->   "%icmp_ln46_42 = icmp_ne  i11 %tmp_82, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 365 'icmp' 'icmp_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_42 = and i1 %icmp_ln46_42, i1 %xor_ln46_42" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 366 'and' 'and_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%select_ln46_74 = select i1 %and_ln46_42, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 367 'select' 'select_ln46_74' <Predicate = (or_ln46_42 & icmp_ln45_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%or_ln46_42 = or i1 %and_ln46_42, i1 %tmp_81" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 368 'or' 'or_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%select_ln46_42 = select i1 %or_ln46_42, i15 %select_ln46_74, i15 %shl_ln46_40" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 369 'select' 'select_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2786_0 = select i1 %icmp_ln45_42, i15 %select_ln46_42, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 370 'select' 'res_2786_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.80ns)   --->   "%icmp_ln45_43 = icmp_sgt  i19 %data_28_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 371 'icmp' 'icmp_ln45_43' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_28_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 372 'bitselect' 'tmp_83' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%trunc_ln46_43 = trunc i19 %data_28_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 373 'trunc' 'trunc_ln46_43' <Predicate = (!or_ln46_43 & icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%shl_ln46_41 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_43, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 374 'bitconcatenate' 'shl_ln46_41' <Predicate = (!or_ln46_43 & icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_28_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 375 'partselect' 'tmp_84' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_43)   --->   "%xor_ln46_43 = xor i1 %tmp_83, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 376 'xor' 'xor_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.73ns)   --->   "%icmp_ln46_43 = icmp_ne  i11 %tmp_84, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 377 'icmp' 'icmp_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_43 = and i1 %icmp_ln46_43, i1 %xor_ln46_43" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 378 'and' 'and_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%select_ln46_75 = select i1 %and_ln46_43, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 379 'select' 'select_ln46_75' <Predicate = (or_ln46_43 & icmp_ln45_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%or_ln46_43 = or i1 %and_ln46_43, i1 %tmp_83" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 380 'or' 'or_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%select_ln46_43 = select i1 %or_ln46_43, i15 %select_ln46_75, i15 %shl_ln46_41" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 381 'select' 'select_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_28_0 = select i1 %icmp_ln45_43, i15 %select_ln46_43, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 382 'select' 'res_28_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.80ns)   --->   "%icmp_ln45_44 = icmp_sgt  i19 %data_29_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 383 'icmp' 'icmp_ln45_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_29_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 384 'bitselect' 'tmp_85' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%trunc_ln46_44 = trunc i19 %data_29_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 385 'trunc' 'trunc_ln46_44' <Predicate = (!or_ln46_44 & icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%shl_ln46_42 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_44, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 386 'bitconcatenate' 'shl_ln46_42' <Predicate = (!or_ln46_44 & icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_29_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 387 'partselect' 'tmp_86' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_44)   --->   "%xor_ln46_44 = xor i1 %tmp_85, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 388 'xor' 'xor_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.73ns)   --->   "%icmp_ln46_44 = icmp_ne  i11 %tmp_86, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 389 'icmp' 'icmp_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_44 = and i1 %icmp_ln46_44, i1 %xor_ln46_44" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 390 'and' 'and_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%select_ln46_76 = select i1 %and_ln46_44, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 391 'select' 'select_ln46_76' <Predicate = (or_ln46_44 & icmp_ln45_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%or_ln46_44 = or i1 %and_ln46_44, i1 %tmp_85" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 392 'or' 'or_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%select_ln46_44 = select i1 %or_ln46_44, i15 %select_ln46_76, i15 %shl_ln46_42" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 393 'select' 'select_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_29_0 = select i1 %icmp_ln45_44, i15 %select_ln46_44, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 394 'select' 'res_29_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.80ns)   --->   "%icmp_ln45_45 = icmp_sgt  i19 %data_30_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 395 'icmp' 'icmp_ln45_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_30_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 396 'bitselect' 'tmp_87' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%trunc_ln46_45 = trunc i19 %data_30_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 397 'trunc' 'trunc_ln46_45' <Predicate = (!or_ln46_45 & icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%shl_ln46_43 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_45, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 398 'bitconcatenate' 'shl_ln46_43' <Predicate = (!or_ln46_45 & icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_30_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 399 'partselect' 'tmp_88' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_45)   --->   "%xor_ln46_45 = xor i1 %tmp_87, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 400 'xor' 'xor_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.73ns)   --->   "%icmp_ln46_45 = icmp_ne  i11 %tmp_88, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 401 'icmp' 'icmp_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_45 = and i1 %icmp_ln46_45, i1 %xor_ln46_45" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 402 'and' 'and_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%select_ln46_77 = select i1 %and_ln46_45, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 403 'select' 'select_ln46_77' <Predicate = (or_ln46_45 & icmp_ln45_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%or_ln46_45 = or i1 %and_ln46_45, i1 %tmp_87" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 404 'or' 'or_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%select_ln46_45 = select i1 %or_ln46_45, i15 %select_ln46_77, i15 %shl_ln46_43" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 405 'select' 'select_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_30_0 = select i1 %icmp_ln45_45, i15 %select_ln46_45, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 406 'select' 'res_30_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.80ns)   --->   "%icmp_ln45_46 = icmp_sgt  i19 %data_31_val_read, i19 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 407 'icmp' 'icmp_ln45_46' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_31_val_read, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 408 'bitselect' 'tmp_89' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%trunc_ln46_46 = trunc i19 %data_31_val_read" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 409 'trunc' 'trunc_ln46_46' <Predicate = (!or_ln46_46 & icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%shl_ln46_44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_46, i7 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 410 'bitconcatenate' 'shl_ln46_44' <Predicate = (!or_ln46_46 & icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_31_val_read, i32 8, i32 18" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 411 'partselect' 'tmp_90' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_46)   --->   "%xor_ln46_46 = xor i1 %tmp_89, i1 1" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 412 'xor' 'xor_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.73ns)   --->   "%icmp_ln46_46 = icmp_ne  i11 %tmp_90, i11 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 413 'icmp' 'icmp_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_46 = and i1 %icmp_ln46_46, i1 %xor_ln46_46" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 414 'and' 'and_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%select_ln46_78 = select i1 %and_ln46_46, i15 32767, i15 0" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 415 'select' 'select_ln46_78' <Predicate = (or_ln46_46 & icmp_ln45_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%or_ln46_46 = or i1 %and_ln46_46, i1 %tmp_89" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 416 'or' 'or_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%select_ln46_46 = select i1 %or_ln46_46, i15 %select_ln46_78, i15 %shl_ln46_44" [../firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 417 'select' 'select_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_31_0 = select i1 %icmp_ln45_46, i15 %select_ln46_46, i15 0" [../firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 418 'select' 'res_31_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mrv = insertvalue i480 <undef>, i15 %res_0_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 419 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i480 %mrv, i15 %res_1_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 420 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i480 %mrv_1, i15 %res_2_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 421 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i480 %mrv_2, i15 %res_3_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 422 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i480 %mrv_3, i15 %res_4_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 423 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i480 %mrv_4, i15 %res_5_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 424 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i480 %mrv_5, i15 %res_6_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 425 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i480 %mrv_6, i15 %res_7_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 426 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i480 %mrv_7, i15 %res_8_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 427 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i480 %mrv_8, i15 %res_9_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 428 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i480 %mrv_9, i15 %res_10_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 429 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i480 %mrv_10, i15 %res_11_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 430 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i480 %mrv_11, i15 %res_12_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 431 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i480 %mrv_12, i15 %res_13_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 432 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i480 %mrv_13, i15 %res_1445_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 433 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i480 %mrv_14, i15 %res_15_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 434 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i480 %mrv_s, i15 %res_16_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 435 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i480 %mrv_15, i15 %res_17_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 436 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i480 %mrv_16, i15 %res_18_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 437 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i480 %mrv_17, i15 %res_19_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 438 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i480 %mrv_18, i15 %res_20_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 439 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i480 %mrv_19, i15 %res_21_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 440 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i480 %mrv_20, i15 %res_22_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 441 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i480 %mrv_21, i15 %res_23_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 442 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i480 %mrv_22, i15 %res_24_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 443 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i480 %mrv_23, i15 %res_25_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 444 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i480 %mrv_24, i15 %res_26_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 445 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i480 %mrv_25, i15 %res_2786_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 446 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i480 %mrv_26, i15 %res_28_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 447 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i480 %mrv_27, i15 %res_29_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 448 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i480 %mrv_28, i15 %res_30_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 449 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i480 %mrv_29, i15 %res_31_0" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 450 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i480 %mrv_30" [../firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 451 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 1.149ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', ../firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (../firmware/nnet_utils/nnet_activation.h:42) [65]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', ../firmware/nnet_utils/nnet_activation.h:46) [72]  (0.735 ns)
	'and' operation 1 bit ('and_ln46', ../firmware/nnet_utils/nnet_activation.h:46) [73]  (0.122 ns)
	'select' operation 15 bit ('select_ln46_47', ../firmware/nnet_utils/nnet_activation.h:46) [74]  (0.000 ns)
	'select' operation 15 bit ('select_ln46', ../firmware/nnet_utils/nnet_activation.h:46) [76]  (0.000 ns)
	'select' operation 15 bit ('res_0_0', ../firmware/nnet_utils/nnet_activation.h:45) [77]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
