module ShiftLeft(input logic [63:0] In, output logic [63:0] Out);
	always_ff begin
		Out <= (In << 1);
	end
endmodule 