#include <fstream>
#include <iostream>
#include <sstream>
#include "MemoryController.h"
#include "MemorySystem.h"

using namespace MCsim;

MemoryController::MemoryController(const string& systemConfigFile, function<void(Request&)> callback):
callback(callback)
{
	// Assign values to parameters based on configuration file
	readConfigFile(systemConfigFile);

	// Initialize flow control
	clockCycle = 1;
	incomingRequest = NULL;
	outgoingData = NULL;
	outgoingCmd = NULL;

	// Initialize statistic info
	// ============ Stats Tracker ===================
	stats.totalRequest = 0;
	stats.openRead = 0;
	stats.closeRead = 0;
	stats.openWrite = 0;
	stats.closeWrite = 0;
	stats.readBytes = 0;
	stats.writeBytes = 0;
	stats.close = 0;
	stats.open = 0;
	stats.closeRequest = true;
	stats.open_counter = 0;
	stats.close_counter = 0;
	stats.openRead_Latency = 0;
	stats.closeRead_Latency = 0;
	stats.openWrite_Latency = 0;
	stats.closeWrite_Latency = 0;
	//memorySystem = NULL;
	memoryDevice = NULL;
}

MemoryController::MemoryController(MemorySystem *ms, const string& systemConfigFile)

{
	
	// assign values to parameters based on configuration file
	readConfigFile(systemConfigFile);

	parentMemorySystem = ms;
	//Initialize flow control
	clockCycle = 0;
	incomingRequest = NULL;
	outgoingData = NULL;
	outgoingCmd = NULL;

	// Initialize statistic info
	// ============ Stats Tracker ===================
	stats.totalRequest = 0;
	stats.openRead = 0;
	stats.closeRead = 0;
	stats.openWrite = 0;
	stats.closeWrite = 0;
	stats.readBytes = 0;
	stats.writeBytes = 0;
	stats.close = 0;
	stats.open = 0;
	stats.closeRequest = true;
	stats.open_counter = 0;
	stats.close_counter = 0;
	stats.openRead_Latency = 0;
	stats.closeRead_Latency = 0;
	stats.openWrite_Latency = 0;
	stats.closeWrite_Latency = 0;
	myTrace.open ("trace.txt");
	memoryDevice = NULL;
}

MemoryController::MemoryController(MemorySystem *ms, const string& systemConfigFile, function<void(Request&)> callback):
callback(callback)

{
	
	// assign values to parameters based on configuration file
	readConfigFile(systemConfigFile);

	parentMemorySystem = ms;
	//Initialize flow control
	clockCycle = 0;
	incomingRequest = NULL;
	outgoingData = NULL;
	outgoingCmd = NULL;

	// Initialize statistic info
	// ============ Stats Tracker ===================
	stats.totalRequest = 0;
	stats.openRead = 0;
	stats.closeRead = 0;
	stats.openWrite = 0;
	stats.closeWrite = 0;
	stats.readBytes = 0;
	stats.writeBytes = 0;
	stats.close = 0;
	stats.open = 0;
	stats.closeRequest = true;
	stats.open_counter = 0;
	stats.close_counter = 0;
	stats.openRead_Latency = 0;
	stats.closeRead_Latency = 0;
	stats.openWrite_Latency = 0;
	stats.closeWrite_Latency = 0;
	myTrace.open ("trace.txt");
	memoryDevice = NULL;
}

MemoryController::~MemoryController() // dtor
{
	// Delete Schedulers
	delete schedulerRegister;
	// Delete Queues 
	for(auto it=requestQueue.begin(); it!=requestQueue.end(); it++) {
		delete (*it);
	}
	requestQueue.clear();
	for(auto it=commandQueue.begin(); it!=commandQueue.end(); it++) {
		delete (*it);
	}
	commandQueue.clear();
	commandQueue_RT.clear();
	pendingReadRequest.clear();
	pendingWriteRequest.clear();

	myTrace.close();
}

void MemoryController::setRequestor(unsigned int id, bool criticality) {
	requestorCriticalTable[id] = criticality;
}

/*
void MemoryController::connectMemorySystem(MemorySystem* memSys) {
	// Information on memory structure
	memorySystem = memSys;
	memTable[Rank] = memoryDevice->get_Rank();
	memTable[BankGroup] = memoryDevice->get_BankGroup();
	memTable[Bank] = memoryDevice->get_Bank();
	memTable[Row] = memoryDevice->get_Row();
	memTable[Column] = memoryDevice->get_Column();
	dataBusWidth = memoryDevice->get_DataBus();
	// Construct the request and command queues
	unsigned int queueNum = queueNumber(reqMap);
	if(queueNum != 0) {
		for(unsigned int index=0; index<queueNum; index++) {
			requestQueue.push_back(new RequestQueue(requestorReqQ, writeQueueEnable));
		}		
	}
	queueNum = queueNumber(cmdMap);
	if(queueNum != 0) {
		for(unsigned int index=0; index<queueNum; index++) {
			commandQueue.push_back(new CommandQueue(requestorCmdQ));
		}
	}
	// Configured Scheduler based on configuration table
	schedulerRegister = new SchedulerRegister(dataBusWidth, requestorCriticalTable, requestQueue, commandQueue);
	addressMapping = new AddressMapping(configTable["AddressMapping"], memTable);
	requestScheduler = schedulerRegister->getRequestScheduler(configTable["RequestScheduler"]);
	commandGenerator = schedulerRegister->getCommandGenerator(configTable["CommandGenerator"]);
	commandScheduler = schedulerRegister->getCommandScheduler(configTable["CommandScheduler"]);
	requestScheduler->connectCommandGenerator(commandGenerator);
	commandScheduler->connectMemorySystem(memSys);
}
*/
void MemoryController::connectMemoryDevice(MemoryDevice* memDev) {
	memoryDevice = memDev;
	memTable[Rank] = memoryDevice->get_Rank();
	memTable[BankGroup] = memoryDevice->get_BankGroup();
	memTable[Bank] = memoryDevice->get_Bank();
	memTable[Row] = memoryDevice->get_Row();
	memTable[Column] =memoryDevice->get_Column();

	dataBusWidth = memoryDevice->get_DataBus();


	//MH: we set requestors criticality based on coreID for now, this can change based on controller type
	// Ideally, this would be a parameter from config file

	unsigned int numberRequestors;
	bool isHRT = true;
	
	numberRequestors = parentMemorySystem->numberRequestors;
	
	for(unsigned int id = 0; id < numberRequestors; id++) {

		//if (id <numberRequestors/2)
			//isHRT = true;
		
		setRequestor(id, isHRT);


	}
	

	// construct the request and command queues
	unsigned int queueNum = queueNumber(reqMap);
	if(queueNum != 0) {
		for(unsigned int index=0; index<queueNum; index++) {
			requestQueue.push_back(new RequestQueue(requestorReqQ, writeQueueEnable));
		}		
	}
	queueNum = queueNumber(cmdMap);
	if(queueNum != 0) {
		for(unsigned int index=0; index<queueNum; index++) {
			commandQueue.push_back(new CommandQueue(requestorCmdQ));
		}
	}
	if(queueNum != 0) {
		for(unsigned int index=0; index<queueNum; index++) {
			commandQueue_RT.push_back(new CommandQueue(requestorCmdQ));
		}
	}

	// Configured Scheduler based on configuration table
	schedulerRegister = new SchedulerRegister(dataBusWidth, requestorCriticalTable, requestQueue, commandQueue, commandQueue_RT);
	addressMapping = new AddressMapping(configTable["AddressMapping"], memTable);
	requestScheduler = schedulerRegister->getRequestScheduler(configTable["RequestScheduler"]);
	commandGenerator = schedulerRegister->getCommandGenerator(configTable["CommandGenerator"]);
	commandScheduler = schedulerRegister->getCommandScheduler(configTable["CommandScheduler"]);

	requestScheduler->connectCommandGenerator(commandGenerator);
	commandScheduler->connectMemoryDevice(memDev);
}


bool MemoryController::addRequest(unsigned int requestorID, unsigned long long address, bool R_W, unsigned int size)
{
	//cout<<"MH: Request Added inside MCsim"<<endl;
	string type = "write";
	if(R_W) {type = "read";}
	myTrace<< clockCycle <<","<< type <<","<<address<<","<<"16,"<< requestorID <<"\n";

	RequestType requestType = DATA_READ;
	if(!R_W) {
		requestType = DATA_WRITE;
	}
	incomingRequest = new Request(requestorID, requestType, size, address, NULL);
	incomingRequest->arriveTime = clockCycle;
	addressMapping->addressMapping(incomingRequest); // Here the address mapping will occures
	// ============ Stats Tracker ===================
	if(incomingRequest->requestorID == 0) {
		stats.totalRequest++;
	}
	// Decode the request queue index
	
	unsigned int queueIndex = decodeQueue(incomingRequest->addressMap, reqMap); // True indicate requestQueue
	//cout<<"----------------------------------------  queue index is   ------------------------------"<<queueIndex<<endl;
	//cout<<"----------------------------------------  requestor ID   ------------------------------"<<incomingRequest->requestorID<<endl;
	if(requestQueue[queueIndex]->insertRequest(incomingRequest))
	{
		if(incomingRequest->requestType == DATA_READ) {
			pendingReadRequest.push_back(incomingRequest);	// Pending for return Data
		}
		else {
			pendingWriteRequest.push_back(incomingRequest);	// Pending for write acknowledgement
		}		
	}
	incomingRequest = NULL;
	return true;
}

bool MemoryController::enqueueCommand(BusPacket* command, bool mode)
{
	// ============ Stats Tracker ===================
	if(command->requestorID == 0) {
		if(command->busPacketType == ACT_R) {stats.closeRequest = true;}
		else if (command->busPacketType == ACT_W) {stats.closeRequest = true;}
		else if(command->busPacketType == ACT) 
		{
			stats.closeRequest = true;
		}
		else if(command->busPacketType < ACT_R) 
		{
			if(stats.closeRequest) 
			{
				stats.close_counter = 0;
				if(command->busPacketType == RDA || command->busPacketType == RD) 				
					stats.closeRead++;				
				else 				
					stats.closeWrite++;				
			}	
			else 
			{
				stats.open_counter = 0;
				if(command->busPacketType == RDA || command->busPacketType == RD) 				
					stats.openRead++;				
				else				
					stats.openWrite++;				
			}
		}
	}
	command->addressMap[Rank] = 0;//command->rank;
	command->addressMap[Bank] = command->bank;
	command->addressMap[BankGroup] = 0;//command->bankGroup;
	command->addressMap[SubArray] = command->subArray;
	command->arriveTime = clockCycle;
	if(!mode)
	{
		unsigned int queueIndex = decodeQueue(command->addressMap, cmdMap); // false indicate commandQueue
		return commandQueue[queueIndex]->insertCommand(command, requestorCriticalTable[command->requestorID], mode);
	}
	else
	{
		unsigned int queueIndex = decodeQueue(command->addressMap, cmdMap); // false indicate commandQueue
		return commandQueue_RT[queueIndex]->insertCommand(command, true, mode);
	}	
}

void MemoryController::flushWrite(bool sw)
{
	if(writeQueueEnable)
		requestScheduler->flushWriteReq(sw);
}

//void MemoryController::step()
void MemoryController::update()
{
	
	requestScheduler->requestSchedule();
	
	// So far, req queue have been created. Upon this line, a request will be chosen and remove from either general buffer or REQ buffers and pushed into the command buffers
	while(commandGenerator->bufferSize() > 0) {
		//cout<<" command exist for HP"<<endl;
		if(enqueueCommand(commandGenerator->getCommand(),0)) {
			commandGenerator->removeCommand();	
		}
		else {
			DEBUG("MEMORY CONTROLLER: COMMAND NOT INSERTED TO THE HP QUEUE");
			abort();
		}
	}
	//cout<<" all pushed to the HP queue now check RT"<<endl;
	while(commandGenerator->bufferSize_RT() > 0) {
		//cout<<" command exist for RT and buffer size is  "<<commandGenerator->bufferSize_RT()<<endl;
		if(enqueueCommand(commandGenerator->getCommand_RT(),1)) {
			//cout<<"***"<<endl;
			commandGenerator->removeCommand_RT();	
		}
		else {
			DEBUG("MEMORY CONTROLLER: COMMAND NOT INSERTED TO THE RT QUEUE");
			abort();
		}
	}
	
	if(!commandScheduler->refreshing())
	{
		outgoingCmd = commandScheduler->commandSchedule();
		if(outgoingCmd != NULL)
		{
			if(outgoingCmd->requestorID == 0 && outgoingCmd->busPacketType <= ACT)
			{}
			// outgoingCmd->rank instead of zero
			if (outgoingCmd->busPacketType == WR || outgoingCmd->busPacketType == WRA) {
				sendDataBuffer.push_back(new BusPacket(DATA, outgoingCmd->requestorID, outgoingCmd->address, outgoingCmd->column,
												outgoingCmd->row, outgoingCmd->bank, 0 ,outgoingCmd->subArray, outgoingCmd->data, clockCycle));
				if(outgoingCmd->postCommand) {
					// additive latency (AL) is tRCD - 1
					sendDataCounter.push_back(memoryDevice->get_constraints("tRCD") - 1 + memoryDevice->get_constraints("tWL")+memoryDevice->get_constraints("tBus"));
				}
				else {
					sendDataCounter.push_back(memoryDevice->get_constraints("tWL")+memoryDevice->get_constraints("tBus"));
				}
			}
			// commandScheduler->commandClear();
		}
		delete outgoingCmd;
		outgoingCmd = NULL;
	}
	else {
		// If there is no more pending data to be sent out, start refreshing
		if(sendDataBuffer.empty() && outgoingData == NULL) {
			commandScheduler->refresh();			
			DEBUG("REFRESHING");			
		}
	}
	if (sendDataCounter.size() > 0) {
		if (sendDataCounter.front() == 0) {
			outgoingData = sendDataBuffer.front();
			sendData(outgoingData);
			delete outgoingData;
			outgoingData=NULL;
			sendDataCounter.erase(sendDataCounter.begin());
			sendDataBuffer.erase(sendDataBuffer.begin());
		}
		for (unsigned int i=0;i<sendDataCounter.size();i++) {
			sendDataCounter[i]--;
		}
	}
	// step through the scheduler components

	requestScheduler->step();	

	commandScheduler->tick();
	clockCycle++;

	// ============ Stats Tracker ===================
	stats.close_counter++;
	stats.open_counter++;
}

void MemoryController::receiveData(BusPacket *bpacket)
{
	stats.readBytes+=dataBusWidth;

	// Checking with pending request
	for(unsigned int index=0; index < pendingReadRequest.size(); index++) {
		if(bpacket->requestorID == pendingReadRequest[index]->requestorID && 
			bpacket->address == pendingReadRequest[index]->address)
		{
			if(pendingReadRequest[index]->requestSize == dataBusWidth) {	

				// cout<<"	MC : Receive Data $"<<bpacket->requestorID<<" @ "<<clockCycle<<endl;
				returnReadData(pendingReadRequest[index]);							
				// callback(*pendingReadRequest[index]);				
				// ============ Stats Tracker ===================
				if(bpacket->requestorID == 0) {
					if(stats.closeRequest) {						
							if(stats.closeRead_Latency < stats.close_counter) {								
								stats.closeRead_Latency = stats.close_counter;								
							}
							stats.closeRequest = false;						
					}
					else {
						if(stats.openRead_Latency < stats.open_counter) {
							stats.openRead_Latency = stats.open_counter;						
						}												
					}
					stats.close_counter = 0; // works for in order
					stats.open_counter = 0;
				}	
				// *** Deallocation
				delete pendingReadRequest[index];
				pendingReadRequest.erase(pendingReadRequest.begin()+index);
			}
			else {
				pendingReadRequest[index]->requestSize -= dataBusWidth;
			}
			break;			
		}
	}	
}

void MemoryController::sendData(BusPacket* bpacket) 
{
	memoryDevice->receiveFromBus(bpacket);
	stats.writeBytes += dataBusWidth;
	
	for(unsigned int index=0; index < pendingWriteRequest.size(); index++) {
		if(bpacket->requestorID == pendingWriteRequest[index]->requestorID && 
			bpacket->address == pendingWriteRequest[index]->address) 
		{
			if(pendingWriteRequest[index]->requestSize == dataBusWidth) {

				writeDataDone(pendingWriteRequest[index]);
				//callback(*pendingWriteRequest[index]);
				
				// ============ Stats Tracker ===================
				if(bpacket->requestorID == 0) {
					if(stats.closeRequest) {						
						if(stats.closeWrite_Latency < stats.close_counter) {
							stats.closeWrite_Latency = stats.close_counter;							
						}
						stats.closeRequest = false;						
					}
					else {
						if(stats.openWrite_Latency < stats.open_counter) {
							stats.openWrite_Latency = stats.open_counter;
						}													
					}
					stats.close_counter = 0; // works for in order
					stats.open_counter = 0;
				}
								
				// **** Deallocation				
				delete pendingWriteRequest[index];
				pendingWriteRequest.erase(pendingWriteRequest.begin()+index);
			}
			else {
				pendingWriteRequest[index]->requestSize -= dataBusWidth;
			}
			break;
		}
	}
	
}

void MemoryController::returnReadData(const Request *req)
{

	//cout<<"MH: inside returnReadData"<<endl;
	
	if (parentMemorySystem->ReturnReadData!=NULL)
	{
		//cout<<"MH: it is not NULL"<<endl;
		(*parentMemorySystem->ReturnReadData)(parentMemorySystem->systemID, req->address, clockCycle);
		
	}
}

void MemoryController::writeDataDone(const Request *req)
{

	//cout<<"MH: inside returnWriteData"<<endl;
	
	if (parentMemorySystem->WriteDataDone!=NULL)
	{
		
		(*parentMemorySystem->WriteDataDone)(parentMemorySystem->systemID,req->address, clockCycle);
		
	}
}
unsigned int MemoryController::generalBufferSize()
{
	return requestQueue[0]->generalReadBufferSize(false);
}
void MemoryController::trackError(int id)
{
	DEBUG("REQUEST QUEUE: "<<requestQueue[id]->getSize(true,0)<<" COMMAND QUEUE: "<<commandQueue[id]->getSize(true));
}

void MemoryController::printResult()
{
	PRINT("\n");
	PRINT("REQ under analysis: Open Request Ratio : "<<(float)(stats.openRead+stats.openWrite)/(stats.openRead+stats.openWrite+stats.closeRead+stats.closeWrite));
	PRINT("   ");
	PRINT("REQ under analysis: WC Open Read : "<<stats.openRead_Latency<<"	"<<"WC Close Read : "<<stats.closeRead_Latency<<"	"<<"WC Open Write : "<<stats.openWrite_Latency<<"	"<<"WC Close Write : "<<stats.closeWrite_Latency);
	PRINT("   ");
	PRINT("-----------------------------------------Simulation Summary---------------------------------------------");
	PRINT("Bandwidth = "<<(float)(stats.readBytes+stats.writeBytes)/(clockCycle*memoryDevice->get_constraints("tCK"))*1000<<" MB/s");
	PRINT("   ");
	PRINT("Number of Open Read     :  "<<stats.openRead);
	PRINT("Number of Close Read	:  "<<stats.closeRead);
	PRINT("Number of Open Write    :  "<<stats.openWrite);
	PRINT("Number of Close Write   :  "<<stats.closeWrite);
	PRINT("   ");
}

void MemoryController::displayConfiguration()
{
	PRINT("---------------------------------------Configuration Summary--------------------------------------------");
	PRINT("Rank count   :   "<<memTable[Rank]);
	PRINT("Bank count   :   "<<memTable[Bank]);
	PRINT("Row count    :   "<<memTable[Row]);
	PRINT("Column count :   "<<memTable[Column]);
	PRINT("	Address Mapping 	: "<<configTable["AddressMapping"]);
	PRINT("	Request Queue 		: "<<requestQueue.size()<<" perREQ "<<requestorReqQ<<" WBuffer "<<writeQueueEnable);
	PRINT("	Request Scheduler 	: "<<configTable["RequestScheduler"]);
	PRINT("	Command Generator 	: "<<configTable["CommandGenerator"]);
	PRINT("	Command Queue 		: "<<commandQueue.size()<<" perREQ "<<requestorCmdQ);
	PRINT("	Command Scheduler 	: "<<configTable["CommandScheduler"]);
}

// Read Value from Configuration File
void MemoryController::readConfigFile(const string& filename)
{
	std::ifstream configFile;
	string line, key, valueString;
	size_t commentIndex, equalsIndex;
	
	configFile.open(filename.c_str());
	size_t lineNumber = 0;
	if(configFile.is_open()) {
		while (!configFile.eof()) {
			lineNumber++;
			getline(configFile, line);
			// Skip zero-length lines
			if (line.size() == 0) { continue; }
			// Search for a comment char
			if ((commentIndex = line.find_first_of(";")) != string::npos) {
				// If the comment char is the first char, ignore the whole line
				if (commentIndex == 0) { continue; }
				// Truncate the line at first comment before going on
				line = line.substr(0,commentIndex);
			}
			// Trim off the end spaces that might have been between the value and comment char
			size_t whiteSpaceEndIndex;
			if ((whiteSpaceEndIndex = line.find_last_not_of(" \t")) != string::npos) {
				line = line.substr(0,whiteSpaceEndIndex+1);}
			// A line has to have an equals sign
			if ((equalsIndex = line.find_first_of("=")) == string::npos) {
				ERROR("Malformed Line "<<lineNumber<<" (missing equals)");				
				abort();
			}
			size_t strlen = line.size();
			// All characters before the equals are the key
			key = line.substr(0, equalsIndex);
			// All characters after the equals are the value
			valueString = line.substr(equalsIndex+1,strlen-equalsIndex);
			SetKey(key, valueString);
		}
	}
	configFile.close();
}

void MemoryController::SetKey(string key, string valueString)
{
	// Request Queue Structure (if perRequestor or writeBuffer enabled)	
	if(key == "RequestQueue") { setQueue(valueString, reqMap);}
	else if(key == "WriteQueue") { writeQueueEnable = convertNumber(valueString); } // 0 is false, 1 is true
	else if(key == "ReqPerREQ") { requestorReqQ = convertNumber(valueString); }	
	// Command Queue Structure (if perRequestor enabled)
	else if(key == "CommandQueue"){ setQueue(valueString, cmdMap);}
	else if(key == "CmdPerREQ") { requestorCmdQ = convertNumber(valueString); }
	// Memory Controller Scheduler Identification
	else { configTable[key] = valueString;}	
}

unsigned int MemoryController::convertNumber(const std::string& input)
{
	unsigned int intValue = 0;
	std::istringstream ss(input);
	if(isNumeric(input)) { ss >> intValue;}
	else { cout<<"Wrong Operation"<<endl; }
	return intValue;
}

bool MemoryController::isNumeric(const std::string& input)
{
	return std::all_of(input.begin(), input.end(), ::isdigit);
}

void MemoryController::setQueue(const std::string& queueOrg, vector<unsigned int>& queueMap)
{
	for(unsigned index=0; index<queueOrg.size(); index++) {
		if(queueOrg[index] == '1') { 
			queueMap.push_back(1); 
		}
		else { queueMap.push_back(0); }
	}
}

unsigned int MemoryController::queueNumber(vector<unsigned int>& queueMap)
{
	unsigned int queueCount = 1;
	for(unsigned int index=0; index<queueMap.size(); index++) {
		if(queueMap[index] == 1) {
			for(unsigned int n=0; n<=index; n++) {
				queueCount = queueCount * memTable[n]; // Each sub-level is a multiple of upper level
			}
			break;
		}
	}
	return queueCount;
}

unsigned int MemoryController::decodeQueue(const unsigned int (&addressMap)[4], vector<unsigned int>& queueMap)
{
	unsigned int queueIndex = 0;
	for(unsigned int index = 0; index < queueMap.size(); index++) {
		if(queueMap[index] == 1) {
			queueIndex = addressMap[index];
			unsigned int level = 0;
			for(unsigned int n=0; n< index; n++) {
				if(addressMap[n] > 0) {
					if(level == 0) {
						level = addressMap[n];
					}
					else {
						level = level * addressMap[n];
					}
				}
			}
			queueIndex = queueIndex + level*memTable[index];
			break;
		}
	}
	return queueIndex;	
}
