Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 23:38:11 2018
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.157        0.000                      0                  205        0.182        0.000                      0                  205        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.157        0.000                      0                  205        0.182        0.000                      0                  205        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.196ns (27.454%)  route 3.160ns (72.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.686     9.499    Uultrasonic_proximity/outcnt
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.196ns (27.482%)  route 3.156ns (72.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.682     9.495    Uultrasonic_proximity/outcnt
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.679    Uultrasonic_proximity/outcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.196ns (27.482%)  route 3.156ns (72.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.682     9.495    Uultrasonic_proximity/outcnt
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.679    Uultrasonic_proximity/outcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.196ns (27.482%)  route 3.156ns (72.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.682     9.495    Uultrasonic_proximity/outcnt
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.679    Uultrasonic_proximity/outcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.196ns (27.482%)  route 3.156ns (72.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.682     9.495    Uultrasonic_proximity/outcnt
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.679    Uultrasonic_proximity/outcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.196ns (27.482%)  route 3.156ns (72.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.682     9.495    Uultrasonic_proximity/outcnt
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.679    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.196ns (29.500%)  route 2.858ns (70.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.384     9.197    Uultrasonic_proximity/outcnt
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/outcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.196ns (29.500%)  route 2.858ns (70.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.384     9.197    Uultrasonic_proximity/outcnt
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.196ns (29.500%)  route 2.858ns (70.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.384     9.197    Uultrasonic_proximity/outcnt
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/outcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.196ns (29.532%)  route 2.854ns (70.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.022     6.584    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.327     6.911 r  Uultrasonic_proximity/outen_i_11/O
                         net (fo=1, routed)           0.803     7.713    Uultrasonic_proximity/outen_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.326     8.039 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.650     8.689    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.380     9.193    Uultrasonic_proximity/outcnt
    SLICE_X63Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.439    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  Uultrasonic_proximity/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Uultrasonic_proximity/count_reg[7]/Q
                         net (fo=3, routed)           0.122     1.702    Uultrasonic_proximity/p_0_in__0[1]
    SLICE_X13Y23         FDRE                                         r  Uultrasonic_proximity/countf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  Uultrasonic_proximity/countf_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.070     1.520    Uultrasonic_proximity/countf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.437    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  Uultrasonic_proximity/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Uultrasonic_proximity/count_reg[9]/Q
                         net (fo=3, routed)           0.125     1.703    Uultrasonic_proximity/p_0_in__0[3]
    SLICE_X13Y23         FDRE                                         r  Uultrasonic_proximity/countf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  Uultrasonic_proximity/countf_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.070     1.520    Uultrasonic_proximity/countf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 us_hist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.446%)  route 0.133ns (48.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  us_hist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  us_hist_reg[2]/Q
                         net (fo=3, routed)           0.133     1.713    led_OBUF[2]
    SLICE_X11Y21         FDRE                                         r  us_hist_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  us_hist_reg[1]_lopt_replica/C
                         clock pessimism             -0.498     1.453    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.070     1.523    us_hist_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 us_hist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_obst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  us_hist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  us_hist_reg[0]/Q
                         net (fo=1, routed)           0.054     1.619    led_OBUF[4]
    SLICE_X11Y24         LUT5 (Prop_lut5_I3_O)        0.099     1.718 r  us_obst_i_1/O
                         net (fo=1, routed)           0.000     1.718    us_obst_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  us_obst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  us_obst_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.091     1.527    us_obst_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[2]/Q
                         net (fo=9, routed)           0.109     1.722    Uultrasonic_proximity/outcnt_reg__0[2]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  Uultrasonic_proximity/outcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Uultrasonic_proximity/p_0_in__0__0[4]
    SLICE_X63Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     1.986    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.091     1.576    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 us_hist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.446%)  route 0.133ns (48.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  us_hist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  us_hist_reg[2]/Q
                         net (fo=3, routed)           0.133     1.713    led_OBUF[2]
    SLICE_X11Y21         FDRE                                         r  us_hist_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  us_hist_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.066     1.519    us_hist_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 us_hist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.831%)  route 0.136ns (49.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  us_hist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  us_hist_reg[3]/Q
                         net (fo=3, routed)           0.136     1.714    led_OBUF[1]
    SLICE_X11Y22         FDRE                                         r  us_hist_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  us_hist_reg[2]_lopt_replica/C
                         clock pessimism             -0.498     1.452    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.066     1.518    us_hist_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.742%)  route 0.148ns (51.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.436    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  Uultrasonic_proximity/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Uultrasonic_proximity/count_reg[14]/Q
                         net (fo=3, routed)           0.148     1.725    Uultrasonic_proximity/p_0_in__0[8]
    SLICE_X14Y25         FDRE                                         r  Uultrasonic_proximity/countf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.947    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  Uultrasonic_proximity/countf_reg[8]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.052     1.521    Uultrasonic_proximity/countf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Uultrasonic_proximity/outcnt_reg[9]/Q
                         net (fo=4, routed)           0.133     1.747    Uultrasonic_proximity/outcnt_reg__0[9]
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    Uultrasonic_proximity/p_0_in__0__0[9]
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.859     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.092     1.565    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 us_obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brake_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  us_obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  us_obst_reg/Q
                         net (fo=1, routed)           0.170     1.747    us_obst
    SLICE_X10Y24         FDRE                                         r  brake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  brake_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059     1.508    brake_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y23   Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   Surface/speedB/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   Surface/speedB/cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   Surface/speedB/cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   Uultrasonic_proximity/delcnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   Uultrasonic_proximity/delcnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   Uultrasonic_proximity/delcnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   Uultrasonic_proximity/delcnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   Uultrasonic_proximity/delcnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   Uultrasonic_proximity/delcnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Uultrasonic_proximity/delcnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Uultrasonic_proximity/delcnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Uultrasonic_proximity/delcnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Uultrasonic_proximity/delcnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   Surface/speedB/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   Surface/speedB/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   Surface/speedB/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   Surface/speedB/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   Useven_seg/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   Useven_seg/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   Useven_seg/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   Useven_seg/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   Useven_seg/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   Useven_seg/count_reg[3]/C



