#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000025f3496aa00 .scope module, "mux2" "mux2" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "B2";
    .port_info 3 /OUTPUT 5 "mux_out2";
o0000025f34996918 .functor BUFZ 1, C4<z>; HiZ drive
L_0000025f34a20088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025f34978ba0 .functor XNOR 1, o0000025f34996918, L_0000025f34a20088, C4<0>, C4<0>;
o0000025f34996828 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000025f3498c100_0 .net "A2", 4 0, o0000025f34996828;  0 drivers
o0000025f34996858 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000025f3498bde0_0 .net "B2", 4 0, o0000025f34996858;  0 drivers
v0000025f3498a9e0_0 .net/2u *"_ivl_0", 0 0, L_0000025f34a20088;  1 drivers
v0000025f3498b0c0_0 .net *"_ivl_2", 0 0, L_0000025f34978ba0;  1 drivers
v0000025f3498b160_0 .net "mux_out2", 4 0, L_0000025f349eca80;  1 drivers
v0000025f3498c1a0_0 .net "sel", 0 0, o0000025f34996918;  0 drivers
L_0000025f349eca80 .functor MUXZ 5, o0000025f34996858, o0000025f34996828, L_0000025f34978ba0, C4<>;
S_0000025f3496ab90 .scope module, "riscv_single_cycle" "riscv_single_cycle" 3 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000025f34978c80 .functor AND 1, L_0000025f349f1f40, v0000025f3498bb60_0, C4<1>, C4<1>;
v0000025f349ed480_0 .net "Zero", 0 0, v0000025f3498bb60_0;  1 drivers
L_0000025f34a200d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025f349ed5c0_0 .net/2u *"_ivl_0", 31 0, L_0000025f34a200d0;  1 drivers
v0000025f349ed520_0 .net *"_ivl_5", 6 0, L_0000025f349f17c0;  1 drivers
L_0000025f34a20118 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000025f349ed660_0 .net/2u *"_ivl_6", 6 0, L_0000025f34a20118;  1 drivers
v0000025f349ed7a0_0 .net *"_ivl_8", 0 0, L_0000025f349f1f40;  1 drivers
v0000025f349ee240_0 .net "alu_control", 3 0, v0000025f3498b8e0_0;  1 drivers
v0000025f349ed840_0 .net "alu_out", 31 0, v0000025f3498b840_0;  1 drivers
v0000025f349ee420_0 .net "branch_taken", 0 0, L_0000025f34978c80;  1 drivers
o0000025f349970f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025f349edfc0_0 .net "clk", 0 0, o0000025f349970f8;  0 drivers
v0000025f349eda20_0 .net "dmem_we", 0 0, v0000025f3498b020_0;  1 drivers
v0000025f349edac0_0 .net "instr_out", 31 0, L_0000025f34978c10;  1 drivers
v0000025f349edc00_0 .net "mux_out1", 31 0, L_0000025f349f0b40;  1 drivers
v0000025f349ee2e0_0 .net "pc_next", 31 0, L_0000025f349f15e0;  1 drivers
v0000025f349edde0_0 .net "pc_out", 31 0, v0000025f3493f570_0;  1 drivers
v0000025f349ede80_0 .net "pc_plus_4", 31 0, L_0000025f349ecb20;  1 drivers
v0000025f349edf20_0 .net "pc_target", 31 0, L_0000025f349f23a0;  1 drivers
v0000025f349ee060_0 .net "rd", 31 0, L_0000025f34a78e80;  1 drivers
v0000025f349ee100_0 .net "rd1", 31 0, L_0000025f34979620;  1 drivers
v0000025f349ee1a0_0 .net "rd2", 31 0, L_0000025f34978d60;  1 drivers
o0000025f34997188 .functor BUFZ 1, C4<z>; HiZ drive
v0000025f349ee380_0 .net "reset", 0 0, o0000025f34997188;  0 drivers
v0000025f349ee600_0 .var "result_to_rf", 31 0;
v0000025f349ee6a0_0 .net "rf_we", 0 0, v0000025f3498ac60_0;  1 drivers
v0000025f349ee740_0 .net "se_out", 31 0, v0000025f349ed200_0;  1 drivers
v0000025f349ee7e0_0 .net "sel_alu_src_b", 0 0, v0000025f3498bfc0_0;  1 drivers
v0000025f349ec940_0 .net "sel_ext", 2 0, v0000025f3498c380_0;  1 drivers
v0000025f349ec9e0_0 .net "sel_result", 1 0, v0000025f3498af80_0;  1 drivers
E_0000025f34990040/0 .event edge, v0000025f3498af80_0, v0000025f3498b840_0, v0000025f3498c6a0_0, v0000025f349ede80_0;
E_0000025f34990040/1 .event edge, v0000025f3498a8a0_0;
E_0000025f34990040 .event/or E_0000025f34990040/0, E_0000025f34990040/1;
L_0000025f349ecb20 .arith/sum 32, v0000025f3493f570_0, L_0000025f34a200d0;
L_0000025f349f17c0 .part L_0000025f34978c10, 0, 7;
L_0000025f349f1f40 .cmp/eq 7, L_0000025f349f17c0, L_0000025f34a20118;
L_0000025f349f23a0 .arith/sum 32, v0000025f3493f570_0, v0000025f349ed200_0;
L_0000025f349f15e0 .functor MUXZ 32, L_0000025f349ecb20, L_0000025f349f23a0, L_0000025f34978c80, C4<>;
L_0000025f349f0be0 .part L_0000025f34978c10, 15, 5;
L_0000025f349f1c20 .part L_0000025f34978c10, 20, 5;
L_0000025f349f0aa0 .part L_0000025f34978c10, 7, 5;
L_0000025f349f1680 .part L_0000025f34978c10, 7, 25;
L_0000025f349f1360 .part L_0000025f34978c10, 0, 7;
L_0000025f349f1860 .part L_0000025f34978c10, 12, 3;
L_0000025f349f1fe0 .part L_0000025f34978c10, 30, 1;
S_0000025f3496ad20 .scope module, "ALU_MUX" "mux1" 3 91, 2 2 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "mux_out";
L_0000025f34a201f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025f34979150 .functor XNOR 1, v0000025f3498bfc0_0, L_0000025f34a201f0, C4<0>, C4<0>;
v0000025f3498c240_0 .net "A1", 31 0, L_0000025f34978d60;  alias, 1 drivers
v0000025f3498a8a0_0 .net "B1", 31 0, v0000025f349ed200_0;  alias, 1 drivers
v0000025f3498ada0_0 .net/2u *"_ivl_0", 0 0, L_0000025f34a201f0;  1 drivers
v0000025f3498bf20_0 .net *"_ivl_2", 0 0, L_0000025f34979150;  1 drivers
v0000025f3498c060_0 .net "mux_out", 31 0, L_0000025f349f0b40;  alias, 1 drivers
v0000025f3498ae40_0 .net "sel", 0 0, v0000025f3498bfc0_0;  alias, 1 drivers
L_0000025f349f0b40 .functor MUXZ 32, v0000025f349ed200_0, L_0000025f34978d60, L_0000025f34979150, C4<>;
S_0000025f34974a70 .scope module, "ALU_UNIT" "alu" 3 98, 4 1 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000025f3498b660_0 .net "A", 31 0, L_0000025f34979620;  alias, 1 drivers
v0000025f3498c4c0_0 .net "B", 31 0, L_0000025f349f0b40;  alias, 1 drivers
v0000025f3498bb60_0 .var "Zero", 0 0;
v0000025f3498b7a0_0 .net "alu_control", 3 0, v0000025f3498b8e0_0;  alias, 1 drivers
v0000025f3498b840_0 .var "alu_out", 31 0;
E_0000025f34990580 .event edge, v0000025f3498b7a0_0, v0000025f3498b660_0, v0000025f3498c060_0, v0000025f3498b840_0;
S_0000025f34974c00 .scope module, "CTRL" "controller" 3 115, 5 1 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 3 "sel_ext";
    .port_info 5 /OUTPUT 1 "sel_alu_src_b";
    .port_info 6 /OUTPUT 1 "rf_we";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 2 "sel_result";
v0000025f3498b8e0_0 .var "alu_control", 3 0;
v0000025f3498b980_0 .var "alu_op", 1 0;
v0000025f3498b020_0 .var "dmem_we", 0 0;
v0000025f3498aee0_0 .net "funct3", 2 0, L_0000025f349f1860;  1 drivers
v0000025f3498a940_0 .net "funct7_5", 0 0, L_0000025f349f1fe0;  1 drivers
v0000025f3498c560_0 .net "opcode", 6 0, L_0000025f349f1360;  1 drivers
v0000025f3498ac60_0 .var "rf_we", 0 0;
v0000025f3498bfc0_0 .var "sel_alu_src_b", 0 0;
v0000025f3498c380_0 .var "sel_ext", 2 0;
v0000025f3498af80_0 .var "sel_result", 1 0;
E_0000025f349905c0 .event edge, v0000025f3498b980_0, v0000025f3498c560_0, v0000025f3498a940_0, v0000025f3498aee0_0;
E_0000025f34990600 .event edge, v0000025f3498c560_0;
S_0000025f34974d90 .scope module, "DM" "data_mem" 3 106, 6 2 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_0000025f34a78e80 .functor BUFZ 32, L_0000025f349f1cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3498ad00_0 .net *"_ivl_0", 31 0, L_0000025f349f1cc0;  1 drivers
v0000025f3498c420_0 .net "addr", 31 0, v0000025f3498b840_0;  alias, 1 drivers
v0000025f3498ba20_0 .net "clk", 0 0, o0000025f349970f8;  alias, 0 drivers
v0000025f3498bac0_0 .var/i "k", 31 0;
v0000025f3498bc00 .array "memory", 31 0, 31 0;
v0000025f3498c6a0_0 .net "rd", 31 0, L_0000025f34a78e80;  alias, 1 drivers
v0000025f3498be80_0 .net "reset_n", 0 0, o0000025f34997188;  alias, 0 drivers
v0000025f3498b200_0 .net "wd", 31 0, L_0000025f34978d60;  alias, 1 drivers
v0000025f3498b520_0 .net "we", 0 0, v0000025f3498b020_0;  alias, 1 drivers
E_0000025f34990dc0/0 .event negedge, v0000025f3498be80_0;
E_0000025f34990dc0/1 .event posedge, v0000025f3498ba20_0;
E_0000025f34990dc0 .event/or E_0000025f34990dc0/0, E_0000025f34990dc0/1;
L_0000025f349f1cc0 .array/port v0000025f3498bc00, v0000025f3498b840_0;
S_0000025f34a1ea00 .scope module, "IM" "instruction_mem" 3 56, 7 1 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "instr_out";
L_0000025f34978c10 .functor BUFZ 32, L_0000025f349f1540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3498c600_0 .net *"_ivl_0", 31 0, L_0000025f349f1540;  1 drivers
v0000025f3498b3e0_0 .net *"_ivl_3", 29 0, L_0000025f349f24e0;  1 drivers
v0000025f3498b340_0 .net "instr_out", 31 0, L_0000025f34978c10;  alias, 1 drivers
v0000025f3498a800 .array "memory", 31 0, 31 0;
v0000025f3498b480_0 .net "read_address", 31 0, v0000025f3493f570_0;  alias, 1 drivers
L_0000025f349f1540 .array/port v0000025f3498a800, L_0000025f349f24e0;
L_0000025f349f24e0 .part v0000025f3493f570_0, 2, 30;
S_0000025f34a1eb90 .scope module, "PC" "program_counter" 3 47, 8 2 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "present_val";
    .port_info 2 /INPUT 1 "load_en";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000025f34940330_0 .net "clk", 0 0, o0000025f349970f8;  alias, 0 drivers
v0000025f3493fd90_0 .net "load_en", 0 0, L_0000025f34978c80;  alias, 1 drivers
v0000025f3493f570_0 .var "pc_out", 31 0;
v0000025f3493fcf0_0 .net "present_val", 31 0, L_0000025f349f15e0;  alias, 1 drivers
v0000025f349ecc60_0 .net "reset_n", 0 0, o0000025f34997188;  alias, 0 drivers
S_0000025f34a1ed20 .scope module, "RF" "regfile" 3 73, 9 1 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "a1";
    .port_info 4 /INPUT 5 "a2";
    .port_info 5 /INPUT 5 "a3";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000025f34979620 .functor BUFZ 32, L_0000025f349f1180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025f34978d60 .functor BUFZ 32, L_0000025f349f2440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f349ecbc0_0 .net *"_ivl_0", 31 0, L_0000025f349f1180;  1 drivers
v0000025f349ecd00_0 .net *"_ivl_10", 6 0, L_0000025f349f1b80;  1 drivers
L_0000025f34a201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f349ed0c0_0 .net *"_ivl_13", 1 0, L_0000025f34a201a8;  1 drivers
v0000025f349ecda0_0 .net *"_ivl_2", 6 0, L_0000025f349f19a0;  1 drivers
L_0000025f34a20160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f349ed8e0_0 .net *"_ivl_5", 1 0, L_0000025f34a20160;  1 drivers
v0000025f349ece40_0 .net *"_ivl_8", 31 0, L_0000025f349f2440;  1 drivers
v0000025f349ecee0_0 .net "a1", 4 0, L_0000025f349f0be0;  1 drivers
v0000025f349ed980_0 .net "a2", 4 0, L_0000025f349f1c20;  1 drivers
v0000025f349ecf80_0 .net "a3", 4 0, L_0000025f349f0aa0;  1 drivers
v0000025f349ed2a0_0 .net "clk", 0 0, o0000025f349970f8;  alias, 0 drivers
v0000025f349ee4c0_0 .var/i "k", 31 0;
v0000025f349ed020_0 .net "rd1", 31 0, L_0000025f34979620;  alias, 1 drivers
v0000025f349ed160_0 .net "rd2", 31 0, L_0000025f34978d60;  alias, 1 drivers
v0000025f349edd40 .array "registers", 31 0, 31 0;
v0000025f349ed700_0 .net "reset_n", 0 0, o0000025f34997188;  alias, 0 drivers
v0000025f349ed340_0 .net "wd", 31 0, v0000025f349ee600_0;  1 drivers
v0000025f349edb60_0 .net "we", 0 0, v0000025f3498ac60_0;  alias, 1 drivers
L_0000025f349f1180 .array/port v0000025f349edd40, L_0000025f349f19a0;
L_0000025f349f19a0 .concat [ 5 2 0 0], L_0000025f349f0be0, L_0000025f34a20160;
L_0000025f349f2440 .array/port v0000025f349edd40, L_0000025f349f1b80;
L_0000025f349f1b80 .concat [ 5 2 0 0], L_0000025f349f1c20, L_0000025f34a201a8;
S_0000025f34974620 .scope module, "SE" "sign_extender" 3 85, 10 1 0, S_0000025f3496ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel_ext";
    .port_info 1 /INPUT 25 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000025f349ee560_0 .net "in", 31 7, L_0000025f349f1680;  1 drivers
v0000025f349ed200_0 .var "out", 31 0;
v0000025f349ed3e0_0 .net "sel_ext", 2 0, v0000025f3498c380_0;  alias, 1 drivers
E_0000025f34990b40 .event edge, v0000025f3498c380_0, v0000025f349ee560_0;
    .scope S_0000025f34a1eb90;
T_0 ;
    %wait E_0000025f34990dc0;
    %load/vec4 v0000025f349ecc60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025f3493f570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025f3493fcf0_0;
    %assign/vec4 v0000025f3493f570_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025f34a1ed20;
T_1 ;
    %wait E_0000025f34990dc0;
    %load/vec4 v0000025f349ed700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f349ee4c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000025f349ee4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025f349ee4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f349edd40, 0, 4;
    %load/vec4 v0000025f349ee4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f349ee4c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025f349edb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000025f349ed340_0;
    %load/vec4 v0000025f349ecf80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f349edd40, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025f34974620;
T_2 ;
    %wait E_0000025f34990b40;
    %load/vec4 v0000025f349ed3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025f349ee560_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000025f349ed200_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025f34974a70;
T_3 ;
    %wait E_0000025f34990580;
    %load/vec4 v0000025f3498b7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %or;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %add;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %xor;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %sub;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %or;
    %inv;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0000025f3498b660_0;
    %load/vec4 v0000025f3498c4c0_0;
    %and;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0000025f3498c4c0_0;
    %store/vec4 v0000025f3498b840_0, 0, 32;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v0000025f3498b840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498bb60_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3498bb60_0, 0, 1;
T_3.16 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025f34974d90;
T_4 ;
    %wait E_0000025f34990dc0;
    %load/vec4 v0000025f3498be80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3498bac0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025f3498bac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025f3498bac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3498bc00, 0, 4;
    %load/vec4 v0000025f3498bac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f3498bac0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025f3498b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025f3498b200_0;
    %ix/getv 3, v0000025f3498c420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3498bc00, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025f34974c00;
T_5 ;
    %wait E_0000025f34990600;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3498bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3498b020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025f3498af80_0, 0, 2;
    %load/vec4 v0000025f3498c560_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498bfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025f3498af80_0, 0, 2;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498bfc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498b020_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3498bfc0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025f3498b980_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025f3498af80_0, 0, 2;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025f3498c380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3498ac60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025f3498af80_0, 0, 2;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025f34974c00;
T_6 ;
    %wait E_0000025f349905c0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %load/vec4 v0000025f3498b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000025f3498c560_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000025f3498a940_0;
    %load/vec4 v0000025f3498aee0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000025f3498aee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.20 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.23 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0000025f3498a940_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
T_6.29 ;
    %jmp T_6.27;
T_6.25 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000025f3498b8e0_0, 0, 4;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025f3496ab90;
T_7 ;
    %wait E_0000025f34990040;
    %load/vec4 v0000025f349ec9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000025f349ed840_0;
    %store/vec4 v0000025f349ee600_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000025f349ed840_0;
    %store/vec4 v0000025f349ee600_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000025f349ee060_0;
    %store/vec4 v0000025f349ee600_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000025f349ede80_0;
    %store/vec4 v0000025f349ee600_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000025f349ee740_0;
    %store/vec4 v0000025f349ee600_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./multiplexer.v";
    "c:\Users\chits\OneDrive\Documents\GitHub\hdl\riscv_single_processor\top_module_sc.v";
    "./alu.v";
    "./controller.v";
    "./data_mem.v";
    "./instr_mem.v";
    "./program_counter.v";
    "./reg_file.v";
    "./sign_extender.v";
