// --- dff_chain_4.v  
module dff_chain_4 (  
        input wire clk, 
        input wire [15:0] d, 
        input wire sclr,
        output wire [15:0] q    
        );    
        reg [10:0] internal_reg = 16‘d0;  
        always@(posedge clk) 
           begin
               if(sclr == 1’b1)
                   internal_reg <= 16’b0000000000000000;
              else
                   internal_reg <= {internal_reg[15:0],d};
           end

          assign q = internal_reg[1024];   
endmodule