// Seed: 1845806133
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply0 id_8
);
  assign id_8#(1'b0, 1) = 'b0;
  assign id_0 = 1'b0;
  wire id_10;
  wand id_11;
  always
    if (id_3) begin
      wait (id_5) if (id_11) #id_12;
    end
  if ((id_5)) begin
    wire id_13;
  end else begin : id_14
    begin
      assign id_0.id_11 = 1'h0;
      wire id_15;
    end
    assign id_0 = 1'h0;
  end
  wire id_16 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output tri0 id_6
);
  id_8(
      id_4 - 1, id_0
  ); module_0(
      id_2, id_5, id_5, id_0, id_3, id_4, id_0, id_6, id_6
  );
endmodule
