//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	reduce
.global .align 4 .u32 exitFlag;

.visible .entry reduce(
	.param .u64 reduce_param_0,
	.param .u64 reduce_param_1,
	.param .u64 reduce_param_2,
	.param .u64 reduce_param_3
)
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<319>;
	.reg .b64 	%rd<126>;


	ld.param.u64 	%rd13, [reduce_param_0];
	ld.param.u64 	%rd14, [reduce_param_1];
	ld.param.u64 	%rd15, [reduce_param_2];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd15;
	cvta.to.global.u64 	%rd3, %rd14;
	ld.global.u32 	%r1, [%rd3];
	cvt.u64.u32 	%rd4, %r1;
	ld.global.u32 	%r2, [%rd3+4];
	cvt.u64.u32 	%rd5, %r2;
	ld.global.u32 	%r3, [%rd3+16];
	ld.global.u32 	%r4, [%rd3+20];
	mov.u32 	%r46, %ntid.x;
	mov.u32 	%r47, %ctaid.x;
	mov.u32 	%r48, %tid.x;
	mad.lo.s32 	%r49, %r47, %r46, %r48;
	cvt.u64.u32 	%rd16, %r49;
	mov.u32 	%r50, %ntid.y;
	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %tid.y;
	mad.lo.s32 	%r53, %r51, %r50, %r52;
	cvt.u64.u32 	%rd17, %r53;
	mov.u32 	%r54, %ntid.z;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %tid.z;
	mad.lo.s32 	%r57, %r55, %r54, %r56;
	mov.u32 	%r58, %nctaid.x;
	mul.lo.s32 	%r59, %r58, %r46;
	cvt.u64.u32 	%rd18, %r59;
	mov.u32 	%r60, %nctaid.y;
	mul.lo.s32 	%r61, %r60, %r50;
	mul.wide.u32 	%rd19, %r57, %r61;
	add.s64 	%rd20, %rd19, %rd17;
	mul.lo.s64 	%rd21, %rd20, %rd18;
	add.s64 	%rd6, %rd21, %rd16;
	cvt.u32.u64 	%r303, %rd6;
	ld.global.u32 	%r6, [%rd3+12];
	setp.le.u32 	%p1, %r6, %r303;
	@%p1 bra 	$L__BB0_31;

	ld.global.u32 	%r62, [%rd3+8];
	mov.u64 	%rd24, 4294967296;
	div.u64 	%rd7, %rd24, %rd5;
	// begin inline asm
	mov.u64 	%rd22, %clock64;
	// end inline asm
	// begin inline asm
	mov.u64 	%rd23, %clock64;
	// end inline asm
	sub.s64 	%rd25, %rd23, %rd22;
	cvt.rn.f32.s64 	%f2, %rd25;
	div.rn.f32 	%f3, %f2, 0f49742400;
	cvt.rn.f32.u32 	%f4, %r62;
	mul.f32 	%f1, %f4, 0f3A83126F;
	setp.geu.f32 	%p2, %f3, %f1;
	@%p2 bra 	$L__BB0_31;

	add.s32 	%r63, %r1, 3;
	shr.u32 	%r7, %r63, 2;
	add.s32 	%r64, %r7, 4;
	cvt.u64.u32 	%rd26, %r64;
	mul.lo.s64 	%rd10, %rd6, %rd26;
	shl.b32 	%r8, %r2, 1;
	add.s32 	%r10, %r7, -1;
	and.b32  	%r11, %r8, 2;
	bfe.u32 	%r12, %r63, 2, 2;
	sub.s32 	%r13, %r8, %r11;
	sub.s32 	%r14, %r7, %r12;

$L__BB0_3:
	mov.u64 	%rd27, exitFlag;
	atom.global.add.u32 	%r65, [%rd27], 0;
	setp.gt.s32 	%p3, %r65, %r3;
	@%p3 bra 	$L__BB0_31;

	setp.lt.u32 	%p4, %r2, 5;
	@%p4 bra 	$L__BB0_14;

	setp.eq.s32 	%p5, %r8, 0;
	mov.u32 	%r308, 0;
	@%p5 bra 	$L__BB0_11;

	add.s32 	%r302, %r8, -1;
	setp.lt.u32 	%p6, %r302, 3;
	ld.global.u32 	%r311, [%rd2];
	mov.u32 	%r309, 0;
	mov.u32 	%r308, %r309;
	@%p6 bra 	$L__BB0_9;

	mov.u32 	%r307, %r13;

$L__BB0_8:
	xor.b32  	%r297, %r303, %r4;
	sub.s32 	%r72, %r311, %r297;
	shl.b32 	%r73, %r72, 2;
	xor.b32  	%r74, %r73, %r72;
	shl.b32 	%r75, %r74, 3;
	xor.b32  	%r76, %r75, %r74;
	shr.u32 	%r77, %r76, 5;
	xor.b32  	%r78, %r77, %r76;
	shr.u32 	%r79, %r78, 7;
	xor.b32  	%r80, %r79, %r78;
	shl.b32 	%r81, %r80, 11;
	xor.b32  	%r82, %r81, %r80;
	shl.b32 	%r83, %r82, 13;
	xor.b32  	%r84, %r83, %r82;
	shr.u32 	%r85, %r84, 17;
	xor.b32  	%r86, %r85, %r84;
	shl.b32 	%r87, %r86, 19;
	xor.b32  	%r88, %r87, %r86;
	add.s32 	%r89, %r88, %r297;
	cvt.u64.u32 	%rd28, %r89;
	mul.lo.s64 	%rd29, %rd28, %rd4;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r90, %rd30;
	add.s64 	%rd31, %rd30, 1;
	mul.lo.s64 	%rd32, %rd31, %rd7;
	and.b64  	%rd33, %rd32, 4294967295;
	mul.lo.s64 	%rd34, %rd33, %rd5;
	shr.u64 	%rd35, %rd34, 30;
	and.b64  	%rd36, %rd35, 17179869180;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.u32 	%r91, [%rd37];
	shr.u64 	%rd38, %rd29, 34;
	add.s64 	%rd39, %rd38, %rd10;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u8 	%rs1, [%rd40];
	cvt.u32.u16 	%r92, %rs1;
	shl.b32 	%r93, %r90, 1;
	and.b32  	%r94, %r93, 6;
	mov.u32 	%r95, 1;
	shl.b32 	%r96, %r95, %r94;
	and.b32  	%r97, %r96, %r92;
	and.b32  	%r98, %r97, 255;
	setp.eq.s32 	%p7, %r98, 0;
	selp.u32 	%r99, 1, 0, %p7;
	add.s32 	%r100, %r308, %r99;
	cvt.u16.u32 	%rs2, %r96;
	or.b16  	%rs3, %rs1, %rs2;
	st.global.u8 	[%rd40], %rs3;
	sub.s32 	%r101, %r91, %r297;
	shl.b32 	%r102, %r101, 2;
	xor.b32  	%r103, %r102, %r101;
	shl.b32 	%r104, %r103, 3;
	xor.b32  	%r105, %r104, %r103;
	shr.u32 	%r106, %r105, 5;
	xor.b32  	%r107, %r106, %r105;
	shr.u32 	%r108, %r107, 7;
	xor.b32  	%r109, %r108, %r107;
	shl.b32 	%r110, %r109, 11;
	xor.b32  	%r111, %r110, %r109;
	shl.b32 	%r112, %r111, 13;
	xor.b32  	%r113, %r112, %r111;
	shr.u32 	%r114, %r113, 17;
	xor.b32  	%r115, %r114, %r113;
	shl.b32 	%r116, %r115, 19;
	xor.b32  	%r117, %r116, %r115;
	add.s32 	%r118, %r117, %r297;
	cvt.u64.u32 	%rd41, %r118;
	mul.lo.s64 	%rd42, %rd41, %rd4;
	shr.u64 	%rd43, %rd42, 32;
	cvt.u32.u64 	%r119, %rd43;
	add.s64 	%rd44, %rd43, 1;
	mul.lo.s64 	%rd45, %rd44, %rd7;
	and.b64  	%rd46, %rd45, 4294967295;
	mul.lo.s64 	%rd47, %rd46, %rd5;
	shr.u64 	%rd48, %rd47, 32;
	cvt.u32.u64 	%r120, %rd48;
	add.s32 	%r121, %r2, %r120;
	mul.wide.u32 	%rd49, %r121, 4;
	add.s64 	%rd50, %rd2, %rd49;
	ld.global.u32 	%r122, [%rd50];
	shr.u64 	%rd51, %rd42, 34;
	add.s64 	%rd52, %rd51, %rd10;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.u8 	%rs4, [%rd53];
	cvt.u32.u16 	%r123, %rs4;
	shl.b32 	%r124, %r119, 1;
	and.b32  	%r125, %r124, 6;
	shl.b32 	%r126, %r95, %r125;
	and.b32  	%r127, %r126, %r123;
	and.b32  	%r128, %r127, 255;
	setp.eq.s32 	%p8, %r128, 0;
	selp.u32 	%r129, 1, 0, %p8;
	add.s32 	%r130, %r100, %r129;
	mov.u16 	%rs5, 2;
	shl.b16 	%rs6, %rs5, %r125;
	or.b16  	%rs7, %rs4, %rs6;
	st.global.u8 	[%rd53], %rs7;
	sub.s32 	%r131, %r122, %r297;
	shl.b32 	%r132, %r131, 2;
	xor.b32  	%r133, %r132, %r131;
	shl.b32 	%r134, %r133, 3;
	xor.b32  	%r135, %r134, %r133;
	shr.u32 	%r136, %r135, 5;
	xor.b32  	%r137, %r136, %r135;
	shr.u32 	%r138, %r137, 7;
	xor.b32  	%r139, %r138, %r137;
	shl.b32 	%r140, %r139, 11;
	xor.b32  	%r141, %r140, %r139;
	shl.b32 	%r142, %r141, 13;
	xor.b32  	%r143, %r142, %r141;
	shr.u32 	%r144, %r143, 17;
	xor.b32  	%r145, %r144, %r143;
	shl.b32 	%r146, %r145, 19;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r297;
	cvt.u64.u32 	%rd54, %r148;
	mul.lo.s64 	%rd55, %rd54, %rd4;
	shr.u64 	%rd56, %rd55, 32;
	cvt.u32.u64 	%r149, %rd56;
	add.s64 	%rd57, %rd56, 1;
	mul.lo.s64 	%rd58, %rd57, %rd7;
	and.b64  	%rd59, %rd58, 4294967295;
	mul.lo.s64 	%rd60, %rd59, %rd5;
	shr.u64 	%rd61, %rd60, 30;
	and.b64  	%rd62, %rd61, 17179869180;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r150, [%rd63];
	shr.u64 	%rd64, %rd55, 34;
	add.s64 	%rd65, %rd64, %rd10;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.u8 	%rs8, [%rd66];
	cvt.u32.u16 	%r151, %rs8;
	shl.b32 	%r152, %r149, 1;
	and.b32  	%r153, %r152, 6;
	shl.b32 	%r154, %r95, %r153;
	and.b32  	%r155, %r154, %r151;
	and.b32  	%r156, %r155, 255;
	setp.eq.s32 	%p9, %r156, 0;
	selp.u32 	%r157, 1, 0, %p9;
	add.s32 	%r158, %r130, %r157;
	cvt.u16.u32 	%rs9, %r154;
	or.b16  	%rs10, %rs8, %rs9;
	st.global.u8 	[%rd66], %rs10;
	sub.s32 	%r159, %r150, %r297;
	shl.b32 	%r160, %r159, 2;
	xor.b32  	%r161, %r160, %r159;
	shl.b32 	%r162, %r161, 3;
	xor.b32  	%r163, %r162, %r161;
	shr.u32 	%r164, %r163, 5;
	xor.b32  	%r165, %r164, %r163;
	shr.u32 	%r166, %r165, 7;
	xor.b32  	%r167, %r166, %r165;
	shl.b32 	%r168, %r167, 11;
	xor.b32  	%r169, %r168, %r167;
	shl.b32 	%r170, %r169, 13;
	xor.b32  	%r171, %r170, %r169;
	shr.u32 	%r172, %r171, 17;
	xor.b32  	%r173, %r172, %r171;
	shl.b32 	%r174, %r173, 19;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r297;
	cvt.u64.u32 	%rd67, %r176;
	mul.lo.s64 	%rd68, %rd67, %rd4;
	shr.u64 	%rd69, %rd68, 32;
	cvt.u32.u64 	%r177, %rd69;
	add.s64 	%rd70, %rd69, 1;
	mul.lo.s64 	%rd71, %rd70, %rd7;
	and.b64  	%rd72, %rd71, 4294967295;
	mul.lo.s64 	%rd73, %rd72, %rd5;
	shr.u64 	%rd74, %rd73, 32;
	cvt.u32.u64 	%r178, %rd74;
	add.s32 	%r179, %r2, %r178;
	mul.wide.u32 	%rd75, %r179, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r311, [%rd76];
	shr.u64 	%rd77, %rd68, 34;
	add.s64 	%rd78, %rd77, %rd10;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.u8 	%rs11, [%rd79];
	cvt.u32.u16 	%r180, %rs11;
	shl.b32 	%r181, %r177, 1;
	and.b32  	%r182, %r181, 6;
	shl.b32 	%r183, %r95, %r182;
	and.b32  	%r184, %r183, %r180;
	and.b32  	%r185, %r184, 255;
	setp.eq.s32 	%p10, %r185, 0;
	selp.u32 	%r186, 1, 0, %p10;
	add.s32 	%r308, %r158, %r186;
	shl.b16 	%rs12, %rs5, %r182;
	or.b16  	%rs13, %rs11, %rs12;
	st.global.u8 	[%rd79], %rs13;
	add.s32 	%r309, %r309, 4;
	add.s32 	%r307, %r307, -4;
	setp.ne.s32 	%p11, %r307, 0;
	@%p11 bra 	$L__BB0_8;

$L__BB0_9:
	and.b32  	%r298, %r8, 2;
	setp.eq.s32 	%p12, %r298, 0;
	@%p12 bra 	$L__BB0_11;

	xor.b32  	%r299, %r303, %r4;
	sub.s32 	%r187, %r311, %r299;
	shl.b32 	%r188, %r187, 2;
	mov.u32 	%r189, 2;
	xor.b32  	%r190, %r188, %r187;
	shl.b32 	%r191, %r190, 3;
	xor.b32  	%r192, %r191, %r190;
	shr.u32 	%r193, %r192, 5;
	xor.b32  	%r194, %r193, %r192;
	shr.u32 	%r195, %r194, 7;
	xor.b32  	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 11;
	xor.b32  	%r198, %r197, %r196;
	shl.b32 	%r199, %r198, 13;
	xor.b32  	%r200, %r199, %r198;
	shr.u32 	%r201, %r200, 17;
	xor.b32  	%r202, %r201, %r200;
	shl.b32 	%r203, %r202, 19;
	xor.b32  	%r204, %r203, %r202;
	add.s32 	%r205, %r204, %r299;
	cvt.u64.u32 	%rd80, %r205;
	mul.lo.s64 	%rd81, %rd80, %rd4;
	shr.u64 	%rd82, %rd81, 32;
	cvt.u32.u64 	%r206, %rd82;
	and.b32  	%r207, %r309, 1;
	mov.u32 	%r208, 1;
	add.s64 	%rd83, %rd82, 1;
	mul.lo.s64 	%rd84, %rd83, %rd7;
	and.b64  	%rd85, %rd84, 4294967295;
	mul.lo.s64 	%rd86, %rd85, %rd5;
	shr.u64 	%rd87, %rd86, 32;
	cvt.u32.u64 	%r209, %rd87;
	mad.lo.s32 	%r210, %r207, %r2, %r209;
	mul.wide.u32 	%rd88, %r210, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.u32 	%r211, [%rd89];
	shr.u64 	%rd90, %rd81, 34;
	add.s64 	%rd91, %rd90, %rd10;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.u8 	%rs14, [%rd92];
	cvt.u32.u16 	%r212, %rs14;
	shl.b32 	%r213, %r206, 1;
	and.b32  	%r214, %r213, 6;
	shl.b32 	%r215, %r208, %r214;
	and.b32  	%r216, %r215, %r212;
	and.b32  	%r217, %r216, 255;
	setp.eq.s32 	%p13, %r217, 0;
	selp.u32 	%r218, 1, 0, %p13;
	add.s32 	%r219, %r308, %r218;
	add.s32 	%r220, %r207, 1;
	cvt.u16.u32 	%rs15, %r220;
	shl.b16 	%rs16, %rs15, %r214;
	or.b16  	%rs17, %rs14, %rs16;
	st.global.u8 	[%rd92], %rs17;
	sub.s32 	%r221, %r211, %r299;
	shl.b32 	%r222, %r221, 2;
	xor.b32  	%r223, %r222, %r221;
	shl.b32 	%r224, %r223, 3;
	xor.b32  	%r225, %r224, %r223;
	shr.u32 	%r226, %r225, 5;
	xor.b32  	%r227, %r226, %r225;
	shr.u32 	%r228, %r227, 7;
	xor.b32  	%r229, %r228, %r227;
	shl.b32 	%r230, %r229, 11;
	xor.b32  	%r231, %r230, %r229;
	shl.b32 	%r232, %r231, 13;
	xor.b32  	%r233, %r232, %r231;
	shr.u32 	%r234, %r233, 17;
	xor.b32  	%r235, %r234, %r233;
	shl.b32 	%r236, %r235, 19;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r299;
	cvt.u64.u32 	%rd93, %r238;
	mul.lo.s64 	%rd94, %rd93, %rd4;
	shr.u64 	%rd95, %rd94, 32;
	cvt.u32.u64 	%r239, %rd95;
	shr.u64 	%rd96, %rd94, 34;
	add.s64 	%rd97, %rd96, %rd10;
	add.s64 	%rd98, %rd1, %rd97;
	ld.global.u8 	%rs18, [%rd98];
	cvt.u32.u16 	%r240, %rs18;
	shl.b32 	%r241, %r239, 1;
	and.b32  	%r242, %r241, 6;
	shl.b32 	%r243, %r208, %r242;
	and.b32  	%r244, %r243, %r240;
	and.b32  	%r245, %r244, 255;
	setp.eq.s32 	%p14, %r245, 0;
	selp.u32 	%r246, 1, 0, %p14;
	add.s32 	%r308, %r219, %r246;
	sub.s32 	%r247, %r189, %r207;
	cvt.u16.u32 	%rs19, %r247;
	shl.b16 	%rs20, %rs19, %r242;
	or.b16  	%rs21, %rs18, %rs20;
	st.global.u8 	[%rd98], %rs21;

$L__BB0_11:
	mov.u64 	%rd120, exitFlag;
	atom.global.add.u32 	%r248, [%rd120], 0;
	setp.gt.s32 	%p15, %r248, %r3;
	@%p15 bra 	$L__BB0_31;

	setp.eq.s32 	%p16, %r308, %r8;
	@%p16 bra 	$L__BB0_22;

	mov.u64 	%rd121, exitFlag;
	atom.global.add.u32 	%r249, [%rd121], 0;
	setp.gt.s32 	%p17, %r249, %r3;
	@%p17 bra 	$L__BB0_31;

$L__BB0_14:
	setp.eq.s32 	%p18, %r2, 0;
	@%p18 bra 	$L__BB0_20;

	xor.b32  	%r32, %r303, %r4;
	mov.u32 	%r250, 0;
	mov.u32 	%r313, %r250;

$L__BB0_16:
	mul.wide.u32 	%rd101, %r313, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.u32 	%r252, [%rd102];
	sub.s32 	%r253, %r252, %r32;
	shl.b32 	%r254, %r253, 2;
	xor.b32  	%r255, %r254, %r253;
	shl.b32 	%r256, %r255, 3;
	xor.b32  	%r257, %r256, %r255;
	shr.u32 	%r258, %r257, 5;
	xor.b32  	%r259, %r258, %r257;
	shr.u32 	%r260, %r259, 7;
	xor.b32  	%r261, %r260, %r259;
	shl.b32 	%r262, %r261, 11;
	xor.b32  	%r263, %r262, %r261;
	shl.b32 	%r264, %r263, 13;
	xor.b32  	%r265, %r264, %r263;
	shr.u32 	%r266, %r265, 17;
	xor.b32  	%r267, %r266, %r265;
	shl.b32 	%r268, %r267, 19;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r32;
	cvt.u64.u32 	%rd103, %r270;
	mul.lo.s64 	%rd104, %rd103, %rd4;
	shr.u64 	%rd105, %rd104, 32;
	cvt.u32.u64 	%r34, %rd105;
	mov.u32 	%r314, %r2;
	mov.u32 	%r315, %r250;

$L__BB0_17:
	mul.wide.u32 	%rd106, %r314, 4;
	add.s64 	%rd107, %rd2, %rd106;
	ld.global.u32 	%r271, [%rd107];
	sub.s32 	%r272, %r271, %r32;
	shl.b32 	%r273, %r272, 2;
	xor.b32  	%r274, %r273, %r272;
	shl.b32 	%r275, %r274, 3;
	xor.b32  	%r276, %r275, %r274;
	shr.u32 	%r277, %r276, 5;
	xor.b32  	%r278, %r277, %r276;
	shr.u32 	%r279, %r278, 7;
	xor.b32  	%r280, %r279, %r278;
	shl.b32 	%r281, %r280, 11;
	xor.b32  	%r282, %r281, %r280;
	shl.b32 	%r283, %r282, 13;
	xor.b32  	%r284, %r283, %r282;
	shr.u32 	%r285, %r284, 17;
	xor.b32  	%r286, %r285, %r284;
	shl.b32 	%r287, %r286, 19;
	xor.b32  	%r288, %r287, %r286;
	add.s32 	%r289, %r288, %r32;
	cvt.u64.u32 	%rd108, %r289;
	mul.lo.s64 	%rd109, %rd108, %rd4;
	shr.u64 	%rd110, %rd109, 32;
	cvt.u32.u64 	%r290, %rd110;
	setp.eq.s32 	%p19, %r34, %r290;
	add.s32 	%r315, %r315, 1;
	@%p19 bra 	$L__BB0_22;

	add.s32 	%r314, %r314, 1;
	setp.lt.u32 	%p20, %r315, %r2;
	@%p20 bra 	$L__BB0_17;

	add.s32 	%r313, %r313, 1;
	setp.lt.u32 	%p21, %r313, %r2;
	@%p21 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_20;

$L__BB0_22:
	add.s32 	%r301, %r1, 3;
	shr.u32 	%r300, %r301, 2;
	setp.eq.s32 	%p23, %r300, 0;
	@%p23 bra 	$L__BB0_30;

	setp.lt.u32 	%p24, %r10, 3;
	mov.u32 	%r318, 0;
	@%p24 bra 	$L__BB0_26;

	mov.u32 	%r317, %r14;

$L__BB0_25:
	cvt.u64.u32 	%rd113, %r318;
	add.s64 	%rd114, %rd10, %rd113;
	add.s64 	%rd115, %rd1, %rd114;
	mov.u16 	%rs22, 0;
	st.global.u8 	[%rd115], %rs22;
	st.global.u8 	[%rd115+1], %rs22;
	st.global.u8 	[%rd115+2], %rs22;
	st.global.u8 	[%rd115+3], %rs22;
	add.s32 	%r318, %r318, 4;
	add.s32 	%r317, %r317, -4;
	setp.ne.s32 	%p25, %r317, 0;
	@%p25 bra 	$L__BB0_25;

$L__BB0_26:
	setp.eq.s32 	%p26, %r12, 0;
	@%p26 bra 	$L__BB0_30;

	setp.eq.s32 	%p27, %r12, 1;
	cvt.u64.u32 	%rd116, %r318;
	add.s64 	%rd117, %rd10, %rd116;
	add.s64 	%rd11, %rd1, %rd117;
	mov.u16 	%rs23, 0;
	st.global.u8 	[%rd11], %rs23;
	@%p27 bra 	$L__BB0_30;

	setp.eq.s32 	%p28, %r12, 2;
	st.global.u8 	[%rd11+1], %rs23;
	@%p28 bra 	$L__BB0_30;

	mov.u16 	%rs25, 0;
	st.global.u8 	[%rd11+2], %rs25;

$L__BB0_30:
	add.s32 	%r303, %r303, %r6;
	// begin inline asm
	mov.u64 	%rd118, %clock64;
	// end inline asm
	sub.s64 	%rd119, %rd118, %rd22;
	cvt.rn.f32.s64 	%f5, %rd119;
	div.rn.f32 	%f6, %f5, 0f49742400;
	setp.lt.f32 	%p29, %f6, %f1;
	@%p29 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_31;

$L__BB0_20:
	mov.u64 	%rd122, exitFlag;
	atom.global.add.u32 	%r291, [%rd122], 0;
	setp.gt.s32 	%p22, %r291, %r3;
	@%p22 bra 	$L__BB0_31;

	ld.param.u64 	%rd125, [reduce_param_3];
	cvta.to.global.u64 	%rd124, %rd125;
	mov.u64 	%rd123, exitFlag;
	xor.b32  	%r292, %r303, %r4;
	st.global.u32 	[%rd124], %r292;
	st.global.u32 	[%rd124+4], %r1;
	add.s32 	%r293, %r3, 1;
	atom.global.exch.b32 	%r294, [%rd123], %r293;

$L__BB0_31:
	ret;

}

