Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May  6 01:47:47 2024
| Host         : Halil-Arda-Ozongun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           27 |
| Yes          | No                    | No                     |             142 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  slw_clk       | tx_buffer/tx_line_i_1_n_0                        |                                                |                1 |              1 |         1.00 |
|  slw_clk       | tx_buffer/bit_count[3]_i_2_n_0                   | tx_buffer/bit_count[3]_i_1_n_0                 |                1 |              4 |         4.00 |
|  slw_clk_0     | rx_buffer/bit_count[3]_i_1_n_0                   |                                                |                1 |              4 |         4.00 |
|  slw_clk       |                                                  |                                                |                5 |              8 |         1.60 |
|  slw_clk_0     | rx_buffer/rxbuf3_reg[0]_srl4_i_1_n_0             |                                                |                1 |              8 |         8.00 |
|  slw_clk_0     | rx_buffer/led[7]_i_2_n_0                         | rx_buffer/led[7]_i_1_n_0                       |                2 |              8 |         4.00 |
|  slw_clk       | tx_buffer/tx_shift_reg[7]_i_1_n_0                |                                                |                5 |              9 |         1.80 |
|  slw_clk_0     |                                                  |                                                |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                                  | tx_buffer/clock/slw_clk                        |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG |                                                  | rx_buffer/clock/slw_clk                        |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG |                                                  | display_controller/refresh_counter[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | display_controller/db_btnL/counter[0]_i_1_n_0    |                                                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | display_controller/db_btnR/counter[0]_i_1__0_n_0 |                                                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | display_controller/db_btnU/counter[0]_i_1__1_n_0 |                                                |                8 |             32 |         4.00 |
|  slw_clk       | tx_buffer/led0                                   |                                                |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG |                                                  |                                                |               14 |             46 |         3.29 |
+----------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


