# Building-a-Memory-Hierarchy

Added a memory sub-system for the single-cycle CPU built previously.

Compile :   *iverilog -o cpu.vvp cpu_tb.v*

Run :   *vvp cpu.vvp*

Open with gtkwave tool :  *gtkwave cpu_wavedata.vcd*
