// Seed: 2893980170
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  assign id_1[!1] = 1'b0 - id_2;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output wor id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13
);
  if (1) begin
    wire id_15;
  end else begin
    wire id_16;
    assign id_8 = (id_11);
  end
  module_0();
endmodule
