{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766931970880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766931970881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 19:56:10 2025 " "Processing started: Sun Dec 28 19:56:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766931970881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931970881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931970881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766931971007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766931971007 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "issp.qsys " "Elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931975213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Loading Set-Associative-Cache/issp.qsys " "2025.12.28.19:56:16 Progress: Loading Set-Associative-Cache/issp.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Reading input file " "2025.12.28.19:56:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 25.1\] " "2025.12.28.19:56:16 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 25.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Parameterizing module in_system_sources_probes_0 " "2025.12.28.19:56:16 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Building connections " "2025.12.28.19:56:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Parameterizing connections " "2025.12.28.19:56:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:16 Progress: Validating " "2025.12.28.19:56:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931976971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.28.19:56:17 Progress: Done reading input file " "2025.12.28.19:56:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931977211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Generating \"issp\" for QUARTUS_SYNTH " "Issp: Generating \"issp\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931977597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931977663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Done \"issp\" with 2 modules, 2 files " "Issp: Done \"issp\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931977663 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "issp.qsys " "Finished elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/tb_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/tb_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cache " "Found entity 1: tb_cache" {  } { { "verilog/tb_cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/tb_cache.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(141) " "Verilog HDL information at cache.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1766931978307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top_synth.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/issp_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/issp_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp_debug " "Found entity 1: issp_debug" {  } { { "ip/issp_debug.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/ip/issp_debug.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "db/ip/issp/issp.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931978308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931978308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766931978338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(94) " "Verilog HDL assignment warning at top_synth.v(94): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978339 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(132) " "Verilog HDL assignment warning at top_synth.v(132): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978339 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(133) " "Verilog HDL assignment warning at top_synth.v(133): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978339 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(134) " "Verilog HDL assignment warning at top_synth.v(134): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978339 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top_synth.v(146) " "Verilog HDL assignment warning at top_synth.v(146): truncated value with size 32 to match size of target (16)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978340 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top_synth.v(148) " "Verilog HDL assignment warning at top_synth.v(148): truncated value with size 32 to match size of target (16)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978340 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top_synth.v(150) " "Verilog HDL assignment warning at top_synth.v(150): truncated value with size 32 to match size of target (16)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978340 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_synth.v(170) " "Verilog HDL assignment warning at top_synth.v(170): truncated value with size 32 to match size of target (6)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978340 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_synth.v(180) " "Verilog HDL assignment warning at top_synth.v(180): truncated value with size 32 to match size of target (6)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978340 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top_synth.v(288) " "Verilog HDL assignment warning at top_synth.v(288): truncated value with size 32 to match size of target (24)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978343 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(294) " "Verilog HDL assignment warning at top_synth.v(294): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978343 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(300) " "Verilog HDL assignment warning at top_synth.v(300): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978343 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(306) " "Verilog HDL assignment warning at top_synth.v(306): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978343 "|top_synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "issp issp:issp_inst " "Elaborating entity \"issp\" for hierarchy \"issp:issp_inst\"" {  } { { "verilog/top_synth.v" "issp_inst" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/issp/issp.v" "in_system_sources_probes_0" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/issp.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 64 " "Parameter \"probe_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766931978382 ""}  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766931978382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/rajinthan/altera_lite/25.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/rajinthan/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/rajinthan/altera_lite/25.1std/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "/home/rajinthan/altera_lite/25.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"issp:issp_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "/home/rajinthan/altera_lite/25.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache_inst " "Elaborating entity \"cache\" for hierarchy \"cache:cache_inst\"" {  } { { "verilog/top_synth.v" "cache_inst" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766931978947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mshr_set cache.v(62) " "Verilog HDL or VHDL warning at cache.v(62): object \"mshr_set\" assigned a value but never read" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766931978948 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mshr_active_idx cache.v(74) " "Verilog HDL or VHDL warning at cache.v(74): object \"mshr_active_idx\" assigned a value but never read" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766931978949 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 128 cache.v(215) " "Verilog HDL assignment warning at cache.v(215): truncated value with size 256 to match size of target (128)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978954 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 128 cache.v(228) " "Verilog HDL assignment warning at cache.v(228): truncated value with size 256 to match size of target (128)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931978967 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cache.v(307) " "Verilog HDL assignment warning at cache.v(307): truncated value with size 32 to match size of target (6)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931979103 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 15 cache.v(314) " "Verilog HDL assignment warning at cache.v(314): truncated value with size 17 to match size of target (15)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766931979104 "|top_synth|cache:cache_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1766931983802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.28.19:56:25 Progress: Loading sldf7b0dac6/alt_sld_fab_wrapper_hw.tcl " "2025.12.28.19:56:25 Progress: Loading sldf7b0dac6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931985337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931986614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931986685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931987732 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1766931988376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7b0dac6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf7b0dac6/alt_sld_fab.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988792 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/db/ip/sldf7b0dac6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766931988860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766931988860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1766932016222 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 15 -1 0 } } { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 164 -1 0 } } { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 94 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766932016352 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766932016352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766932031899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rajinthan/Workspace/Git/Set-Associative-Cache/output_files/Cache.map.smsg " "Generated suppressed messages file /home/rajinthan/Workspace/Git/Set-Associative-Cache/output_files/Cache.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766932049525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766932050584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766932050584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17715 " "Implemented 17715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766932051275 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766932051275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17696 " "Implemented 17696 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766932051275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766932051275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766932051293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 19:57:31 2025 " "Processing ended: Sun Dec 28 19:57:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766932051293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766932051293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766932051293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766932051293 ""}
