

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5'
================================================================
* Date:           Tue Jul  9 14:02:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.072 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_5  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    707|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    743|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln117_fu_144_p2               |         +|   0|  0|    9|           2|           1|
    |add_ln346_fu_200_p2               |         +|   0|  0|   16|           9|           8|
    |result_V_2_fu_282_p2              |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_214_p2              |         -|   0|  0|   15|           7|           8|
    |ap_condition_229                  |       and|   0|  0|    2|           1|           1|
    |icmp_ln117_fu_138_p2              |      icmp|   0|  0|    8|           2|           3|
    |r_V_fu_240_p2                     |      lshr|   0|  0|  240|          79|          79|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |refPixel_1_5_fu_300_p3            |    select|   0|  0|   32|           1|          32|
    |refPixel_1_6_fu_308_p3            |    select|   0|  0|   32|           1|          32|
    |result_V_fu_288_p3                |    select|   0|  0|   32|           1|          32|
    |ush_fu_224_p3                     |    select|   0|  0|    8|           1|           9|
    |val_fu_274_p3                     |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_246_p2                   |       shl|   0|  0|  240|          79|          79|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  707|         186|         349|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i     |   9|          2|    2|          4|
    |i_1_fu_86              |   9|          2|    2|          4|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|    6|         12|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   1|   0|    1|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_1_fu_86           |   2|   0|    2|          0|
    |refPixel_1_3_fu_94  |  32|   0|   32|          0|
    |refPixel_1_fu_90    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  68|   0|   68|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5|  return value|
|in_stream_TVALID           |   in|    1|        axis|                                  in_stream_V_data_V|       pointer|
|in_stream_TDATA            |   in|   32|        axis|                                  in_stream_V_data_V|       pointer|
|in_stream_TREADY           |  out|    1|        axis|                                  in_stream_V_dest_V|       pointer|
|in_stream_TDEST            |   in|    5|        axis|                                  in_stream_V_dest_V|       pointer|
|in_stream_TKEEP            |   in|    4|        axis|                                  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB            |   in|    4|        axis|                                  in_stream_V_strb_V|       pointer|
|in_stream_TUSER            |   in|    4|        axis|                                  in_stream_V_user_V|       pointer|
|in_stream_TLAST            |   in|    1|        axis|                                  in_stream_V_last_V|       pointer|
|in_stream_TID              |   in|    5|        axis|                                    in_stream_V_id_V|       pointer|
|refPixel_1_034_out         |  out|   32|      ap_vld|                                  refPixel_1_034_out|       pointer|
|refPixel_1_034_out_ap_vld  |  out|    1|      ap_vld|                                  refPixel_1_034_out|       pointer|
|refPixel_0_033_out         |  out|   32|      ap_vld|                                  refPixel_0_033_out|       pointer|
|refPixel_0_033_out_ap_vld  |  out|    1|      ap_vld|                                  refPixel_0_033_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%refPixel_1 = alloca i32 1"   --->   Operation 5 'alloca' 'refPixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%refPixel_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'refPixel_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_id_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_user_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.51ns)   --->   "%icmp_ln117 = icmp_eq  i2 %i, i2 2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 18 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.62ns)   --->   "%add_ln117 = add i2 %i, i2 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 20 'add' 'add_ln117' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc43.split, void %for.end45.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 21 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%refPixel_1_load_1 = load i32 %refPixel_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 22 'load' 'refPixel_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%refPixel_1_3_load_1 = load i32 %refPixel_1_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 23 'load' 'refPixel_1_3_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:118]   --->   Operation 24 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_23 = read i55 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V"   --->   Operation 25 'read' 'empty_23' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i55 %empty_23"   --->   Operation 26 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_data_V, i32 31"   --->   Operation 27 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 23, i32 30"   --->   Operation 28 'partselect' 'xs_exp_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %tmp_data_V"   --->   Operation 29 'trunc' 'p_Result_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 30 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 31 'zext' 'zext_ln15' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 32 'zext' 'zext_ln346' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.90ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 33 'add' 'add_ln346' <Predicate = (!icmp_ln117)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 34 'bitselect' 'isNeg' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 35 'sub' 'sub_ln1512' <Predicate = (!icmp_ln117)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 36 'sext' 'sext_ln1512' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 37 'select' 'ush' <Predicate = (!icmp_ln117)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 38 'sext' 'sext_ln1488' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 39 'zext' 'zext_ln1488' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 40 'lshr' 'r_V' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 41 'shl' 'r_V_1' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 43 'zext' 'zext_ln818' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 44 'partselect' 'tmp_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.45ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 45 'select' 'val' <Predicate = (!icmp_ln117)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 46 'sub' 'result_V_2' <Predicate = (!icmp_ln117)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.52ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 47 'select' 'result_V' <Predicate = (!icmp_ln117)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i2 %i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 48 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.52ns)   --->   "%refPixel_1_5 = select i1 %trunc_ln122, i32 %result_V, i32 %refPixel_1_3_load_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 49 'select' 'refPixel_1_5' <Predicate = (!icmp_ln117)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.52ns)   --->   "%refPixel_1_6 = select i1 %trunc_ln122, i32 %refPixel_1_load_1, i32 %result_V" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:122]   --->   Operation 50 'select' 'refPixel_1_6' <Predicate = (!icmp_ln117)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln117 = store i32 %refPixel_1_5, i32 %refPixel_1_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 51 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln117 = store i32 %refPixel_1_6, i32 %refPixel_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 52 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln117 = store i2 %add_ln117, i2 %i_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 53 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc43" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:117]   --->   Operation 54 'br' 'br_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%refPixel_1_load = load i32 %refPixel_1"   --->   Operation 55 'load' 'refPixel_1_load' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%refPixel_1_3_load = load i32 %refPixel_1_3"   --->   Operation 56 'load' 'refPixel_1_3_load' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %refPixel_1_034_out, i32 %refPixel_1_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %refPixel_0_033_out, i32 %refPixel_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ refPixel_1_034_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ refPixel_0_033_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                 (alloca           ) [ 01]
refPixel_1          (alloca           ) [ 01]
refPixel_1_3        (alloca           ) [ 01]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
specinterface_ln0   (specinterface    ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
i                   (load             ) [ 00]
specpipeline_ln0    (specpipeline     ) [ 00]
icmp_ln117          (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
add_ln117           (add              ) [ 00]
br_ln117            (br               ) [ 00]
refPixel_1_load_1   (load             ) [ 00]
refPixel_1_3_load_1 (load             ) [ 00]
specloopname_ln118  (specloopname     ) [ 00]
empty_23            (read             ) [ 00]
tmp_data_V          (extractvalue     ) [ 00]
p_Result_s          (bitselect        ) [ 00]
xs_exp_V            (partselect       ) [ 00]
p_Result_1          (trunc            ) [ 00]
mantissa            (bitconcatenate   ) [ 00]
zext_ln15           (zext             ) [ 00]
zext_ln346          (zext             ) [ 00]
add_ln346           (add              ) [ 00]
isNeg               (bitselect        ) [ 00]
sub_ln1512          (sub              ) [ 00]
sext_ln1512         (sext             ) [ 00]
ush                 (select           ) [ 00]
sext_ln1488         (sext             ) [ 00]
zext_ln1488         (zext             ) [ 00]
r_V                 (lshr             ) [ 00]
r_V_1               (shl              ) [ 00]
tmp                 (bitselect        ) [ 00]
zext_ln818          (zext             ) [ 00]
tmp_s               (partselect       ) [ 00]
val                 (select           ) [ 00]
result_V_2          (sub              ) [ 00]
result_V            (select           ) [ 00]
trunc_ln122         (trunc            ) [ 00]
refPixel_1_5        (select           ) [ 00]
refPixel_1_6        (select           ) [ 00]
store_ln117         (store            ) [ 00]
store_ln117         (store            ) [ 00]
store_ln117         (store            ) [ 00]
br_ln117            (br               ) [ 00]
refPixel_1_load     (load             ) [ 00]
refPixel_1_3_load   (load             ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="refPixel_1_034_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refPixel_1_034_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="refPixel_0_033_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refPixel_0_033_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="refPixel_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="refPixel_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="refPixel_1_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="refPixel_1_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_23_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="55" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="4" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="5" slack="0"/>
<pin id="106" dir="0" index="7" bw="5" slack="0"/>
<pin id="107" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln117_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln117_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="refPixel_1_load_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refPixel_1_load_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="refPixel_1_3_load_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refPixel_1_3_load_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_data_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="55" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xs_exp_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Result_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mantissa_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="25" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="23" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln15_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="25" slack="0"/>
<pin id="194" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln346_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln346_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="isNeg_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln1512_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1512_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ush_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln1488_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln1488_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="25" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_V_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="25" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="79" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln818_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="79" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="val_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="result_V_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="result_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln122_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="refPixel_1_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="refPixel_1_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="refPixel_1_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="refPixel_1_6/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln117_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln117_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln117_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="refPixel_1_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refPixel_1_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="refPixel_1_3_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refPixel_1_3_load/1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="refPixel_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="refPixel_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="refPixel_1_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="refPixel_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="159"><net_src comp="98" pin="8"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="156" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="168" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="168" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="200" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="192" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="192" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="236" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="240" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="246" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="82" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="206" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="264" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="160" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="274" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="135" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="288" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="153" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="296" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="150" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="288" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="300" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="308" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="144" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="342"><net_src comp="86" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="349"><net_src comp="90" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="356"><net_src comp="94" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_user_V | {}
	Port: in_stream_V_last_V | {}
	Port: in_stream_V_id_V | {}
	Port: in_stream_V_dest_V | {}
	Port: refPixel_1_034_out | {1 }
	Port: refPixel_0_033_out | {1 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_data_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_keep_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_strb_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_user_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_last_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_id_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_117_5 : in_stream_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln117 : 2
		add_ln117 : 2
		br_ln117 : 3
		refPixel_1_load_1 : 1
		refPixel_1_3_load_1 : 1
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln818 : 10
		tmp_s : 9
		val : 11
		result_V_2 : 12
		result_V : 13
		trunc_ln122 : 2
		refPixel_1_5 : 14
		refPixel_1_6 : 14
		store_ln117 : 15
		store_ln117 : 15
		store_ln117 : 3
		refPixel_1_load : 1
		refPixel_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       ush_fu_224       |    0    |    8    |
|          |       val_fu_274       |    0    |    32   |
|  select  |     result_V_fu_288    |    0    |    32   |
|          |   refPixel_1_5_fu_300  |    0    |    32   |
|          |   refPixel_1_6_fu_308  |    0    |    32   |
|----------|------------------------|---------|---------|
|   lshr   |       r_V_fu_240       |    0    |   100   |
|----------|------------------------|---------|---------|
|    shl   |      r_V_1_fu_246      |    0    |   100   |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln1512_fu_214   |    0    |    15   |
|          |    result_V_2_fu_282   |    0    |    39   |
|----------|------------------------|---------|---------|
|    add   |    add_ln117_fu_144    |    0    |    9    |
|          |    add_ln346_fu_200    |    0    |    15   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln117_fu_138   |    0    |    8    |
|----------|------------------------|---------|---------|
|   read   |   empty_23_read_fu_98  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_116 |    0    |    0    |
|          | write_ln0_write_fu_123 |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_156   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_160   |    0    |    0    |
| bitselect|      isNeg_fu_206      |    0    |    0    |
|          |       tmp_fu_252       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     xs_exp_V_fu_168    |    0    |    0    |
|          |      tmp_s_fu_264      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    p_Result_1_fu_178   |    0    |    0    |
|          |   trunc_ln122_fu_296   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     mantissa_fu_182    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln15_fu_192    |    0    |    0    |
|   zext   |    zext_ln346_fu_196   |    0    |    0    |
|          |   zext_ln1488_fu_236   |    0    |    0    |
|          |    zext_ln818_fu_260   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |   sext_ln1512_fu_220   |    0    |    0    |
|          |   sext_ln1488_fu_232   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   422   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_339    |    2   |
|refPixel_1_3_reg_353|   32   |
| refPixel_1_reg_346 |   32   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   422  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   422  |
+-----------+--------+--------+
