

================================================================
== Vitis HLS Report for 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1'
================================================================
* Date:           Tue Sep 30 23:58:51 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.521 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589826|   589826|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- mem_rd_VITIS_LOOP_25_1  |   589824|   589824|         2|          1|          1|  589824|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       34|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       68|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|      102|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_91_p2                      |         +|   0|  0|  20|          20|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_97_p2                     |      icmp|   0|  0|   8|          20|          20|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  34|          43|          25|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   1|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |  32|          2|   20|         40|
    |gmem1_blk_n_R                         |   1|          2|    1|          2|
    |indvar_flatten_fu_56                  |  32|          2|   20|         40|
    |matrix_stream_blk_n                   |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  68|         12|   44|         88|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_56     |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|m_axi_gmem1_0_AWVALID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREADY         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWADDR          |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWID            |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLEN           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWBURST         |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK          |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWPROT          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWQOS           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREGION        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWUSER          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WVALID          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WREADY          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WDATA           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WSTRB           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WLAST           |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WID             |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WUSER           |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARVALID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREADY         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARADDR          |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARID            |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLEN           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARBURST         |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK          |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARPROT          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARQOS           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREGION        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARUSER          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RVALID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RREADY          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RDATA           |   in|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RLAST           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RID             |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM        |   in|   13|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RUSER           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RRESP           |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BVALID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BREADY          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BRESP           |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BID             |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BUSER           |   in|    1|       m_axi|                                     gmem1|       pointer|
|matrix_stream_din             |  out|   32|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_full_n          |   in|    1|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_write           |  out|    1|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_num_data_valid  |   in|    7|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_fifo_cap        |   in|    7|     ap_fifo|                             matrix_stream|       pointer|
|sext_ln23                     |   in|   62|   ap_stable|                                 sext_ln23|        scalar|
+------------------------------+-----+-----+------------+------------------------------------------+--------------+

