(pcb "/home/stoth05/Dokumente/Github/Junior-Stair-Light-Project/schematics/kicad/Junior-Stair-Light-Project.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~61~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  110490 -157480  207645 -157480  207645 -64135  110490 -64135
            110490 -157480  110490 -157480)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Mounting_Holes:MountingHole_3.2mm_M3_DIN965_Pad
      (place MH2 203200 -68580 front 0 (PN MH2))
      (place MH3 203200 -153035 front 0 (PN MH3))
      (place MH4 114935 -153035 front 0 (PN MH4))
      (place MH1 114935 -68580 front 0 (PN MH1))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place T13_2 188595 -76835 front 270 (PN BC327))
      (place T2_1 147320 -97155 front 270 (PN BC337))
      (place T3_1 147320 -111125 front 270 (PN BC337))
      (place T3_2 147320 -104775 front 270 (PN BC327))
      (place T4_1 147320 -125095 front 270 (PN BC337))
      (place T4_2 147320 -118745 front 270 (PN BC327))
      (place T5_1 147320 -138430 front 270 (PN BC337))
      (place T5_2 147320 -132080 front 270 (PN BC327))
      (place T6_1 147320 -153035 front 270 (PN BC337))
      (place T6_2 147320 -146050 front 270 (PN BC327))
      (place T7_1 168275 -83185 front 270 (PN BC337))
      (place T7_2 168275 -76835 front 270 (PN BC327))
      (place T8_1 168275 -97155 front 270 (PN BC337))
      (place T8_2 168275 -90805 front 270 (PN BC327))
      (place T9_1 168910 -111125 front 270 (PN BC337))
      (place T9_2 168910 -104775 front 270 (PN BC327))
      (place T10_1 168910 -125095 front 270 (PN BC337))
      (place T10_2 168910 -118745 front 270 (PN BC327))
      (place T11_1 168275 -138430 front 270 (PN BC337))
      (place T11_2 168275 -132080 front 270 (PN BC327))
      (place T12_1 168275 -153035 front 270 (PN BC337))
      (place T12_2 168275 -146050 front 270 (PN BC327))
      (place T13_1 188595 -83185 front 270 (PN BC337))
      (place T14_1 188595 -97155 front 270 (PN BC337))
      (place T14_2 188595 -90805 front 270 (PN BC327))
      (place T15_1 188595 -111125 front 270 (PN BC337))
      (place T15_2 188595 -104775 front 270 (PN BC327))
      (place T16_1 188595 -125095 front 270 (PN BC337))
      (place T16_2 188595 -118745 front 270 (PN BC327))
      (place T17_1 188595 -138430 front 270 (PN BC337))
      (place T17_2 188595 -132080 front 270 (PN BC327))
      (place T18_1 188595 -152400 front 270 (PN BC337))
      (place T18_2 188595 -146050 front 270 (PN BC327))
      (place T19_1 202565 -75565 front 0 (PN BC337))
      (place T19_2 196215 -75565 front 0 (PN BC327))
      (place T2_2 147320 -90805 front 270 (PN BC327))
      (place T1_1 147320 -83185 front 270 (PN BC337))
      (place T1_2 147320 -76835 front 270 (PN BC327))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1_1 142240 -85725 front 180 (PN 10k))
      (place R1_3 134620 -76835 front 0 (PN 1k))
      (place R2_2 134620 -95250 front 0 (PN 1k))
      (place R2_3 134620 -90805 front 0 (PN 1k))
      (place R3_2 134620 -109220 front 0 (PN 1k))
      (place R3_3 134620 -104775 front 0 (PN 1k))
      (place R4_2 134620 -123190 front 0 (PN 1k))
      (place R4_3 134620 -118745 front 0 (PN 1k))
      (place R8_1 163195 -99695 front 180 (PN 10k))
      (place R8_2 155575 -95250 front 0 (PN 1k))
      (place R8_3 155575 -90805 front 0 (PN 1k))
      (place R9_1 163195 -113665 front 180 (PN 10k))
      (place R9_2 155575 -109220 front 0 (PN 1k))
      (place R9_3 155575 -104775 front 0 (PN 1k))
      (place R10_1 163195 -127635 front 180 (PN 10k))
      (place R10_2 155575 -123190 front 0 (PN 1k))
      (place R10_3 155575 -118745 front 0 (PN 1k))
      (place R11_1 163195 -140970 front 180 (PN 10k))
      (place R11_3 155575 -132080 front 0 (PN 1k))
      (place R2_1 134620 -99695 front 0 (PN 10k))
      (place R3_1 142240 -113665 front 180 (PN 10k))
      (place R4_1 142240 -127635 front 180 (PN 10k))
      (place R5_1 142240 -140970 front 180 (PN 10k))
      (place R5_2 134620 -136525 front 0 (PN 1k))
      (place R5_3 134620 -132080 front 0 (PN 1k))
      (place R6_1 142240 -155575 front 180 (PN 10k))
      (place R6_2 134620 -150495 front 0 (PN 1k))
      (place R6_3 134620 -146050 front 0 (PN 1k))
      (place R7_1 163195 -85725 front 180 (PN 10k))
      (place R7_2 155575 -81280 front 0 (PN 1k))
      (place R7_3 155575 -76835 front 0 (PN 1k))
      (place R11_2 155575 -136525 front 0 (PN 1k))
      (place R12_1 163195 -155575 front 180 (PN 10k))
      (place R12_2 155575 -150495 front 0 (PN 1k))
      (place R12_3 155575 -146050 front 0 (PN 1k))
      (place R13_1 183515 -85725 front 180 (PN 10k))
      (place R13_2 175895 -81280 front 0 (PN 1k))
      (place R13_3 175895 -76835 front 0 (PN 1k))
      (place R1 130175 -77470 front 180 (PN 10k))
      (place R2 122555 -81915 front 0 (PN 10k))
      (place R14_1 183515 -99695 front 180 (PN 10k))
      (place R14_2 175895 -95250 front 0 (PN 1k))
      (place R14_3 175895 -90805 front 0 (PN 1k))
      (place R15_1 183515 -113665 front 180 (PN 10k))
      (place R15_2 175895 -109220 front 0 (PN 1k))
      (place R15_3 175895 -104775 front 0 (PN 1k))
      (place R16_1 183515 -127635 front 180 (PN 10k))
      (place R16_2 175895 -123190 front 0 (PN 1k))
      (place R16_3 175895 -118745 front 0 (PN 1k))
      (place R17_1 183515 -140970 front 180 (PN 10k))
      (place R17_2 175895 -136525 front 0 (PN 1k))
      (place R17_3 175895 -132080 front 0 (PN 1k))
      (place R18_1 183515 -154940 front 180 (PN 10k))
      (place R18_2 175895 -150495 front 0 (PN 1k))
      (place R18_3 175895 -146050 front 0 (PN 1k))
      (place R19_1 205105 -80645 front 270 (PN 10k))
      (place R19_2 200660 -88265 front 90 (PN 1k))
      (place R19_3 196215 -88265 front 90 (PN 1k))
      (place R1_2 134620 -81280 front 0 (PN 1k))
    )
    (component NOKO_Wetimer:Arduino_Nano
      (place U2 121920 -124460 front 0 (PN Arduino_Nano))
    )
    (component Capacitors_THT:CP_Radial_D7.5mm_P2.50mm
      (place C1 114935 -95885 front 0 (PN 100uF))
      (place C2 128905 -95885 front 180 (PN 100uF))
    )
    (component Capacitors_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C3 127000 -88265 front 90 (PN 100nF))
    )
    (component "Connectors_JST:JST_XH_B02B-XH-A_02x2.50mm_Straight"
      (place J1 115570 -80010 front 90 (PN "12V Eingang"))
    )
    (component "TO_SOT_Packages_THT:TO-220_Vertical"
      (place U1 114935 -87630 front 0 (PN L4940V5))
    )
    (component "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight"
      (place J3 123825 -69215 front 0 (PN CONN_01X03))
      (place J4 135890 -69215 front 0 (PN CONN_01X03))
    )
    (component "Connectors_JST:JST_XH_B10B-XH-A_10x2.50mm_Straight"
      (place J5 200660 -93980 front 270 (PN Conn_01x10))
      (place J6 200660 -123190 front 270 (PN Conn_01x10))
    )
  )
  (library
    (image Mounting_Holes:MountingHole_3.2mm_M3_DIN965_Pad
      (outline (path signal 150  2800 0  2662.96 -865.248  2265.25 -1645.8  1645.8 -2265.25
            865.248 -2662.96  0 -2800  -865.248 -2662.96  -1645.8 -2265.25
            -2265.25 -1645.8  -2662.96 -865.248  -2800 0  -2662.96 865.248
            -2265.25 1645.8  -1645.8 2265.25  -865.248 2662.96  0 2800  865.248 2662.96
            1645.8 2265.25  2265.25 1645.8  2662.96 865.248))
      (outline (path signal 50  3050 0  2900.72 -942.502  2467.5 -1792.74  1792.74 -2467.5
            942.502 -2900.72  0 -3050  -942.502 -2900.72  -1792.74 -2467.5
            -2467.5 -1792.74  -2900.72 -942.502  -3050 0  -2900.72 942.502
            -2467.5 1792.74  -1792.74 2467.5  -942.502 2900.72  0 3050  942.502 2900.72
            1792.74 2467.5  2467.5 1792.74  2900.72 942.502))
      (pin Round[A]Pad_5600_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image NOKO_Wetimer:Arduino_Nano
      (outline (path signal 150  -10160 20320  10160 20320))
      (outline (path signal 150  10160 20320  10160 -20320))
      (outline (path signal 150  10160 -20320  -8890 -20320))
      (outline (path signal 150  -8890 -20320  -10160 -20320))
      (outline (path signal 150  -10160 -20320  -10160 19050))
      (outline (path signal 150  -10160 19050  -10160 20320))
      (pin Round[A]Pad_1524_um 7 -7620 2540)
      (pin Round[A]Pad_1524_um 6 -7620 5080)
      (pin Round[A]Pad_1524_um 5 -7620 7620)
      (pin Round[A]Pad_1524_um 4 -7620 10160)
      (pin Round[A]Pad_1524_um 3 -7620 12700)
      (pin Round[A]Pad_1524_um 2 -7620 15240)
      (pin Round[A]Pad_1524_um 1 -7620 17780)
      (pin Round[A]Pad_1524_um 8 -7620 0)
      (pin Round[A]Pad_1524_um 9 -7620 -2540)
      (pin Round[A]Pad_1524_um 10 -7620 -5080)
      (pin Round[A]Pad_1524_um 11 -7620 -7620)
      (pin Round[A]Pad_1524_um 12 -7620 -10160)
      (pin Round[A]Pad_1524_um 13 -7620 -12700)
      (pin Round[A]Pad_1524_um 14 -7620 -15240)
      (pin Round[A]Pad_1524_um 15 -7620 -17780)
      (pin Round[A]Pad_1524_um 16 7620 -17780)
      (pin Round[A]Pad_1524_um 17 7620 -15240)
      (pin Round[A]Pad_1524_um 18 7620 -12700)
      (pin Round[A]Pad_1524_um 19 7620 -10160)
      (pin Round[A]Pad_1524_um 20 7620 -7620)
      (pin Round[A]Pad_1524_um 21 7620 -5080)
      (pin Round[A]Pad_1524_um 22 7620 -2540)
      (pin Round[A]Pad_1524_um 23 7620 0)
      (pin Round[A]Pad_1524_um 24 7620 2540)
      (pin Round[A]Pad_1524_um 25 7620 5080)
      (pin Round[A]Pad_1524_um 26 7620 7620)
      (pin Round[A]Pad_1524_um 27 7620 10160)
      (pin Round[A]Pad_1524_um 28 7620 12700)
      (pin Round[A]Pad_1524_um 29 7620 15240)
      (pin Round[A]Pad_1524_um 30 7620 17780)
    )
    (image Capacitors_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 100  5000 0  4816.46 -1158.81  4283.81 -2204.2  3454.2 -3033.81
            2408.81 -3566.46  1250 -3750  91.186 -3566.46  -954.195 -3033.81
            -1783.81 -2204.2  -2316.46 -1158.81  -2500 0  -2316.46 1158.81
            -1783.81 2204.2  -954.195 3033.81  91.186 3566.46  1250 3750
            2408.81 3566.46  3454.2 3033.81  4283.81 2204.2  4816.46 1158.81))
      (outline (path signal 120  5090 0  4902.06 -1186.62  4356.62 -2257.09  3507.09 -3106.62
            2436.62 -3652.06  1250 -3840  63.375 -3652.06  -1007.1 -3106.62
            -1856.62 -2257.09  -2402.06 -1186.62  -2590 0  -2402.06 1186.62
            -1856.62 2257.09  -1007.1 3106.62  63.375 3652.06  1250 3840
            2436.62 3652.06  3507.09 3106.62  4356.62 2257.09  4902.06 1186.62))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 3800  1250 -3800))
      (outline (path signal 120  1290 3800  1290 -3800))
      (outline (path signal 120  1330 3800  1330 -3800))
      (outline (path signal 120  1370 3799  1370 -3799))
      (outline (path signal 120  1410 3797  1410 -3797))
      (outline (path signal 120  1450 3795  1450 -3795))
      (outline (path signal 120  1490 3793  1490 -3793))
      (outline (path signal 120  1530 3790  1530 980))
      (outline (path signal 120  1530 -980  1530 -3790))
      (outline (path signal 120  1570 3787  1570 980))
      (outline (path signal 120  1570 -980  1570 -3787))
      (outline (path signal 120  1610 3784  1610 980))
      (outline (path signal 120  1610 -980  1610 -3784))
      (outline (path signal 120  1650 3780  1650 980))
      (outline (path signal 120  1650 -980  1650 -3780))
      (outline (path signal 120  1690 3775  1690 980))
      (outline (path signal 120  1690 -980  1690 -3775))
      (outline (path signal 120  1730 3770  1730 980))
      (outline (path signal 120  1730 -980  1730 -3770))
      (outline (path signal 120  1770 3765  1770 980))
      (outline (path signal 120  1770 -980  1770 -3765))
      (outline (path signal 120  1810 3759  1810 980))
      (outline (path signal 120  1810 -980  1810 -3759))
      (outline (path signal 120  1850 3753  1850 980))
      (outline (path signal 120  1850 -980  1850 -3753))
      (outline (path signal 120  1890 3747  1890 980))
      (outline (path signal 120  1890 -980  1890 -3747))
      (outline (path signal 120  1930 3740  1930 980))
      (outline (path signal 120  1930 -980  1930 -3740))
      (outline (path signal 120  1971 3732  1971 980))
      (outline (path signal 120  1971 -980  1971 -3732))
      (outline (path signal 120  2011 3725  2011 980))
      (outline (path signal 120  2011 -980  2011 -3725))
      (outline (path signal 120  2051 3716  2051 980))
      (outline (path signal 120  2051 -980  2051 -3716))
      (outline (path signal 120  2091 3707  2091 980))
      (outline (path signal 120  2091 -980  2091 -3707))
      (outline (path signal 120  2131 3698  2131 980))
      (outline (path signal 120  2131 -980  2131 -3698))
      (outline (path signal 120  2171 3689  2171 980))
      (outline (path signal 120  2171 -980  2171 -3689))
      (outline (path signal 120  2211 3679  2211 980))
      (outline (path signal 120  2211 -980  2211 -3679))
      (outline (path signal 120  2251 3668  2251 980))
      (outline (path signal 120  2251 -980  2251 -3668))
      (outline (path signal 120  2291 3657  2291 980))
      (outline (path signal 120  2291 -980  2291 -3657))
      (outline (path signal 120  2331 3645  2331 980))
      (outline (path signal 120  2331 -980  2331 -3645))
      (outline (path signal 120  2371 3634  2371 980))
      (outline (path signal 120  2371 -980  2371 -3634))
      (outline (path signal 120  2411 3621  2411 980))
      (outline (path signal 120  2411 -980  2411 -3621))
      (outline (path signal 120  2451 3608  2451 980))
      (outline (path signal 120  2451 -980  2451 -3608))
      (outline (path signal 120  2491 3595  2491 980))
      (outline (path signal 120  2491 -980  2491 -3595))
      (outline (path signal 120  2531 3581  2531 980))
      (outline (path signal 120  2531 -980  2531 -3581))
      (outline (path signal 120  2571 3566  2571 980))
      (outline (path signal 120  2571 -980  2571 -3566))
      (outline (path signal 120  2611 3552  2611 980))
      (outline (path signal 120  2611 -980  2611 -3552))
      (outline (path signal 120  2651 3536  2651 980))
      (outline (path signal 120  2651 -980  2651 -3536))
      (outline (path signal 120  2691 3520  2691 980))
      (outline (path signal 120  2691 -980  2691 -3520))
      (outline (path signal 120  2731 3504  2731 980))
      (outline (path signal 120  2731 -980  2731 -3504))
      (outline (path signal 120  2771 3487  2771 980))
      (outline (path signal 120  2771 -980  2771 -3487))
      (outline (path signal 120  2811 3469  2811 980))
      (outline (path signal 120  2811 -980  2811 -3469))
      (outline (path signal 120  2851 3451  2851 980))
      (outline (path signal 120  2851 -980  2851 -3451))
      (outline (path signal 120  2891 3433  2891 980))
      (outline (path signal 120  2891 -980  2891 -3433))
      (outline (path signal 120  2931 3413  2931 980))
      (outline (path signal 120  2931 -980  2931 -3413))
      (outline (path signal 120  2971 3394  2971 980))
      (outline (path signal 120  2971 -980  2971 -3394))
      (outline (path signal 120  3011 3373  3011 980))
      (outline (path signal 120  3011 -980  3011 -3373))
      (outline (path signal 120  3051 3352  3051 980))
      (outline (path signal 120  3051 -980  3051 -3352))
      (outline (path signal 120  3091 3331  3091 980))
      (outline (path signal 120  3091 -980  3091 -3331))
      (outline (path signal 120  3131 3309  3131 980))
      (outline (path signal 120  3131 -980  3131 -3309))
      (outline (path signal 120  3171 3286  3171 980))
      (outline (path signal 120  3171 -980  3171 -3286))
      (outline (path signal 120  3211 3263  3211 980))
      (outline (path signal 120  3211 -980  3211 -3263))
      (outline (path signal 120  3251 3239  3251 980))
      (outline (path signal 120  3251 -980  3251 -3239))
      (outline (path signal 120  3291 3214  3291 980))
      (outline (path signal 120  3291 -980  3291 -3214))
      (outline (path signal 120  3331 3188  3331 980))
      (outline (path signal 120  3331 -980  3331 -3188))
      (outline (path signal 120  3371 3162  3371 980))
      (outline (path signal 120  3371 -980  3371 -3162))
      (outline (path signal 120  3411 3135  3411 980))
      (outline (path signal 120  3411 -980  3411 -3135))
      (outline (path signal 120  3451 3108  3451 980))
      (outline (path signal 120  3451 -980  3451 -3108))
      (outline (path signal 120  3491 3079  3491 -3079))
      (outline (path signal 120  3531 3050  3531 -3050))
      (outline (path signal 120  3571 3020  3571 -3020))
      (outline (path signal 120  3611 2990  3611 -2990))
      (outline (path signal 120  3651 2958  3651 -2958))
      (outline (path signal 120  3691 2926  3691 -2926))
      (outline (path signal 120  3731 2892  3731 -2892))
      (outline (path signal 120  3771 2858  3771 -2858))
      (outline (path signal 120  3811 2823  3811 -2823))
      (outline (path signal 120  3851 2786  3851 -2786))
      (outline (path signal 120  3891 2749  3891 -2749))
      (outline (path signal 120  3931 2711  3931 -2711))
      (outline (path signal 120  3971 2671  3971 -2671))
      (outline (path signal 120  4011 2630  4011 -2630))
      (outline (path signal 120  4051 2588  4051 -2588))
      (outline (path signal 120  4091 2545  4091 -2545))
      (outline (path signal 120  4131 2500  4131 -2500))
      (outline (path signal 120  4171 2454  4171 -2454))
      (outline (path signal 120  4211 2407  4211 -2407))
      (outline (path signal 120  4251 2357  4251 -2357))
      (outline (path signal 120  4291 2307  4291 -2307))
      (outline (path signal 120  4331 2254  4331 -2254))
      (outline (path signal 120  4371 2199  4371 -2199))
      (outline (path signal 120  4411 2142  4411 -2142))
      (outline (path signal 120  4451 2083  4451 -2083))
      (outline (path signal 120  4491 2022  4491 -2022))
      (outline (path signal 120  4531 1957  4531 -1957))
      (outline (path signal 120  4571 1890  4571 -1890))
      (outline (path signal 120  4611 1820  4611 -1820))
      (outline (path signal 120  4651 1745  4651 -1745))
      (outline (path signal 120  4691 1667  4691 -1667))
      (outline (path signal 120  4731 1584  4731 -1584))
      (outline (path signal 120  4771 1495  4771 -1495))
      (outline (path signal 120  4811 1400  4811 -1400))
      (outline (path signal 120  4851 1297  4851 -1297))
      (outline (path signal 120  4891 1184  4891 -1184))
      (outline (path signal 120  4931 1057  4931 -1057))
      (outline (path signal 120  4971 913  4971 -913))
      (outline (path signal 120  5011 740  5011 -740))
      (outline (path signal 120  5051 513  5051 -513))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2850 4100  -2850 -4100))
      (outline (path signal 50  -2850 -4100  5350 -4100))
      (outline (path signal 50  5350 -4100  5350 4100))
      (outline (path signal 50  5350 4100  -2850 4100))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -710 1360  3210 1360))
      (outline (path signal 120  -710 -1360  3210 -1360))
      (outline (path signal 120  -710 1360  -710 750))
      (outline (path signal 120  -710 -750  -710 -1360))
      (outline (path signal 120  3210 1360  3210 750))
      (outline (path signal 120  3210 -750  3210 -1360))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 50  -1050 -1650  3550 -1650))
      (outline (path signal 50  3550 -1650  3550 1650))
      (outline (path signal 50  3550 1650  -1050 1650))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Connectors_JST:JST_XH_B02B-XH-A_02x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  5050 -3500))
      (outline (path signal 120  5050 -3500  5050 2450))
      (outline (path signal 120  5050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
    )
    (image "TO_SOT_Packages_THT:TO-220_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "Connectors_JST:JST_XH_B03B-XH-A_03x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  7550 -3500))
      (outline (path signal 120  7550 -3500  7550 2450))
      (outline (path signal 120  7550 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Round[A]Pad_1750_um 3 5000 0)
    )
    (image "Connectors_JST:JST_XH_B10B-XH-A_10x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  24950 -3400))
      (outline (path signal 100  24950 -3400  24950 2350))
      (outline (path signal 100  24950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  25450 -3900))
      (outline (path signal 50  25450 -3900  25450 2850))
      (outline (path signal 50  25450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  25050 -3500))
      (outline (path signal 120  25050 -3500  25050 2450))
      (outline (path signal 120  25050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  21750 1700))
      (outline (path signal 120  21750 1700  21750 2450))
      (outline (path signal 120  21750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  23250 2450  23250 1700))
      (outline (path signal 120  23250 1700  25050 1700))
      (outline (path signal 120  25050 1700  25050 2450))
      (outline (path signal 120  25050 2450  23250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  11250 -2750))
      (outline (path signal 120  25050 200  24300 200))
      (outline (path signal 120  24300 200  24300 -2750))
      (outline (path signal 120  24300 -2750  11250 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Round[A]Pad_1750_um 3 5000 0)
      (pin Round[A]Pad_1750_um 4 7500 0)
      (pin Round[A]Pad_1750_um 5 10000 0)
      (pin Round[A]Pad_1750_um 6 12500 0)
      (pin Round[A]Pad_1750_um 7 15000 0)
      (pin Round[A]Pad_1750_um 8 17500 0)
      (pin Round[A]Pad_1750_um 9 20000 0)
      (pin Round[A]Pad_1750_um 10 22500 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_5600_um
      (shape (circle F.Cu 5600))
      (shape (circle B.Cu 5600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +12V
      (pins C1-1 J1-2 U1-1)
    )
    (net GND
      (pins U2-29 C1-2 C2-2 C3-2 J1-1 U1-2 J3-3 J4-3 T2_1-3 T3_1-3 T4_1-3 T5_1-3 T6_1-3
        T7_1-3 T8_1-3 T9_1-3 T10_1-3 T11_1-3 T12_1-3 T13_1-3 T14_1-3 T15_1-3 T16_1-3
        T17_1-3 T18_1-3 T19_1-3 T1_1-3)
    )
    (net +5V
      (pins U2-30 C2-1 C3-1 U1-3 J3-1 J4-1 R1-1 R2-1)
    )
    (net Step1
      (pins J5-1 T1_2-2)
    )
    (net Step2
      (pins J5-2 T2_2-2)
    )
    (net Step3
      (pins J5-3 T3_2-2)
    )
    (net Step4
      (pins J5-4 T4_2-2)
    )
    (net Step5
      (pins J5-5 T5_2-2)
    )
    (net Step6
      (pins J5-6 T6_2-2)
    )
    (net Step7
      (pins J5-7 T7_2-2)
    )
    (net Step8
      (pins J5-8 T8_2-2)
    )
    (net Step9
      (pins J5-9 T9_2-2)
    )
    (net Step10
      (pins J5-10 T10_2-2)
    )
    (net Step11
      (pins J6-1 T11_2-2)
    )
    (net Step12
      (pins J6-2 T12_2-2)
    )
    (net Step13
      (pins T13_2-2 J6-3 T14_2-2 T15_2-2)
    )
    (net "Net-(R1_1-Pad1)"
      (pins R1_1-1 T1_1-1)
    )
    (net Step1_a
      (pins R1_1-2 U2-5)
    )
    (net "Net-(R1_2-Pad1)"
      (pins R1_3-1 T1_2-1 R1_2-1)
    )
    (net Step2_a
      (pins U2-6 R2_1-2)
    )
    (net Step3_a
      (pins U2-7 R3_1-2)
    )
    (net Step4_a
      (pins U2-8 R4_1-2)
    )
    (net Step5_a
      (pins U2-9 R5_1-2)
    )
    (net Step6_a
      (pins U2-10 R6_1-2)
    )
    (net Step7_a
      (pins U2-11 R7_1-2)
    )
    (net Step8_a
      (pins R8_1-2 U2-12)
    )
    (net Step9_a
      (pins R9_1-2 U2-13)
    )
    (net Step10_a
      (pins R10_1-2 U2-14)
    )
    (net Step11_a
      (pins R11_1-2 U2-15)
    )
    (net Step12_a
      (pins U2-16 R12_1-2)
    )
    (net Step13_a
      (pins U2-19 R13_1-2)
    )
    (net "Net-(U2-Pad4)"
      (pins U2-4)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1)
    )
    (net "Net-(U2-Pad17)"
      (pins U2-17)
    )
    (net "Net-(U2-Pad18)"
      (pins U2-18)
    )
    (net "Net-(U2-Pad28)"
      (pins U2-28)
    )
    (net "Net-(R1_2-Pad2)"
      (pins T1_1-2 R1_2-2)
    )
    (net "Net-(R1_3-Pad2)"
      (pins R1_3-2 T1_2-3)
    )
    (net "Net-(R2_1-Pad1)"
      (pins R2_1-1 T2_1-1)
    )
    (net "Net-(R2_2-Pad1)"
      (pins R2_2-1 R2_3-1 T2_2-1)
    )
    (net "Net-(R2_2-Pad2)"
      (pins R2_2-2 T2_1-2)
    )
    (net "Net-(R2_3-Pad2)"
      (pins R2_3-2 T2_2-3)
    )
    (net "Net-(R3_1-Pad1)"
      (pins R3_1-1 T3_1-1)
    )
    (net "Net-(R3_2-Pad1)"
      (pins R3_2-1 R3_3-1 T3_2-1)
    )
    (net "Net-(R3_2-Pad2)"
      (pins R3_2-2 T3_1-2)
    )
    (net "Net-(R3_3-Pad2)"
      (pins R3_3-2 T3_2-3)
    )
    (net "Net-(R4_1-Pad1)"
      (pins R4_1-1 T4_1-1)
    )
    (net "Net-(R4_2-Pad1)"
      (pins R4_2-1 R4_3-1 T4_2-1)
    )
    (net "Net-(R4_2-Pad2)"
      (pins R4_2-2 T4_1-2)
    )
    (net "Net-(R4_3-Pad2)"
      (pins R4_3-2 T4_2-3)
    )
    (net "Net-(R5_1-Pad1)"
      (pins R5_1-1 T5_1-1)
    )
    (net "Net-(R5_2-Pad1)"
      (pins R5_2-1 R5_3-1 T5_2-1)
    )
    (net "Net-(R5_2-Pad2)"
      (pins R5_2-2 T5_1-2)
    )
    (net "Net-(R5_3-Pad2)"
      (pins R5_3-2 T5_2-3)
    )
    (net "Net-(R6_1-Pad1)"
      (pins R6_1-1 T6_1-1)
    )
    (net "Net-(R6_2-Pad1)"
      (pins R6_2-1 R6_3-1 T6_2-1)
    )
    (net "Net-(R6_2-Pad2)"
      (pins R6_2-2 T6_1-2)
    )
    (net "Net-(R6_3-Pad2)"
      (pins R6_3-2 T6_2-3)
    )
    (net "Net-(R7_1-Pad1)"
      (pins R7_1-1 T7_1-1)
    )
    (net "Net-(R7_2-Pad1)"
      (pins R7_2-1 R7_3-1 T7_2-1)
    )
    (net "Net-(R7_2-Pad2)"
      (pins R7_2-2 T7_1-2)
    )
    (net "Net-(R7_3-Pad2)"
      (pins R7_3-2 T7_2-3)
    )
    (net "Net-(R8_1-Pad1)"
      (pins R8_1-1 T8_1-1)
    )
    (net "Net-(R8_2-Pad1)"
      (pins R8_2-1 R8_3-1 T8_2-1)
    )
    (net "Net-(R8_2-Pad2)"
      (pins R8_2-2 T8_1-2)
    )
    (net "Net-(R8_3-Pad2)"
      (pins R8_3-2 T8_2-3)
    )
    (net "Net-(R9_1-Pad1)"
      (pins R9_1-1 T9_1-1)
    )
    (net "Net-(R9_2-Pad1)"
      (pins R9_2-1 R9_3-1 T9_2-1)
    )
    (net "Net-(R9_2-Pad2)"
      (pins R9_2-2 T9_1-2)
    )
    (net "Net-(R9_3-Pad2)"
      (pins R9_3-2 T9_2-3)
    )
    (net "Net-(R10_1-Pad1)"
      (pins R10_1-1 T10_1-1)
    )
    (net "Net-(R10_2-Pad1)"
      (pins R10_2-1 R10_3-1 T10_2-1)
    )
    (net "Net-(R10_2-Pad2)"
      (pins R10_2-2 T10_1-2)
    )
    (net "Net-(R10_3-Pad2)"
      (pins R10_3-2 T10_2-3)
    )
    (net "Net-(R11_1-Pad1)"
      (pins R11_1-1 T11_1-1)
    )
    (net "Net-(R11_2-Pad1)"
      (pins R11_3-1 R11_2-1 T11_2-1)
    )
    (net "Net-(R11_2-Pad2)"
      (pins R11_2-2 T11_1-2)
    )
    (net "Net-(R11_3-Pad2)"
      (pins R11_3-2 T11_2-3)
    )
    (net "Net-(R12_1-Pad1)"
      (pins R12_1-1 T12_1-1)
    )
    (net "Net-(R12_2-Pad1)"
      (pins R12_2-1 R12_3-1 T12_2-1)
    )
    (net "Net-(R12_2-Pad2)"
      (pins R12_2-2 T12_1-2)
    )
    (net "Net-(R12_3-Pad2)"
      (pins R12_3-2 T12_2-3)
    )
    (net "Net-(R13_1-Pad1)"
      (pins R13_1-1 T13_1-1)
    )
    (net "Net-(R13_2-Pad1)"
      (pins T13_2-1 R13_2-1 R13_3-1)
    )
    (net "Net-(R13_2-Pad2)"
      (pins R13_2-2 T13_1-2)
    )
    (net "Net-(R13_3-Pad2)"
      (pins T13_2-3 R13_3-2)
    )
    (net "Net-(J3-Pad2)"
      (pins U2-27 J3-2 R1-2)
    )
    (net "Net-(J4-Pad2)"
      (pins U2-26 J4-2 R2-2)
    )
    (net "Net-(J6-Pad10)"
      (pins J6-10)
    )
    (net "Net-(R14_1-Pad1)"
      (pins R14_1-1 T14_1-1)
    )
    (net Step14_a
      (pins U2-20 R14_1-2)
    )
    (net "Net-(R14_2-Pad1)"
      (pins R14_2-1 R14_3-1 T14_2-1)
    )
    (net "Net-(R14_2-Pad2)"
      (pins R14_2-2 T14_1-2)
    )
    (net "Net-(R14_3-Pad2)"
      (pins R14_3-2 T14_2-3)
    )
    (net "Net-(R15_1-Pad1)"
      (pins R15_1-1 T15_1-1)
    )
    (net Step15_a
      (pins U2-21 R15_1-2)
    )
    (net "Net-(R15_2-Pad1)"
      (pins R15_2-1 R15_3-1 T15_2-1)
    )
    (net "Net-(R15_2-Pad2)"
      (pins R15_2-2 T15_1-2)
    )
    (net "Net-(R15_3-Pad2)"
      (pins R15_3-2 T15_2-3)
    )
    (net "Net-(R16_1-Pad1)"
      (pins R16_1-1 T16_1-1)
    )
    (net Step16_a
      (pins U2-22 R16_1-2)
    )
    (net "Net-(R16_2-Pad1)"
      (pins R16_2-1 R16_3-1 T16_2-1)
    )
    (net "Net-(R16_2-Pad2)"
      (pins R16_2-2 T16_1-2)
    )
    (net "Net-(R16_3-Pad2)"
      (pins R16_3-2 T16_2-3)
    )
    (net "Net-(R17_1-Pad1)"
      (pins R17_1-1 T17_1-1)
    )
    (net Step17_a
      (pins U2-23 R17_1-2)
    )
    (net "Net-(R17_2-Pad1)"
      (pins R17_2-1 R17_3-1 T17_2-1)
    )
    (net "Net-(R17_2-Pad2)"
      (pins R17_2-2 T17_1-2)
    )
    (net "Net-(R17_3-Pad2)"
      (pins R17_3-2 T17_2-3)
    )
    (net "Net-(R18_1-Pad1)"
      (pins R18_1-1 T18_1-1)
    )
    (net Step18_a
      (pins U2-24 R18_1-2)
    )
    (net "Net-(R18_2-Pad1)"
      (pins R18_2-1 R18_3-1 T18_2-1)
    )
    (net "Net-(R18_2-Pad2)"
      (pins R18_2-2 T18_1-2)
    )
    (net "Net-(R18_3-Pad2)"
      (pins R18_3-2 T18_2-3)
    )
    (net "Net-(R19_1-Pad1)"
      (pins R19_1-1 T19_1-1)
    )
    (net Step19_a
      (pins U2-25 R19_1-2)
    )
    (net "Net-(R19_2-Pad1)"
      (pins R19_2-1 R19_3-1 T19_2-1)
    )
    (net "Net-(R19_2-Pad2)"
      (pins R19_2-2 T19_1-2)
    )
    (net "Net-(R19_3-Pad2)"
      (pins R19_3-2 T19_2-3)
    )
    (net Step16
      (pins J6-6 T16_2-2)
    )
    (net Step17
      (pins J6-7 T17_2-2)
    )
    (net Step18
      (pins J6-8 T18_2-2)
    )
    (net Step19
      (pins J6-9 T19_2-2)
    )
    (net Step14
      (pins J6-4)
    )
    (net Step15
      (pins J6-5)
    )
    (class kicad_default "" +12V +5V GND "Net-(J3-Pad2)" "Net-(J4-Pad2)" "Net-(J6-Pad10)"
      "Net-(J6-Pad4)" "Net-(J6-Pad5)" "Net-(J6-Pad6)" "Net-(J6-Pad7)" "Net-(J6-Pad8)"
      "Net-(J6-Pad9)" "Net-(R10_1-Pad1)" "Net-(R10_2-Pad1)" "Net-(R10_2-Pad2)"
      "Net-(R10_3-Pad2)" "Net-(R11_1-Pad1)" "Net-(R11_2-Pad1)" "Net-(R11_2-Pad2)"
      "Net-(R11_3-Pad2)" "Net-(R12_1-Pad1)" "Net-(R12_2-Pad1)" "Net-(R12_2-Pad2)"
      "Net-(R12_3-Pad2)" "Net-(R13_1-Pad1)" "Net-(R13_2-Pad1)" "Net-(R13_2-Pad2)"
      "Net-(R13_3-Pad2)" "Net-(R14_1-Pad1)" "Net-(R14_2-Pad1)" "Net-(R14_2-Pad2)"
      "Net-(R14_3-Pad2)" "Net-(R15_1-Pad1)" "Net-(R15_2-Pad1)" "Net-(R15_2-Pad2)"
      "Net-(R15_3-Pad2)" "Net-(R16_1-Pad1)" "Net-(R16_2-Pad1)" "Net-(R16_2-Pad2)"
      "Net-(R16_3-Pad2)" "Net-(R17_1-Pad1)" "Net-(R17_2-Pad1)" "Net-(R17_2-Pad2)"
      "Net-(R17_3-Pad2)" "Net-(R18_1-Pad1)" "Net-(R18_2-Pad1)" "Net-(R18_2-Pad2)"
      "Net-(R18_3-Pad2)" "Net-(R19_1-Pad1)" "Net-(R19_2-Pad1)" "Net-(R19_2-Pad2)"
      "Net-(R19_3-Pad2)" "Net-(R1_1-Pad1)" "Net-(R1_2-Pad1)" "Net-(R1_2-Pad2)"
      "Net-(R1_3-Pad2)" "Net-(R2_1-Pad1)" "Net-(R2_2-Pad1)" "Net-(R2_2-Pad2)"
      "Net-(R2_3-Pad2)" "Net-(R3_1-Pad1)" "Net-(R3_2-Pad1)" "Net-(R3_2-Pad2)"
      "Net-(R3_3-Pad2)" "Net-(R4_1-Pad1)" "Net-(R4_2-Pad1)" "Net-(R4_2-Pad2)"
      "Net-(R4_3-Pad2)" "Net-(R5_1-Pad1)" "Net-(R5_2-Pad1)" "Net-(R5_2-Pad2)"
      "Net-(R5_3-Pad2)" "Net-(R6_1-Pad1)" "Net-(R6_2-Pad1)" "Net-(R6_2-Pad2)"
      "Net-(R6_3-Pad2)" "Net-(R7_1-Pad1)" "Net-(R7_2-Pad1)" "Net-(R7_2-Pad2)"
      "Net-(R7_3-Pad2)" "Net-(R8_1-Pad1)" "Net-(R8_2-Pad1)" "Net-(R8_2-Pad2)"
      "Net-(R8_3-Pad2)" "Net-(R9_1-Pad1)" "Net-(R9_2-Pad1)" "Net-(R9_2-Pad2)"
      "Net-(R9_3-Pad2)" "Net-(U2-Pad1)" "Net-(U2-Pad17)" "Net-(U2-Pad18)"
      "Net-(U2-Pad2)" "Net-(U2-Pad28)" "Net-(U2-Pad3)" "Net-(U2-Pad4)" Step1
      Step10 Step10_a Step11 Step11_a Step12 Step12_a Step13 Step13_a Step14
      Step14_a Step15 Step15_a Step16 Step16_a Step17 Step17_a Step18 Step18_a
      Step19 Step19_a Step1_a Step2 Step2_a Step3 Step3_a Step4 Step4_a Step5
      Step5_a Step6 Step6_a Step7 Step7_a Step8 Step8_a Step9 Step9_a
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
