{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624559084562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624559084563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 24 14:24:44 2021 " "Processing started: Thu Jun 24 14:24:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624559084563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1624559084563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestIOP16B -c TestIOP16B --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestIOP16B -c TestIOP16B --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1624559084563 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.qip " "Tcl Script File ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.qip\" " "set_global_assignment -name QIP_FILE \"../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ROMs/IOP_ROM_ANSI1/IOP_ROM.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1624559084871 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1624559084871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1624559085308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1624559085309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097641 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testiop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testiop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestIOP16B-struct " "Found design unit 1: TestIOP16B-struct" {  } { { "TestIOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/TestIOP16B.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097644 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestIOP16B " "Found entity 1: TestIOP16B" {  } { { "TestIOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/TestIOP16B.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097647 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097650 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097653 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097659 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate6850-BaudRate6850_beh " "Found design unit 1: BaudRate6850-BaudRate6850_beh" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097662 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate6850 " "Found entity 1: BaudRate6850" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestIOP16B " "Elaborating entity \"TestIOP16B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1624559097820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_periphRd TestIOP16B.vhd(41) " "Verilog HDL or VHDL warning at TestIOP16B.vhd(41): object \"w_periphRd\" assigned a value but never read" {  } { { "TestIOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/TestIOP16B.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624559097821 "|TestIOP16B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:debounceReset " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:debounceReset\"" {  } { { "TestIOP16B.vhd" "debounceReset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/TestIOP16B.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP16 IOP16:IOP16 " "Elaborating entity \"IOP16\" for hierarchy \"IOP16:IOP16\"" {  } { { "TestIOP16B.vhd" "IOP16" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/TestIOP16B.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_OP_NOP IOP16B.vhd(118) " "Verilog HDL or VHDL warning at IOP16B.vhd(118): object \"w_OP_NOP\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624559097828 "|TestIOP16B|IOP16:IOP16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_zBit IOP16B.vhd(317) " "Inferred latch for \"w_zBit\" at IOP16B.vhd(317)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624559097828 "|TestIOP16B|IOP16:IOP16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCounter IOP16:IOP16\|GrayCounter:greyLow " "Elaborating entity \"GrayCounter\" for hierarchy \"IOP16:IOP16\|GrayCounter:greyLow\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "greyLow" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "\\GEN_512W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1624559097912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Parameter \"init_file\" = \"../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097913 ""}  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1624559097913 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 395 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097975 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 398 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097975 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 401 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097975 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 404 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097975 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 407 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097975 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 410 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 416 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 419 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 422 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 425 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 428 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 431 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 434 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 437 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif and the valid value list is UNUSED\|../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/TestIOP16B/testLED.mif" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 440 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1624559097976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7634 " "Found entity 1: altsyncram_7634" {  } { { "db/altsyncram_7634.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TestIOP16B/db/altsyncram_7634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624559097977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624559097977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7634 IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_7634:auto_generated " "Elaborating entity \"altsyncram_7634\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_7634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile8x8 IOP16:IOP16\|RegFile8x8:RegFile " "Elaborating entity \"RegFile8x8\" for hierarchy \"IOP16:IOP16\|RegFile8x8:RegFile\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624559097983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624559098167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 24 14:24:58 2021 " "Processing ended: Thu Jun 24 14:24:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624559098167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624559098167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624559098167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1624559098167 ""}
