{"vcs1":{"timestamp_begin":1731404543.524696107, "rt":2.01, "ut":0.96, "st":0.26}}
{"vcselab":{"timestamp_begin":1731404545.607318537, "rt":1.08, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1731404546.764765552, "rt":0.44, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731404542.856744553}
{"VCS_COMP_START_TIME": 1731404542.856744553}
{"VCS_COMP_END_TIME": 1731404549.529652005}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
