{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@167:177@HdlIdDef", "\nlocalparam PCORE_VERSION = 'h00040061;\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;\nlocalparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;\n\n// Register interface signals\nreg  [31:0]  up_rdata = 'd0;\nreg          up_ack = 1'b0;\nwire         up_wr;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@166:176", "localparam DMA_TYPE_FIFO = 2;\n\nlocalparam PCORE_VERSION = 'h00040061;\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;\nlocalparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;\n\n// Register interface signals\nreg  [31:0]  up_rdata = 'd0;\nreg          up_ack = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[172, "localparam BYTES_PER_BEAT_WIDTH_DEST = C_DMA_DATA_WIDTH_DEST > 1024 ? 8 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 512 ? 7 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 256 ? 6 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 128 ? 5 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 64 ? 4 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 32 ? 3 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 16 ? 2 :\n"], [172, "\tC_DMA_DATA_WIDTH_DEST > 8 ? 1 : 0;\n"], [172, "localparam BYTES_PER_BEAT_WIDTH_SRC = C_DMA_DATA_WIDTH_SRC > 1024 ? 8 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 512 ? 7 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 256 ? 6 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 128 ? 5 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 64 ? 4 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 32 ? 3 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 16 ? 2 :\n"], [172, "\tC_DMA_DATA_WIDTH_SRC > 8 ? 1 : 0;\n"]]}}