// Seed: 2888318464
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign id_5 = 1'b0 * id_5;
  assign module_1.type_11 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor   id_0,
    input wand  id_1,
    input logic id_2
);
  logic id_4 = id_2, id_5;
  bit id_6;
  always id_4 <= id_6;
  always_latch id_5 <= -1;
  logic id_7;
  assign id_6 = id_4 - id_5;
  wire id_8;
  parameter id_9 = id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign id_7 = id_5;
endmodule
