
---------- Begin Simulation Statistics ----------
final_tick                                96735804500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690588                       # Number of bytes of host memory used
host_op_rate                                   189093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   578.72                       # Real time elapsed on the host
host_tick_rate                              167154393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096736                       # Number of seconds simulated
sim_ticks                                 96735804500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.087068                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8685192                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9859781                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142501                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16298994                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434098                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134073                       # Number of indirect misses.
system.cpu.branchPred.lookups                20357992                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1048926                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.934716                       # CPI: cycles per instruction
system.cpu.discardedOps                        676086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49400881                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17088165                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9867556                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        57460763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.516872                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        193471609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955325     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646456     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534177     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       136010846                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       127924                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3724024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7449195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            106                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6607                       # Transaction distribution
system.membus.trans_dist::CleanEvict              390                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2974336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2974336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39867    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39867                       # Request fanout histogram
system.membus.respLayer1.occupancy          213809250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            81494500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3686237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3669814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3669943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11009699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       164669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11174368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    469744384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6761408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              476505792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7101                       # Total snoops (count)
system.tol2bus.snoopTraffic                    422848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3732275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182012                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3604242     96.57%     96.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 128032      3.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3732275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7444827500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          85996188                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5504913000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              3669435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15867                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3685302                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3669435                       # number of overall hits
system.l2.overall_hits::.cpu.data               15867                       # number of overall hits
system.l2.overall_hits::total                 3685302                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39364                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39872                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data             39364                       # number of overall misses
system.l2.overall_misses::total                 39872                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3178349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3217209000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38859500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3178349500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3217209000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3669943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3725174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3669943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3725174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.712716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.712716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76495.078740                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80742.543949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80688.427970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76495.078740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80742.543949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80688.427970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6607                       # number of writebacks
system.l2.writebacks::total                      6607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39867                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2784432500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2818212000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2784432500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2818212000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.712625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.712625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010702                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66495.078740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70744.493000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70690.345398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66495.078740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70744.493000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70690.345398                       # average overall mshr miss latency
system.l2.replacements                           7101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3541893                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3541893                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3541893                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3541893                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3129961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3129961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80644.169329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80644.169329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2741841500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2741841500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70644.169329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70644.169329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3669435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3669435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38859500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38859500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3669943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3669943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76495.078740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76495.078740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33779500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33779500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66495.078740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66495.078740                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87659.420290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87659.420290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.033569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77862.888483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77862.888483                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26068.479568                       # Cycle average of tags in use
system.l2.tags.total_refs                     7321264                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39869                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    183.632998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.255748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       341.023429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25727.200391                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.785132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.795547                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58610037                       # Number of tag accesses
system.l2.tags.data_accesses                 58610037                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2518976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2551488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       422848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          422848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            336091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26039748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26375839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       336091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           336091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4371163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4371163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4371163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           336091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         26039748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30747002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024006332500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              111149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6607                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    433479750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1180929750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10873.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29623.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    22496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.586604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.854587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.471724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4476     24.33%     24.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10907     59.30%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1595      8.67%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1021      5.55%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      0.26%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      0.22%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      0.27%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      0.28%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206      1.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18394                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.180822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.152365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1481.879490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          362     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.55%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.024658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.024013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.155292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              356     97.53%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2551296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  421056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2551488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               422848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   96734935000                       # Total gap between requests
system.mem_ctrls.avgGap                    2081485.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2518784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       421056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 336090.656071403238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26037763.504618398845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4352638.634436539374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12986750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1167943000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1351707720000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25564.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29674.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 204587213.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             66102120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35134110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142878540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17257320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7635672720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20347519140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20011796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48256360110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.846940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51831156750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3229980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41674667750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65238180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34671120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141750420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17085060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7635672720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19700862120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20556349440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48151629060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.764290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53254219750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3229980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40251604750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23717621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23717621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23717621                       # number of overall hits
system.cpu.icache.overall_hits::total        23717621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3669943                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3669943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3669943                       # number of overall misses
system.cpu.icache.overall_misses::total       3669943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  47880215000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  47880215000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  47880215000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  47880215000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27387564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27387564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27387564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27387564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13046.582740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13046.582740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13046.582740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13046.582740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3669814                       # number of writebacks
system.cpu.icache.writebacks::total           3669814                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3669943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3669943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3669943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3669943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44210273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44210273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44210273000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44210273000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12046.583012                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12046.583012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12046.583012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12046.583012                       # average overall mshr miss latency
system.cpu.icache.replacements                3669814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23717621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23717621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3669943                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3669943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  47880215000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  47880215000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27387564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27387564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13046.582740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13046.582740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3669943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3669943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44210273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44210273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12046.583012                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12046.583012                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.988379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27387563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3669942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.462669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.988379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58445070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58445070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34813967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34813967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34817295                       # number of overall hits
system.cpu.dcache.overall_hits::total        34817295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75097                       # number of overall misses
system.cpu.dcache.overall_misses::total         75097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4622782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4622782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4622782500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4622782500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34889027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34889027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34892392                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34892392                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61587.829736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61587.829736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61557.485652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61557.485652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50416                       # number of writebacks
system.cpu.dcache.writebacks::total             50416                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19861                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3429636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3429636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3430973500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3430973500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62132.221598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62132.221598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62120.430555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62120.430555                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20570320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20570320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    306861500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    306861500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20589809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20589809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15745.369183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15745.369183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14561.612249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14561.612249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14243647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14243647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4315921000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4315921000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77664.987134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77664.987134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3192821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3192821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82001.772139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82001.772139                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41781.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41781.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.739883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35050690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            634.619869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.739883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70196343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70196343                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96735804500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
