

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'
================================================================
* Date:           Tue Dec  6 21:01:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|        ?|  0.240 us|         ?|   24|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ClefiaF0Xor_fu_404    |ClefiaF0Xor    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
        |grp_ClefiaF1Xor_3_fu_423  |ClefiaF1Xor_3  |        5|        5|  50.000 ns|  50.000 ns|    2|    2|      yes|
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ClefiaGfn4Inv_label5  |       22|        ?|        12|         11|          1|  1 ~ ?|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     570|    941|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    319|    -|
|Register         |        -|    -|     482|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1052|   1531|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |grp_ClefiaF0Xor_fu_404    |ClefiaF0Xor    |        2|   0|  261|  447|    0|
    |grp_ClefiaF1Xor_3_fu_423  |ClefiaF1Xor_3  |        2|   0|  309|  494|    0|
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |Total                     |               |        4|   0|  570|  941|    0|
    +--------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln224_1_fu_654_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln224_fu_575_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln233_fu_706_p2                 |         +|   0|  0|  43|          36|           5|
    |icmp_ln230_fu_660_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln234_fu_711_p2                |      icmp|   0|  0|  18|          32|           1|
    |grp_ClefiaF1Xor_3_fu_423_rk_offset  |        or|   0|  0|   8|           3|           8|
    |select_ln234_10_fu_780_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_11_fu_786_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_12_fu_792_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_13_fu_799_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_14_fu_806_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_15_fu_813_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln234_1_fu_723_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_2_fu_730_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_3_fu_737_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_4_fu_744_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_5_fu_750_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_6_fu_756_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_7_fu_762_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_8_fu_768_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_9_fu_774_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln234_fu_716_p3              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 271|         160|         155|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         12|    1|         12|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |dec12_i_in_fu_116                 |   9|          2|   32|         64|
    |fin_0_4_0_fu_120                  |   9|          2|    8|         16|
    |fin_10_4_0_fu_160                 |   9|          2|    8|         16|
    |fin_11_4_0_fu_164                 |   9|          2|    8|         16|
    |fin_12_5_0_fu_168                 |   9|          2|    8|         16|
    |fin_13_5_0_fu_172                 |   9|          2|    8|         16|
    |fin_14_5_0_fu_176                 |   9|          2|    8|         16|
    |fin_15_5_0_fu_180                 |   9|          2|    8|         16|
    |fin_1_4_0_fu_124                  |   9|          2|    8|         16|
    |fin_2_4_0_fu_128                  |   9|          2|    8|         16|
    |fin_3_4_0_fu_132                  |   9|          2|    8|         16|
    |fin_4_5_0_fu_136                  |   9|          2|    8|         16|
    |fin_5_5_0_fu_140                  |   9|          2|    8|         16|
    |fin_6_5_0_fu_144                  |   9|          2|    8|         16|
    |fin_7_5_0_fu_148                  |   9|          2|    8|         16|
    |fin_8_4_0_fu_152                  |   9|          2|    8|         16|
    |fin_9_4_0_fu_156                  |   9|          2|    8|         16|
    |idx_fu_112                        |   9|          2|   36|         72|
    |rk_address0                       |  14|          3|    8|         24|
    |rk_address1                       |  14|          3|    8|         24|
    |rk_ce0                            |  14|          3|    1|          3|
    |rk_ce1                            |  14|          3|    1|          3|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 319|         68|  219|        466|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln224_1_reg_1195                   |  32|   0|   32|          0|
    |add_ln224_reg_1093                     |   8|   0|    8|          0|
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |dec12_i_in_fu_116                      |  32|   0|   32|          0|
    |fin_0_4_0_fu_120                       |   8|   0|    8|          0|
    |fin_0_4_0_load_reg_1045                |   8|   0|    8|          0|
    |fin_10_4_0_fu_160                      |   8|   0|    8|          0|
    |fin_10_4_0_load_reg_1159               |   8|   0|    8|          0|
    |fin_10_reg_1135                        |   8|   0|    8|          0|
    |fin_11_4_0_fu_164                      |   8|   0|    8|          0|
    |fin_11_4_0_load_reg_1165               |   8|   0|    8|          0|
    |fin_11_reg_1141                        |   8|   0|    8|          0|
    |fin_12_5_0_fu_168                      |   8|   0|    8|          0|
    |fin_12_5_0_load_reg_1171               |   8|   0|    8|          0|
    |fin_13_5_0_fu_172                      |   8|   0|    8|          0|
    |fin_13_5_0_load_reg_1177               |   8|   0|    8|          0|
    |fin_14_5_0_fu_176                      |   8|   0|    8|          0|
    |fin_14_5_0_load_reg_1183               |   8|   0|    8|          0|
    |fin_15_5_0_fu_180                      |   8|   0|    8|          0|
    |fin_15_5_0_load_reg_1189               |   8|   0|    8|          0|
    |fin_1_4_0_fu_124                       |   8|   0|    8|          0|
    |fin_1_4_0_load_reg_1051                |   8|   0|    8|          0|
    |fin_2_4_0_fu_128                       |   8|   0|    8|          0|
    |fin_2_4_0_load_reg_1057                |   8|   0|    8|          0|
    |fin_3_4_0_fu_132                       |   8|   0|    8|          0|
    |fin_3_4_0_load_reg_1063                |   8|   0|    8|          0|
    |fin_4_5_0_fu_136                       |   8|   0|    8|          0|
    |fin_4_5_0_load_reg_1069                |   8|   0|    8|          0|
    |fin_4_reg_1099                         |   8|   0|    8|          0|
    |fin_5_5_0_fu_140                       |   8|   0|    8|          0|
    |fin_5_5_0_load_reg_1075                |   8|   0|    8|          0|
    |fin_5_reg_1105                         |   8|   0|    8|          0|
    |fin_6_5_0_fu_144                       |   8|   0|    8|          0|
    |fin_6_5_0_load_reg_1081                |   8|   0|    8|          0|
    |fin_6_reg_1111                         |   8|   0|    8|          0|
    |fin_7_5_0_fu_148                       |   8|   0|    8|          0|
    |fin_7_5_0_load_reg_1087                |   8|   0|    8|          0|
    |fin_7_reg_1117                         |   8|   0|    8|          0|
    |fin_8_4_0_fu_152                       |   8|   0|    8|          0|
    |fin_8_4_0_load_reg_1147                |   8|   0|    8|          0|
    |fin_8_reg_1123                         |   8|   0|    8|          0|
    |fin_9_4_0_fu_156                       |   8|   0|    8|          0|
    |fin_9_4_0_load_reg_1153                |   8|   0|    8|          0|
    |fin_9_reg_1129                         |   8|   0|    8|          0|
    |grp_ClefiaF0Xor_fu_404_ap_start_reg    |   1|   0|    1|          0|
    |grp_ClefiaF1Xor_3_fu_423_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln230_reg_1201                    |   1|   0|    1|          0|
    |idx_fu_112                             |  36|   0|   36|          0|
    |idx_load_reg_1040                      |  36|   0|   36|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 482|   0|  482|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5|  return value|
|rin_44             |   in|    8|     ap_none|                                         rin_44|        scalar|
|rin_43             |   in|    8|     ap_none|                                         rin_43|        scalar|
|rin_42             |   in|    8|     ap_none|                                         rin_42|        scalar|
|rin_41             |   in|    8|     ap_none|                                         rin_41|        scalar|
|p_read11           |   in|    8|     ap_none|                                       p_read11|        scalar|
|p_read10           |   in|    8|     ap_none|                                       p_read10|        scalar|
|p_read9            |   in|    8|     ap_none|                                        p_read9|        scalar|
|p_read8            |   in|    8|     ap_none|                                        p_read8|        scalar|
|rin_40             |   in|    8|     ap_none|                                         rin_40|        scalar|
|rin_39             |   in|    8|     ap_none|                                         rin_39|        scalar|
|rin_38             |   in|    8|     ap_none|                                         rin_38|        scalar|
|rin                |   in|    8|     ap_none|                                            rin|        scalar|
|p_read3            |   in|    8|     ap_none|                                        p_read3|        scalar|
|p_read2            |   in|    8|     ap_none|                                        p_read2|        scalar|
|p_read1            |   in|    8|     ap_none|                                        p_read1|        scalar|
|p_read             |   in|    8|     ap_none|                                         p_read|        scalar|
|r_cast2            |   in|    5|     ap_none|                                        r_cast2|        scalar|
|shl_ln             |   in|    8|     ap_none|                                         shl_ln|        scalar|
|rk_address0        |  out|    8|   ap_memory|                                             rk|         array|
|rk_ce0             |  out|    1|   ap_memory|                                             rk|         array|
|rk_q0              |   in|    8|   ap_memory|                                             rk|         array|
|rk_address1        |  out|    8|   ap_memory|                                             rk|         array|
|rk_ce1             |  out|    1|   ap_memory|                                             rk|         array|
|rk_q1              |   in|    8|   ap_memory|                                             rk|         array|
|fin_4_out          |  out|    8|      ap_vld|                                      fin_4_out|       pointer|
|fin_4_out_ap_vld   |  out|    1|      ap_vld|                                      fin_4_out|       pointer|
|fin_5_out          |  out|    8|      ap_vld|                                      fin_5_out|       pointer|
|fin_5_out_ap_vld   |  out|    1|      ap_vld|                                      fin_5_out|       pointer|
|fin_6_out          |  out|    8|      ap_vld|                                      fin_6_out|       pointer|
|fin_6_out_ap_vld   |  out|    1|      ap_vld|                                      fin_6_out|       pointer|
|fin_7_out          |  out|    8|      ap_vld|                                      fin_7_out|       pointer|
|fin_7_out_ap_vld   |  out|    1|      ap_vld|                                      fin_7_out|       pointer|
|fin_8_out          |  out|    8|      ap_vld|                                      fin_8_out|       pointer|
|fin_8_out_ap_vld   |  out|    1|      ap_vld|                                      fin_8_out|       pointer|
|fin_9_out          |  out|    8|      ap_vld|                                      fin_9_out|       pointer|
|fin_9_out_ap_vld   |  out|    1|      ap_vld|                                      fin_9_out|       pointer|
|fin_10_out         |  out|    8|      ap_vld|                                     fin_10_out|       pointer|
|fin_10_out_ap_vld  |  out|    1|      ap_vld|                                     fin_10_out|       pointer|
|fin_11_out         |  out|    8|      ap_vld|                                     fin_11_out|       pointer|
|fin_11_out_ap_vld  |  out|    1|      ap_vld|                                     fin_11_out|       pointer|
|fin_12_out         |  out|    8|      ap_vld|                                     fin_12_out|       pointer|
|fin_12_out_ap_vld  |  out|    1|      ap_vld|                                     fin_12_out|       pointer|
|fin_13_out         |  out|    8|      ap_vld|                                     fin_13_out|       pointer|
|fin_13_out_ap_vld  |  out|    1|      ap_vld|                                     fin_13_out|       pointer|
|fin_14_out         |  out|    8|      ap_vld|                                     fin_14_out|       pointer|
|fin_14_out_ap_vld  |  out|    1|      ap_vld|                                     fin_14_out|       pointer|
|fin_15_out         |  out|    8|      ap_vld|                                     fin_15_out|       pointer|
|fin_15_out_ap_vld  |  out|    1|      ap_vld|                                     fin_15_out|       pointer|
|fin_0_out          |  out|    8|      ap_vld|                                      fin_0_out|       pointer|
|fin_0_out_ap_vld   |  out|    1|      ap_vld|                                      fin_0_out|       pointer|
|fin_1_out          |  out|    8|      ap_vld|                                      fin_1_out|       pointer|
|fin_1_out_ap_vld   |  out|    1|      ap_vld|                                      fin_1_out|       pointer|
|fin_2_out          |  out|    8|      ap_vld|                                      fin_2_out|       pointer|
|fin_2_out_ap_vld   |  out|    1|      ap_vld|                                      fin_2_out|       pointer|
|fin_3_out          |  out|    8|      ap_vld|                                      fin_3_out|       pointer|
|fin_3_out_ap_vld   |  out|    1|      ap_vld|                                      fin_3_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+

