--------------- Build Started: 10/15/2016 21:42:52 Project: BLE Lab 3, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\mliha\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "D:\ECEG_Labs\BLE Lab 3\BLE Lab 3.cydsn\BLE Lab 3.cyprj" -d CY8C4247LQI-BL483 -s "D:\ECEG_Labs\BLE Lab 3\BLE Lab 3.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 10/15/2016 21:43:06 ---------------
