<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: DAC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_d_a_c___type_def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">DAC_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h750xx.html">Stm32h750xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;stm32h750xx.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:a394324f0b573837ca15a87127b2a37ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a></td></tr>
<tr class="separator:a394324f0b573837ca15a87127b2a37ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccb66068a1ebee1179574dda20206b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a></td></tr>
<tr class="separator:a4ccb66068a1ebee1179574dda20206b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfd2855cdb81939b4efc58e08aaf3e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a></td></tr>
<tr class="separator:afbfd2855cdb81939b4efc58e08aaf3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb63912e39085e3e13d64bdb0cf38bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a></td></tr>
<tr class="separator:a5eb63912e39085e3e13d64bdb0cf38bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a382d341fb608a04390bacb8c00b0f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a></td></tr>
<tr class="separator:a3a382d341fb608a04390bacb8c00b0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f777540c487c26bf27e6fa37a644cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc">DHR12R2</a></td></tr>
<tr class="separator:ab1f777540c487c26bf27e6fa37a644cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f612b6b3e065e810e5a2fb254d6a40b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b">DHR12L2</a></td></tr>
<tr class="separator:a9f612b6b3e065e810e5a2fb254d6a40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b096b71656f8fb32cd18b4c8b1d2334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334">DHR8R2</a></td></tr>
<tr class="separator:a3b096b71656f8fb32cd18b4c8b1d2334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a></td></tr>
<tr class="separator:affa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4d055e3697999b44cdcf2702d79d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">DHR12LD</a></td></tr>
<tr class="separator:aea4d055e3697999b44cdcf2702d79d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a></td></tr>
<tr class="separator:a03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b4f0b0d2a376f729c8d7acf47864c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a></td></tr>
<tr class="separator:a50b4f0b0d2a376f729c8d7acf47864c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bde8391647d6422b39ab5ba4f13848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b">DOR2</a></td></tr>
<tr class="separator:a1bde8391647d6422b39ab5ba4f13848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a></td></tr>
<tr class="separator:a1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9394949a84c836614c6010809e8fe52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a9394949a84c836614c6010809e8fe52f">CCR</a></td></tr>
<tr class="separator:a9394949a84c836614c6010809e8fe52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43da320382d2256a2d3f13c70fa1f356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a43da320382d2256a2d3f13c70fa1f356">MCR</a></td></tr>
<tr class="separator:a43da320382d2256a2d3f13c70fa1f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a6020e38c6ea1bf6c23311cd24b1ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#ab0a6020e38c6ea1bf6c23311cd24b1ea">SHSR1</a></td></tr>
<tr class="separator:ab0a6020e38c6ea1bf6c23311cd24b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d16719e4c287e32872eb5fec7bed27c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a7d16719e4c287e32872eb5fec7bed27c">SHSR2</a></td></tr>
<tr class="separator:a7d16719e4c287e32872eb5fec7bed27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c409f086ada3e148621979f7a0267ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#a7c409f086ada3e148621979f7a0267ac">SHHR</a></td></tr>
<tr class="separator:a7c409f086ada3e148621979f7a0267ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cd6f3c7ab07ff01b38155f94830c06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html#ad2cd6f3c7ab07ff01b38155f94830c06">SHRR</a></td></tr>
<tr class="separator:ad2cd6f3c7ab07ff01b38155f94830c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="a394324f0b573837ca15a87127b2a37ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394324f0b573837ca15a87127b2a37ea">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a4ccb66068a1ebee1179574dda20206b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccb66068a1ebee1179574dda20206b6">&#9670;&nbsp;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC software trigger register, Address offset: 0x04 </p>

</div>
</div>
<a id="afbfd2855cdb81939b4efc58e08aaf3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfd2855cdb81939b4efc58e08aaf3e5">&#9670;&nbsp;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>

</div>
</div>
<a id="a5eb63912e39085e3e13d64bdb0cf38bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb63912e39085e3e13d64bdb0cf38bd">&#9670;&nbsp;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>

</div>
</div>
<a id="a3a382d341fb608a04390bacb8c00b0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a382d341fb608a04390bacb8c00b0f0">&#9670;&nbsp;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>

</div>
</div>
<a id="ab1f777540c487c26bf27e6fa37a644cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f777540c487c26bf27e6fa37a644cc">&#9670;&nbsp;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>

</div>
</div>
<a id="a9f612b6b3e065e810e5a2fb254d6a40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f612b6b3e065e810e5a2fb254d6a40b">&#9670;&nbsp;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>

</div>
</div>
<a id="a3b096b71656f8fb32cd18b4c8b1d2334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b096b71656f8fb32cd18b4c8b1d2334">&#9670;&nbsp;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>

</div>
</div>
<a id="affa5cc9fe0cc9eb594d703bdc9d9abd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa5cc9fe0cc9eb594d703bdc9d9abd9">&#9670;&nbsp;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>

</div>
</div>
<a id="aea4d055e3697999b44cdcf2702d79d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4d055e3697999b44cdcf2702d79d40">&#9670;&nbsp;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>

</div>
</div>
<a id="a03f8d95bbf0ce3a53cb79506d5bf995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f8d95bbf0ce3a53cb79506d5bf995a">&#9670;&nbsp;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>

</div>
</div>
<a id="a50b4f0b0d2a376f729c8d7acf47864c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b4f0b0d2a376f729c8d7acf47864c3">&#9670;&nbsp;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>

</div>
</div>
<a id="a1bde8391647d6422b39ab5ba4f13848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bde8391647d6422b39ab5ba4f13848b">&#9670;&nbsp;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>

</div>
</div>
<a id="a1d3fd83d6ed8b2d90b471db4509b0e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3fd83d6ed8b2d90b471db4509b0e70">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC status register, Address offset: 0x34 </p>

</div>
</div>
<a id="a9394949a84c836614c6010809e8fe52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9394949a84c836614c6010809e8fe52f">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC calibration control register, Address offset: 0x38 </p>

</div>
</div>
<a id="a43da320382d2256a2d3f13c70fa1f356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43da320382d2256a2d3f13c70fa1f356">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC mode control register, Address offset: 0x3C </p>

</div>
</div>
<a id="ab0a6020e38c6ea1bf6c23311cd24b1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a6020e38c6ea1bf6c23311cd24b1ea">&#9670;&nbsp;</a></span>SHSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SHSR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold sample time register 1, Address offset: 0x40 </p>

</div>
</div>
<a id="a7d16719e4c287e32872eb5fec7bed27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d16719e4c287e32872eb5fec7bed27c">&#9670;&nbsp;</a></span>SHSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SHSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold sample time register 2, Address offset: 0x44 </p>

</div>
</div>
<a id="a7c409f086ada3e148621979f7a0267ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c409f086ada3e148621979f7a0267ac">&#9670;&nbsp;</a></span>SHHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SHHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold hold time register, Address offset: 0x48 </p>

</div>
</div>
<a id="ad2cd6f3c7ab07ff01b38155f94830c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cd6f3c7ab07ff01b38155f94830c06">&#9670;&nbsp;</a></span>SHRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SHRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold refresh time register, Address offset: 0x4C </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></li>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:49 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
