// Seed: 2092230686
module module_0 ();
  wand id_1;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3 = id_3;
  always_latch @(posedge 1) begin
    id_3 <= 1;
  end
  assign id_1 = id_3 << id_3;
  module_0();
endmodule
module module_2 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wor  id_3
);
  wire id_5;
  module_0();
endmodule
module module_3 ();
  logic [7:0] id_1, id_2;
  module_0();
  assign id_1[1] = id_2;
endmodule
