
;; Function LL_ADC_CommonDeInit (LL_ADC_CommonDeInit, funcdef_no=371, decl_uid=9964, cgraph_uid=375, symbol_order=374)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_ADC_CommonDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u,1e} r123={1d,1u} r124={1d,4u} r128={1d,4u} 
;;    total ref usage 81{39d,41u,1e} in 43{43 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 115[29,29] 116[30,30] 117[31,31] 118[32,32] 119[33,33] 120[34,34] 122[35,35] 123[36,36] 124[37,37] 128[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[25],103[26]
;; rd  gen 	(3) 100[24],122[35],123[36]
;; rd  kill	(3) 100[24],122[35],123[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d25(bb 0 insn -1) }u12(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 124
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 113[27],114[28],115[29],116[30],124[37]
;; rd  kill	(5) 113[27],114[28],115[29],116[30],124[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d25(bb 0 insn -1) }u24(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 119 120 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 119 120 128
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 117[31],118[32],119[33],120[34],128[38]
;; rd  kill	(5) 117[31],118[32],119[33],120[34],128[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d25(bb 0 insn -1) }u36(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u38(0){ d0(bb 5 insn 63) }u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 63) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
  Adding insn 63 to worklist
Processing use of (reg 0 r0) in insn 64:
Processing use of (reg 128) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 120 [ _11 ]) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 128) in insn 43:
Processing use of (reg 119 [ _10 ]) in insn 41:
Processing use of (reg 128) in insn 50:
Processing use of (reg 118 [ _9 ]) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 128) in insn 53:
Processing use of (reg 117 [ _8 ]) in insn 51:
Processing use of (reg 124) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 116 [ _7 ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 124) in insn 20:
Processing use of (reg 115 [ _6 ]) in insn 18:
Processing use of (reg 124) in insn 27:
Processing use of (reg 114 [ _5 ]) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 124) in insn 30:
Processing use of (reg 113 [ _4 ]) in insn 28:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 122 [ ADCxy_COMMON ]) in insn 9:
  Adding insn 2 to worklist
Processing use of (reg 123) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u,1e} r123={1d,1u} r124={1d,4u} r128={1d,4u} 
;;    total ref usage 81{39d,41u,1e} in 43{43 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 122 [ ADCxy_COMMON ])
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":660:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 123)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 122 [ ADCxy_COMMON ])
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ ADCxy_COMMON ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 122 [ ADCxy_COMMON ])
                    (const_int 1342178048 [0x50000300]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (reg:SI 115 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 3 (set (reg:SI 116 [ _7 ])
        (ior:SI (reg:SI 115 [ _6 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(insn 20 18 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 116 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _7 ])
        (nil)))
(debug_insn 21 20 22 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 113 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 114 [ _5 ])
        (and:SI (reg:SI 113 [ _4 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _4 ])
        (nil)))
(insn 30 28 33 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 114 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
            (nil))))
      ; pc falls through to BB 5
(code_label 33 30 34 4 2 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 128)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 119 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 4 (set (reg:SI 120 [ _11 ])
        (ior:SI (reg:SI 119 [ _10 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _10 ])
        (nil)))
(insn 43 41 44 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 120 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(debug_insn 44 43 45 4 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 46 45 47 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 50 48 51 4 (set (reg:SI 117 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 53 4 (set (reg:SI 118 [ _9 ])
        (and:SI (reg:SI 117 [ _8 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _8 ])
        (nil)))
(insn 53 51 54 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 118 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_DEAD (reg:SI 118 [ _9 ])
            (nil))))
(code_label 54 53 55 5 3 (nil) [0 uses])
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 58 57 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":681:3 -1
     (nil))
(insn 63 58 64 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 -1
     (nil))

;; Function LL_ADC_CommonInit (LL_ADC_CommonInit, funcdef_no=372, decl_uid=9967, cgraph_uid=376, symbol_order=375)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


LL_ADC_CommonInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,3u} r117={1d,1u,1e} r122={1d,1u} r123={1d,1u,1e} r126={1d,1u} r127={2d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r138={3d,2u} r139={1d,5u,1e} r140={1d,5u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 168{70d,95u,3e} in 85{85 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,29] 117[30,30] 122[31,31] 123[32,32] 126[33,33] 127[34,35] 131[36,36] 132[37,37] 133[38,38] 134[39,39] 135[40,40] 138[41,43] 139[44,44] 140[45,45] 141[46,46] 142[47,47] 143[48,48] 144[49,49] 145[50,50] 147[51,51] 148[52,52] 149[53,53] 150[54,54] 151[55,55] 152[56,56] 153[57,57] 155[58,58] 156[59,59] 157[60,60] 158[61,61] 159[62,62] 160[63,63] 161[64,64] 162[65,65] 163[66,66] 164[67,67] 165[68,68] 166[69,69] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 139 140 141
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 139 140 141
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;; rd  gen 	(4) 100[26],139[44],140[45],141[46]
;; rd  kill	(6) 100[24,25,26],139[44],140[45],141[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; rd  out 	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d27(bb 0 insn -1) }u13(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 131 132 142 143 144 145 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 127 131 132 142 143 144 145 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;; rd  gen 	(8) 127[35],131[36],132[37],142[47],143[48],144[49],145[50],147[51]
;; rd  kill	(9) 127[34,35],131[36],132[37],142[47],143[48],144[49],145[50],147[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; rd  out 	(7) 7[5],13[6],102[27],103[28],127[35],139[44],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d27(bb 0 insn -1) }u24(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 133 134 135 148 149 150 151 152 153 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 127 133 134 135 148 149 150 151 152 153 155
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;; rd  gen 	(11) 127[34],133[38],134[39],135[40],148[52],149[53],150[54],151[55],152[56],153[57],155[58]
;; rd  kill	(12) 127[34,35],133[38],134[39],135[40],148[52],149[53],150[54],151[55],152[56],153[57],155[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; rd  out 	(7) 7[5],13[6],102[27],103[28],127[34],139[44],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d5(bb 0 insn -1) }u36(13){ d6(bb 0 insn -1) }u37(102){ d27(bb 0 insn -1) }u38(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],127[34,35],139[44],140[45]
;; rd  gen 	(1) 100[25]
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; rd  out 	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d27(bb 0 insn -1) }u44(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 100 [cc] 113
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;; rd  gen 	(2) 100[24],113[29]
;; rd  kill	(4) 100[24,25,26],113[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; rd  out 	(7) 7[5],13[6],102[27],103[28],113[29],139[44],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(7){ d5(bb 0 insn -1) }u49(13){ d6(bb 0 insn -1) }u50(102){ d27(bb 0 insn -1) }u51(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  def 	 117 122 138 156 157 158 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  gen 	 117 122 138 156 157 158 159 160 161 162 163
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],113[29],139[44],140[45]
;; rd  gen 	(11) 117[30],122[31],138[43],156[59],157[60],158[61],159[62],160[63],161[64],162[65],163[66]
;; rd  kill	(13) 117[30],122[31],138[41,42,43],156[59],157[60],158[61],159[62],160[63],161[64],162[65],163[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; rd  out 	(5) 7[5],13[6],102[27],103[28],138[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(7){ d5(bb 0 insn -1) }u70(13){ d6(bb 0 insn -1) }u71(102){ d27(bb 0 insn -1) }u72(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  def 	 123 126 138 164 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  gen 	 123 126 138 164 165 166
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],113[29],139[44],140[45]
;; rd  gen 	(6) 123[32],126[33],138[41],164[67],165[68],166[69]
;; rd  kill	(8) 123[32],126[33],138[41,42,43],164[67],165[68],166[69]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; rd  out 	(5) 7[5],13[6],102[27],103[28],138[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d27(bb 0 insn -1) }u86(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 138
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],139[44],140[45]
;; rd  gen 	(1) 138[42]
;; rd  kill	(3) 138[41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; rd  out 	(5) 7[5],13[6],102[27],103[28],138[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 9 7 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d27(bb 0 insn -1) }u90(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],138[41,42,43]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(0){ d0(bb 10 insn 109) }u95(7){ d5(bb 0 insn -1) }u96(13){ d6(bb 0 insn -1) }u97(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 109) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 60 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 71 to worklist
  Adding insn 76 to worklist
  Adding insn 89 to worklist
  Adding insn 79 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 110 to worklist
Finished finding needed instructions:
  Adding insn 109 to worklist
Processing use of (reg 138 [ <retval> ]) in insn 109:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 5 to worklist
Processing use of (reg 113 [ _1 ]) in insn 5:
  Adding insn 73 to worklist
Processing use of (reg 140 [ ADC_CommonInitStruct ]) in insn 73:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 110:
Processing use of (reg 139 [ ADCxy_COMMON ]) in insn 95:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 126 [ _18 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 139 [ ADCxy_COMMON ]) in insn 100:
Processing use of (reg 165) in insn 99:
  Adding insn 97 to worklist
Processing use of (reg 166 [ ADC_CommonInitStruct_24(D)->CommonClock ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 140 [ ADC_CommonInitStruct ]) in insn 98:
Processing use of (reg 123 [ _15 ]) in insn 97:
Processing use of (reg 164) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 139 [ ADCxy_COMMON ]) in insn 79:
Processing use of (reg 122 [ _14 ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 139 [ ADCxy_COMMON ]) in insn 89:
Processing use of (reg 161) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 140 [ ADC_CommonInitStruct ]) in insn 87:
Processing use of (reg 159) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 140 [ ADC_CommonInitStruct ]) in insn 85:
Processing use of (reg 158) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 160 [ ADC_CommonInitStruct_24(D)->CommonClock ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 140 [ ADC_CommonInitStruct ]) in insn 83:
Processing use of (reg 113 [ _1 ]) in insn 82:
Processing use of (reg 157) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 117 [ _5 ]) in insn 81:
Processing use of (reg 156) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 100 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 113 [ _1 ]) in insn 75:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 127 [ iftmp.0_20 ]) in insn 70:
  Adding insn 39 to worklist
  Adding insn 67 to worklist
Processing use of (subreg (reg 155) 0) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 153) in insn 66:
  Adding insn 64 to worklist
Processing use of (reg 152) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 133 [ _34 ]) in insn 63:
Processing use of (reg 151) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 134 [ _35 ]) in insn 62:
Processing use of (reg 135 [ _36 ]) in insn 62:
Processing use of (subreg (reg 147) 0) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 145) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 144) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 131 [ _32 ]) in insn 35:
Processing use of (reg 132 [ _33 ]) in insn 35:
Processing use of (reg 148) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 149) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 150) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 142) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 143) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 139 [ ADCxy_COMMON ]) in insn 20:
Processing use of (reg 141) in insn 20:
  Adding insn 19 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,3u} r117={1d,1u,1e} r122={1d,1u} r123={1d,1u,1e} r126={1d,1u} r127={2d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r138={3d,2u} r139={1d,5u,1e} r140={1d,5u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 168{70d,95u,3e} in 85{85 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (reg:SI 1 r1 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_CommonInitStruct ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":704:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":705:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":708:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":711:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":712:5 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 141)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 1342178048 [0x50000300]))
            (nil))))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 42)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (var_location:SI ADCx (const_int 1342177280 [0x50000000])) -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 142)
        (const_int 1342177280 [0x50000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 132 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177280B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(debug_insn 28 27 29 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI ADCx (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 32 31 33 3 (set (reg/f:SI 143)
        (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 131 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177536B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))
(debug_insn 34 33 35 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 35 34 36 3 (set (reg:SI 144)
        (ior:SI (reg:SI 131 [ _32 ])
            (reg:SI 132 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _33 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _32 ])
            (nil))))
(insn 36 35 38 3 (set (reg:SI 145)
        (not:SI (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 38 36 39 3 (set (reg:SI 147)
        (and:SI (reg:SI 145)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 39 38 42 3 (set (reg:SI 127 [ iftmp.0_20 ])
        (zero_extend:SI (subreg:QI (reg:SI 147) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
      ; pc falls through to BB 5
(code_label 42 39 43 4 9 (nil) [1 uses])
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 4 (var_location:SI ADCx (const_int 1342178304 [0x50000400])) -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 47 46 48 4 (set (reg/f:SI 148)
        (const_int 1342178304 [0x50000400])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (reg:SI 135 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178304B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(debug_insn 49 48 50 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI ADCx (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 53 52 54 4 (set (reg/f:SI 149)
        (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 4 (set (reg:SI 134 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178560B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(debug_insn 55 54 56 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:SI ADCx (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 150)
        (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 4 (set (reg:SI 133 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178816B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(debug_insn 61 60 62 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 151)
        (ior:SI (reg:SI 134 [ _35 ])
            (reg:SI 135 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 134 [ _35 ])
            (nil))))
(insn 63 62 64 4 (set (reg:SI 152)
        (ior:SI (reg:SI 151)
            (reg:SI 133 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 133 [ _34 ])
            (nil))))
(insn 64 63 66 4 (set (reg:SI 153)
        (not:SI (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 66 64 67 4 (set (reg:SI 155)
        (and:SI (reg:SI 153)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 67 66 68 4 (set (reg:SI 127 [ iftmp.0_20 ])
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(code_label 68 67 69 5 10 (nil) [0 uses])
(note 69 68 70 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ iftmp.0_20 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ iftmp.0_20 ])
        (nil)))
(jump_insn 71 70 72 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 115)
(note 72 71 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 6 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_24(D)->Multimode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:5 -1
     (nil))
(insn 75 74 76 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 76 75 77 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 92)
(note 77 76 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 -1
     (nil))
(insn 79 78 80 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:SI 156)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 157)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int -4181792 [0xffffffffffc030e0]))
                (nil)))))
(insn 82 81 83 7 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 83 82 84 7 (set (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 7 (set (reg:SI 159)
        (ior:SI (reg:SI 158)
            (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 85 84 86 7 (set (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_24(D)->MultiDMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 7 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 87 86 88 7 (set (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 88 87 89 7 (set (reg:SI 122 [ _14 ])
        (ior:SI (reg:SI 161)
            (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 89 88 6 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(insn 6 89 92 7 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 92 6 93 8 12 (nil) [1 uses])
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 8 (set (reg:SI 164)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 8 (set (reg:SI 165)
        (and:SI (reg:SI 123 [ _15 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 123 [ _15 ])
                    (const_int -4181792 [0xffffffffffc030e0]))
                (nil)))))
(insn 98 97 99 8 (set (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 99 98 100 8 (set (reg:SI 126 [ _18 ])
        (ior:SI (reg:SI 165)
            (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 100 99 5 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(insn 5 100 115 8 (set (reg/v:SI 138 [ <retval> ])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 115 5 114 9 13 (nil) [1 uses])
(note 114 115 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 101 9 (set (reg/v:SI 138 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":769:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 7 102 10 11 (nil) [0 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (var_location:QI status (subreg:QI (reg/v:SI 138 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 104 103 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":772:3 -1
     (nil))
(insn 109 104 110 10 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ <retval> ])
        (nil)))
(insn 110 109 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 -1
     (nil))

;; Function LL_ADC_CommonStructInit (LL_ADC_CommonStructInit, funcdef_no=373, decl_uid=9969, cgraph_uid=377, symbol_order=376)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_ADC_CommonStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,1u} r115={1d,3u} 
;;    total ref usage 44{28d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ ADC_CommonInitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ ADC_CommonInitStruct ]) in insn 11:
Processing use of (reg 115) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 113 [ ADC_CommonInitStruct ]) in insn 14:
Processing use of (reg 115) in insn 14:
Processing use of (reg 113 [ ADC_CommonInitStruct ]) in insn 17:
Processing use of (reg 115) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,1u} r115={1d,3u} 
;;    total ref usage 44{28d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
        (reg:SI 0 r0 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_CommonInitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_2(D)->CommonClock+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 115)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_2(D)->Multimode+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_2(D)->MultiDMATransfer+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:3 -1
     (nil))
(insn 17 15 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_2(D)->MultiTwoSamplingDelay+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:47 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
            (nil))))

;; Function LL_ADC_DeInit (LL_ADC_DeInit, funcdef_no=374, decl_uid=9971, cgraph_uid=378, symbol_order=377)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 35 count 30 (  1.2)


LL_ADC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,33u} r103={1d,23u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u,1e} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u,1e} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,1u} r175={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u,1e} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u,1e} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u,1e} r201={1d,1u} r202={1d,1u,1e} r204={1d,1u} r205={1d,1u} r207={1d} r208={5d,3u} r209={1d,87u} r210={1d,1u} r211={1d,2u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,2u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u,1e} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,2u} r243={1d,1u} r244={1d,1u} r245={1d,4u} r249={1d,3u} r252={1d,1u} 
;;    total ref usage 511{158d,330u,23e} in 308{308 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,34] 102[35,35] 103[36,36] 113[37,37] 114[38,38] 115[39,39] 116[40,40] 117[41,41] 118[42,42] 119[43,43] 121[44,44] 122[45,45] 123[46,46] 124[47,47] 125[48,48] 126[49,49] 127[50,50] 128[51,51] 129[52,52] 131[53,53] 132[54,54] 133[55,55] 134[56,56] 135[57,57] 136[58,58] 137[59,59] 138[60,60] 140[61,61] 141[62,62] 143[63,63] 144[64,64] 146[65,65] 147[66,66] 148[67,67] 149[68,68] 150[69,69] 151[70,70] 152[71,71] 153[72,72] 154[73,73] 155[74,74] 156[75,75] 157[76,76] 158[77,77] 159[78,78] 160[79,79] 161[80,80] 162[81,81] 163[82,82] 164[83,83] 165[84,84] 166[85,85] 167[86,86] 168[87,87] 169[88,88] 170[89,89] 171[90,90] 172[91,91] 173[92,92] 174[93,93] 175[94,94] 177[95,95] 179[96,96] 180[97,97] 181[98,98] 183[99,99] 185[100,100] 186[101,101] 188[102,102] 189[103,103] 190[104,104] 192[105,105] 194[106,106] 195[107,107] 197[108,108] 199[109,109] 201[110,110] 202[111,111] 204[112,112] 205[113,113] 207[114,114] 208[115,119] 209[120,120] 210[121,121] 211[122,122] 212[123,123] 213[124,124] 214[125,125] 215[126,126] 216[127,127] 217[128,128] 218[129,129] 219[130,130] 220[131,131] 221[132,132] 222[133,133] 223[134,134] 224[135,135] 225[136,136] 226[137,137] 227[138,138] 228[139,139] 229[140,140] 230[141,141] 231[142,142] 232[143,143] 233[144,144] 234[145,145] 235[146,146] 236[147,147] 237[148,148] 238[149,149] 239[150,150] 240[151,151] 241[152,152] 243[153,153] 244[154,154] 245[155,155] 249[156,156] 252[157,157] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d35(102){ }d36(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[35],103[36]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[35],103[36]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[35],103[36]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 19 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d35(bb 0 insn -1) }u3(103){ d36(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 209 210 211
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 175 209 210 211
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[35],103[36]
;; rd  gen 	(5) 100[34],175[94],209[120],210[121],211[122]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34],175[94],209[120],210[121],211[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; rd  out 	(6) 7[5],13[6],102[35],103[36],209[120],211[122]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d5(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(102){ d35(bb 0 insn -1) }u15(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 177 179 180 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 177 179 180 212
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],209[120],211[122]
;; rd  gen 	(5) 100[33],177[95],179[96],180[97],212[123]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34],177[95],179[96],180[97],212[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(7){ d5(bb 0 insn -1) }u27(13){ d6(bb 0 insn -1) }u28(102){ d35(bb 0 insn -1) }u29(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 181 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 181 213
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(3) 100[32],181[98],213[124]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],181[98],213[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d5(bb 0 insn -1) }u36(13){ d6(bb 0 insn -1) }u37(102){ d35(bb 0 insn -1) }u38(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 183 185 214 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 183 185 214 215
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(4) 183[99],185[100],214[125],215[126]
;; rd  kill	(4) 183[99],185[100],214[125],215[126]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 5 3 4 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d35(bb 0 insn -1) }u50(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 186 188 189 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 186 188 189 216
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(5) 100[31],186[101],188[102],189[103],216[127]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34],186[101],188[102],189[103],216[127]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ d5(bb 0 insn -1) }u62(13){ d6(bb 0 insn -1) }u63(102){ d35(bb 0 insn -1) }u64(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 190 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 190 217
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(3) 100[30],190[104],217[128]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],190[104],217[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d35(bb 0 insn -1) }u73(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 192 194 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 192 194 218 219
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(4) 192[105],194[106],218[129],219[130]
;; rd  kill	(4) 192[105],194[106],218[129],219[130]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 8 6 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d35(bb 0 insn -1) }u85(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 220
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(1) 220[131]
;; rd  kill	(1) 220[131]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 23 12 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(7){ d5(bb 0 insn -1) }u89(13){ d6(bb 0 insn -1) }u90(102){ d35(bb 0 insn -1) }u91(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 113 114 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],209[120],222[133]
;; rd  gen 	(4) 100[29],113[37],114[38],115[39]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34],113[37],114[38],115[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 9 10 )->[11]->( 23 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(7){ d5(bb 0 insn -1) }u100(13){ d6(bb 0 insn -1) }u101(102){ d35(bb 0 insn -1) }u102(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 197 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 197 221
;; live  kill	
;; rd  in  	(9) 7[5],13[6],100[29],102[35],103[36],113[37],114[38],115[39],209[120]
;; rd  gen 	(3) 100[28],197[108],221[132]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],197[108],221[132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 11 )->[12]->( 10 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(7){ d5(bb 0 insn -1) }u109(13){ d6(bb 0 insn -1) }u110(102){ d35(bb 0 insn -1) }u111(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 195 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 195 222
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(3) 100[27],195[107],222[133]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],195[107],222[133]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; rd  out 	(6) 7[5],13[6],102[35],103[36],209[120],222[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(7){ d5(bb 0 insn -1) }u118(13){ d6(bb 0 insn -1) }u119(102){ d35(bb 0 insn -1) }u120(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; live  gen 	 208
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],209[120],222[133]
;; rd  gen 	(1) 208[116]
;; rd  kill	(5) 208[115,116,117,118,119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(6) 7[5],13[6],102[35],103[36],208[116],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 10 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u122(7){ d5(bb 0 insn -1) }u123(13){ d6(bb 0 insn -1) }u124(102){ d35(bb 0 insn -1) }u125(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 208
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(1) 208[119]
;; rd  kill	(5) 208[115,116,117,118,119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(6) 7[5],13[6],102[35],103[36],208[119],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 14 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ d5(bb 0 insn -1) }u127(13){ d6(bb 0 insn -1) }u128(102){ d35(bb 0 insn -1) }u129(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 199 201 202 204 223 224 225 226 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 199 201 202 204 223 224 225 226 227
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;; rd  gen 	(9) 199[109],201[110],202[111],204[112],223[134],224[135],225[136],226[137],227[138]
;; rd  kill	(9) 199[109],201[110],202[111],204[112],223[134],224[135],225[136],226[137],227[138]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 15 17 )->[16]->( 17 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(7){ d5(bb 0 insn -1) }u150(13){ d6(bb 0 insn -1) }u151(102){ d35(bb 0 insn -1) }u152(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 205 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 100 [cc] 205 228
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;; rd  gen 	(3) 100[26],205[113],228[139]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],205[113],228[139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 16 )->[17]->( 18 16 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u158(7){ d5(bb 0 insn -1) }u159(13){ d6(bb 0 insn -1) }u160(102){ d35(bb 0 insn -1) }u161(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 100 [cc] 116 117 118
;; live  kill	
;; rd  in  	(10) 7[5],13[6],100[26],102[35],103[36],205[113],208[116,119],209[120],228[139]
;; rd  gen 	(4) 100[25],116[40],117[41],118[42]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34],116[40],117[41],118[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 17 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u169(7){ d5(bb 0 insn -1) }u170(13){ d6(bb 0 insn -1) }u171(102){ d35(bb 0 insn -1) }u172(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 208
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[35],103[36],208[116,119],209[120]
;; rd  gen 	(1) 208[118]
;; rd  kill	(5) 208[115,116,117,118,119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(6) 7[5],13[6],102[35],103[36],208[118],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 2 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u173(7){ d5(bb 0 insn -1) }u174(13){ d6(bb 0 insn -1) }u175(102){ d35(bb 0 insn -1) }u176(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; live  gen 	 208
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],209[120],211[122]
;; rd  gen 	(1) 208[115]
;; rd  kill	(5) 208[115,116,117,118,119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(6) 7[5],13[6],102[35],103[36],208[115],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 16 19 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ d5(bb 0 insn -1) }u179(13){ d6(bb 0 insn -1) }u180(102){ d35(bb 0 insn -1) }u181(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 119 229
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 100 [cc] 119 229
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],208[115,116,118,119],209[120]
;; rd  gen 	(3) 100[24],119[43],229[140]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33,34],119[43],229[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; rd  out 	(9) 7[5],13[6],102[35],103[36],208[115,116,118,119],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 20 )->[21]->( 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u187(7){ d5(bb 0 insn -1) }u188(13){ d6(bb 0 insn -1) }u189(102){ d35(bb 0 insn -1) }u190(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 121 122 123 124 125 126 127 128 129 131 132 133 134 135 136 137 138 140 141 143 144 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 230 231 232 233 234 235 236 237 238 239 240 241 243 244 245 249 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 121 122 123 124 125 126 127 128 129 131 132 133 134 135 136 137 138 140 141 143 144 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 230 231 232 233 234 235 236 237 238 239 240 241 243 244 245 249 252
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],208[115,116,118,119],209[120]
;; rd  gen 	(67) 121[44],122[45],123[46],124[47],125[48],126[49],127[50],128[51],129[52],131[53],132[54],133[55],134[56],135[57],136[58],137[59],138[60],140[61],141[62],143[63],144[64],146[65],147[66],148[67],149[68],150[69],151[70],152[71],153[72],154[73],155[74],156[75],157[76],158[77],159[78],160[79],161[80],162[81],163[82],164[83],165[84],166[85],167[86],168[87],169[88],170[89],171[90],172[91],173[92],174[93],230[141],231[142],232[143],233[144],234[145],235[146],236[147],237[148],238[149],239[150],240[151],241[152],243[153],244[154],245[155],249[156],252[157]
;; rd  kill	(67) 121[44],122[45],123[46],124[47],125[48],126[49],127[50],128[51],129[52],131[53],132[54],133[55],134[56],135[57],136[58],137[59],138[60],140[61],141[62],143[63],144[64],146[65],147[66],148[67],149[68],150[69],151[70],152[71],153[72],154[73],155[74],156[75],157[76],158[77],159[78],160[79],161[80],162[81],163[82],164[83],165[84],166[85],167[86],168[87],169[88],170[89],171[90],172[91],173[92],174[93],230[141],231[142],232[143],233[144],234[145],235[146],236[147],237[148],238[149],239[150],240[151],241[152],243[153],244[154],245[155],249[156],252[157]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; rd  out 	(8) 7[5],13[6],102[35],103[36],208[115,116,118,119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 20 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u333(7){ d5(bb 0 insn -1) }u334(13){ d6(bb 0 insn -1) }u335(102){ d35(bb 0 insn -1) }u336(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 208
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],208[115,116,118,119],209[120]
;; rd  gen 	(1) 208[117]
;; rd  kill	(5) 208[115,116,117,118,119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; rd  out 	(5) 7[5],13[6],102[35],103[36],208[117]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 11 )->[23]->( 10 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u337(7){ d5(bb 0 insn -1) }u338(13){ d6(bb 0 insn -1) }u339(102){ d35(bb 0 insn -1) }u340(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 207
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[35],103[36],209[120]
;; rd  gen 	(1) 207[114]
;; rd  kill	(1) 207[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; rd  out 	(5) 7[5],13[6],102[35],103[36],209[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 22 21 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u343(7){ d5(bb 0 insn -1) }u344(13){ d6(bb 0 insn -1) }u345(102){ d35(bb 0 insn -1) }u346(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],208[115,116,117,118,119]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[35],103[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u349(0){ d0(bb 24 insn 351) }u350(7){ d5(bb 0 insn -1) }u351(13){ d6(bb 0 insn -1) }u352(102){ d35(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[35],103[36]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 24 insn 351) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 117 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
  Adding insn 171 to worklist
  Adding insn 164 to worklist
  Adding insn 160 to worklist
  Adding insn 189 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 333 to worklist
  Adding insn 330 to worklist
  Adding insn 328 to worklist
  Adding insn 326 to worklist
  Adding insn 324 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 314 to worklist
  Adding insn 311 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 291 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 284 to worklist
  Adding insn 281 to worklist
  Adding insn 279 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
  Adding insn 271 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
  Adding insn 243 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 235 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 228 to worklist
  Adding insn 226 to worklist
  Adding insn 224 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 217 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 347 to worklist
  Adding insn 352 to worklist
Finished finding needed instructions:
  Adding insn 351 to worklist
Processing use of (reg 208 [ <retval> ]) in insn 351:
  Adding insn 4 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 211) in insn 6:
  Adding insn 23 to worklist
Processing use of (reg 175 [ _106 ]) in insn 23:
Processing use of (reg 222) in insn 5:
  Adding insn 148 to worklist
Processing use of (reg 195 [ _126 ]) in insn 148:
Processing use of (reg 0 r0) in insn 352:
Processing use of (reg 209 [ ADCx ]) in insn 347:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 209 [ ADCx ]) in insn 212:
Processing use of (reg 122 [ _11 ]) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 215:
Processing use of (reg 121 [ _10 ]) in insn 214:
Processing use of (reg 230) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 217:
Processing use of (reg 124 [ _13 ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 220:
Processing use of (reg 123 [ _12 ]) in insn 219:
Processing use of (reg 231) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 222:
Processing use of (reg 126 [ _15 ]) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 224:
Processing use of (reg 125 [ _14 ]) in insn 223:
Processing use of (reg 209 [ ADCx ]) in insn 226:
Processing use of (reg 128 [ _17 ]) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 228:
Processing use of (reg 127 [ _16 ]) in insn 227:
Processing use of (reg 209 [ ADCx ]) in insn 230:
Processing use of (reg 131 [ _20 ]) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 233:
Processing use of (reg 232) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 129 [ _18 ]) in insn 231:
Processing use of (reg 209 [ ADCx ]) in insn 235:
Processing use of (reg 133 [ _22 ]) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 238:
Processing use of (reg 132 [ _21 ]) in insn 237:
Processing use of (reg 233) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 240:
Processing use of (reg 135 [ _24 ]) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 243:
Processing use of (reg 134 [ _23 ]) in insn 242:
Processing use of (reg 234) in insn 242:
  Adding insn 241 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 245:
Processing use of (reg 137 [ _26 ]) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 247:
Processing use of (reg 136 [ _25 ]) in insn 246:
Processing use of (reg 209 [ ADCx ]) in insn 249:
Processing use of (reg 140 [ _29 ]) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 254:
Processing use of (reg 236) in insn 253:
  Adding insn 251 to worklist
Processing use of (reg 237) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 138 [ _27 ]) in insn 251:
Processing use of (reg 235) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 256:
Processing use of (reg 143 [ _32 ]) in insn 259:
  Adding insn 258 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 259:
Processing use of (reg 238) in insn 258:
  Adding insn 257 to worklist
Processing use of (reg 141 [ _30 ]) in insn 257:
Processing use of (reg 209 [ ADCx ]) in insn 261:
Processing use of (reg 146 [ _35 ]) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 264:
Processing use of (reg 239) in insn 263:
  Adding insn 262 to worklist
Processing use of (reg 144 [ _33 ]) in insn 262:
Processing use of (reg 209 [ ADCx ]) in insn 266:
Processing use of (reg 148 [ _37 ]) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 269:
Processing use of (reg 147 [ _36 ]) in insn 268:
Processing use of (reg 240) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 271:
Processing use of (reg 150 [ _39 ]) in insn 274:
  Adding insn 273 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 274:
Processing use of (reg 149 [ _38 ]) in insn 273:
Processing use of (reg 241) in insn 273:
  Adding insn 272 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 276:
Processing use of (reg 152 [ _41 ]) in insn 279:
  Adding insn 278 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 279:
Processing use of (reg 151 [ _40 ]) in insn 278:
Processing use of (reg 241) in insn 278:
Processing use of (reg 209 [ ADCx ]) in insn 281:
Processing use of (reg 154 [ _43 ]) in insn 284:
  Adding insn 283 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 284:
Processing use of (reg 153 [ _42 ]) in insn 283:
Processing use of (reg 243) in insn 283:
  Adding insn 282 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 286:
Processing use of (reg 156 [ _45 ]) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 289:
Processing use of (reg 155 [ _44 ]) in insn 288:
Processing use of (reg 244) in insn 288:
  Adding insn 287 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 291:
Processing use of (reg 158 [ _47 ]) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 294:
Processing use of (reg 157 [ _46 ]) in insn 293:
Processing use of (reg 245) in insn 293:
  Adding insn 292 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 296:
Processing use of (reg 160 [ _49 ]) in insn 299:
  Adding insn 298 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 299:
Processing use of (reg 159 [ _48 ]) in insn 298:
Processing use of (reg 245) in insn 298:
Processing use of (reg 209 [ ADCx ]) in insn 301:
Processing use of (reg 162 [ _51 ]) in insn 304:
  Adding insn 303 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 304:
Processing use of (reg 161 [ _50 ]) in insn 303:
Processing use of (reg 245) in insn 303:
Processing use of (reg 209 [ ADCx ]) in insn 306:
Processing use of (reg 164 [ _53 ]) in insn 309:
  Adding insn 308 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 309:
Processing use of (reg 163 [ _52 ]) in insn 308:
Processing use of (reg 245) in insn 308:
Processing use of (reg 209 [ ADCx ]) in insn 311:
Processing use of (reg 166 [ _55 ]) in insn 314:
  Adding insn 313 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 314:
Processing use of (reg 165 [ _54 ]) in insn 313:
Processing use of (reg 249) in insn 313:
  Adding insn 312 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 316:
Processing use of (reg 168 [ _57 ]) in insn 319:
  Adding insn 318 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 319:
Processing use of (reg 167 [ _56 ]) in insn 318:
Processing use of (reg 249) in insn 318:
Processing use of (reg 209 [ ADCx ]) in insn 321:
Processing use of (reg 170 [ _59 ]) in insn 324:
  Adding insn 323 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 324:
Processing use of (reg 169 [ _58 ]) in insn 323:
Processing use of (reg 249) in insn 323:
Processing use of (reg 209 [ ADCx ]) in insn 326:
Processing use of (reg 172 [ _61 ]) in insn 328:
  Adding insn 327 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 328:
Processing use of (reg 171 [ _60 ]) in insn 327:
Processing use of (reg 209 [ ADCx ]) in insn 330:
Processing use of (reg 174 [ _63 ]) in insn 333:
  Adding insn 332 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 333:
Processing use of (reg 173 [ _62 ]) in insn 332:
Processing use of (reg 252) in insn 332:
  Adding insn 331 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 206:
Processing use of (reg 100 cc) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 229) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 119 [ _8 ]) in insn 207:
Processing use of (reg 102 sfp) in insn 193:
Processing use of (reg 102 sfp) in insn 195:
Processing use of (reg 117 [ _6 ]) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 116 [ timeout_cpu_cycles.4_5 ]) in insn 194:
Processing use of (reg 102 sfp) in insn 197:
Processing use of (reg 100 cc) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 118 [ timeout_cpu_cycles.5_7 ]) in insn 199:
Processing use of (reg 209 [ ADCx ]) in insn 186:
Processing use of (reg 100 cc) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 228) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 205 [ _138 ]) in insn 187:
Processing use of (reg 209 [ ADCx ]) in insn 160:
Processing use of (reg 204 [ _137 ]) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 164:
Processing use of (reg 223) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 202 [ _135 ]) in insn 162:
Processing use of (reg 224) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 171:
Processing use of (reg 201 [ _134 ]) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 175:
Processing use of (reg 225) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 199 [ _132 ]) in insn 173:
Processing use of (reg 226) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 102 sfp) in insn 179:
Processing use of (reg 227) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 146:
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 222) in insn 149:
Processing use of (reg 209 [ ADCx ]) in insn 137:
Processing use of (reg 100 cc) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 221) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 197 [ _129 ]) in insn 138:
Processing use of (reg 102 sfp) in insn 124:
Processing use of (reg 102 sfp) in insn 126:
Processing use of (reg 114 [ _2 ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 113 [ timeout_cpu_cycles.2_1 ]) in insn 125:
Processing use of (reg 102 sfp) in insn 128:
Processing use of (reg 100 cc) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 115 [ timeout_cpu_cycles.3_3 ]) in insn 129:
Processing use of (reg 102 sfp) in insn 117:
Processing use of (reg 220) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 105:
Processing use of (reg 194 [ _125 ]) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 109:
Processing use of (reg 218) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 192 [ _123 ]) in insn 107:
Processing use of (reg 219) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 95:
Processing use of (reg 100 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 217) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 190 [ _121 ]) in insn 96:
Processing use of (reg 209 [ ADCx ]) in insn 76:
Processing use of (reg 189 [ _120 ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 78:
Processing use of (reg 188 [ _119 ]) in insn 77:
Processing use of (reg 209 [ ADCx ]) in insn 85:
Processing use of (reg 100 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 216) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 186 [ _117 ]) in insn 86:
Processing use of (reg 209 [ ADCx ]) in insn 61:
Processing use of (reg 185 [ _116 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 65:
Processing use of (reg 214) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 183 [ _114 ]) in insn 63:
Processing use of (reg 215) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 51:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 213) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 181 [ _112 ]) in insn 52:
Processing use of (reg 209 [ ADCx ]) in insn 32:
Processing use of (reg 180 [ _111 ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 34:
Processing use of (reg 179 [ _110 ]) in insn 33:
Processing use of (reg 209 [ ADCx ]) in insn 41:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 212) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 177 [ _108 ]) in insn 42:
Processing use of (reg 102 sfp) in insn 15:
Processing use of (reg 210) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 209 [ ADCx ]) in insn 21:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 211) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,33u} r103={1d,23u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u,1e} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u,1e} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,1u} r175={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u,1e} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u,1e} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u,1e} r201={1d,1u} r202={1d,1u,1e} r204={1d,1u} r205={1d,1u} r207={1d} r208={5d,3u} r209={1d,87u} r210={1d,1u} r211={1d,2u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,2u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u,1e} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,2u} r243={1d,1u} r244={1d,1u} r245={1d,4u} r249={1d,3u} r252={1d,1u} 
;;    total ref usage 511{158d,330u,23e} in 308{308 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 209 [ ADCx ])
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":815:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(note 3 2 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 3 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 210)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":821:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 175 [ _106 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:7 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 211)
        (and:SI (reg:SI 175 [ _106 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ _106 ])
        (nil)))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 358)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3654:22 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 179 [ _110 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 180 [ _111 ])
        (and:SI (reg:SI 179 [ _110 ])
            (const_int -4065 [0xfffffffffffff01f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _110 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 180 [ _111 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ _111 ])
        (nil)))
(debug_insn 35 34 36 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6851:26 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:3 -1
     (nil))
(insn 41 40 42 3 (set (reg:SI 177 [ _108 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 3 (set (reg:SI 212)
        (and:SI (reg:SI 177 [ _108 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ _108 ])
        (nil)))
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(insn 51 50 52 4 (set (reg:SI 181 [ _112 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 4 (set (reg:SI 213)
        (and:SI (reg:SI 181 [ _112 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ _112 ])
        (nil)))
(insn 53 52 54 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 59 58 60 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6835:22 -1
     (nil))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 183 [ _114 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 215)
        (const_int 2147483584 [0x7fffffc0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 214)
        (and:SI (reg:SI 183 [ _114 ])
            (reg:SI 215))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 183 [ _114 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 183 [ _114 ])
                    (const_int 2147483584 [0x7fffffc0]))
                (nil)))))
(insn 64 63 65 5 (set (reg:SI 185 [ _116 ])
        (ior:SI (reg:SI 214)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 65 64 66 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 185 [ _116 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185 [ _116 ])
        (nil)))
(code_label 66 65 67 6 21 (nil) [2 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4442:22 -1
     (nil))
(debug_insn 75 74 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 -1
     (nil))
(insn 76 75 77 6 (set (reg:SI 188 [ _119 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 189 [ _120 ])
        (and:SI (reg:SI 188 [ _119 ])
            (const_int -509 [0xfffffffffffffe03]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ _119 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 189 [ _120 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189 [ _120 ])
        (nil)))
(debug_insn 79 78 80 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7076:26 -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:3 -1
     (nil))
(insn 85 84 86 6 (set (reg:SI 186 [ _117 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 6 (set (reg:SI 216)
        (and:SI (reg:SI 186 [ _117 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ _117 ])
        (nil)))
(insn 87 86 88 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 7 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 95 94 96 7 (set (reg:SI 190 [ _121 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 7 (set (reg:SI 217)
        (and:SI (reg:SI 190 [ _121 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _121 ])
        (nil)))
(insn 97 96 98 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 98 97 99 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 99 98 100 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 102 101 103 8 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 103 102 104 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7060:22 -1
     (nil))
(debug_insn 104 103 105 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 -1
     (nil))
(insn 105 104 106 8 (set (reg:SI 192 [ _123 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 8 (set (reg:SI 219)
        (const_int 2147483584 [0x7fffffc0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 8 (set (reg:SI 218)
        (and:SI (reg:SI 192 [ _123 ])
            (reg:SI 219))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 192 [ _123 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 192 [ _123 ])
                    (const_int 2147483584 [0x7fffffc0]))
                (nil)))))
(insn 108 107 109 8 (set (reg:SI 194 [ _125 ])
        (ior:SI (reg:SI 218)
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 109 108 110 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 194 [ _125 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194 [ _125 ])
        (nil)))
(code_label 110 109 111 9 22 (nil) [2 uses])
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 113 112 114 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 114 113 115 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:5 -1
     (nil))
(insn 116 115 117 9 (set (reg:SI 220)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 9 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 220)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(debug_insn 118 117 147 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:5 -1
     (nil))
      ; pc falls through to BB 11
(code_label 147 118 121 10 26 (nil) [1 uses])
(note 121 147 122 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 10 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 123 122 124 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:7 -1
     (nil))
(insn 124 123 125 10 (set (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 10 (set (reg:SI 114 [ _2 ])
        (plus:SI (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (nil)))
(insn 126 125 127 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:7 -1
     (nil))
(insn 128 127 129 10 (set (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (nil)))
(jump_insn 130 129 131 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 363)
(code_label 131 130 132 11 23 (nil) [0 uses])
(note 132 131 133 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 134 133 135 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 135 134 136 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 136 135 137 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(insn 137 136 138 11 (set (reg:SI 197 [ _129 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 139 11 (set (reg:SI 221)
        (and:SI (reg:SI 197 [ _129 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197 [ _129 ])
        (nil)))
(insn 139 138 140 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(jump_insn 140 139 141 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 341)
(note 141 140 142 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 12 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 143 142 144 12 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 144 143 145 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 145 144 146 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 146 145 148 12 (set (reg:SI 195 [ _126 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 146 149 12 (set (reg:SI 222)
        (and:SI (reg:SI 195 [ _126 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ _126 ])
        (nil)))
(insn 149 148 150 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 150 149 359 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 147)
(note 359 150 5 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 5 359 363 13 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 15
(code_label 363 5 362 14 30 (nil) [1 uses])
(note 362 363 4 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 4 362 151 14 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":863:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 151 4 152 15 24 (nil) [0 uses])
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 154 153 155 15 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 155 154 156 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 156 155 157 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 157 156 158 15 (var_location:SI QueueMode (const_int 2097152 [0x200000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 158 157 159 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4904:22 -1
     (nil))
(debug_insn 159 158 160 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 -1
     (nil))
(insn 160 159 161 15 (set (reg:SI 202 [ _135 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 15 (set (reg:SI 224)
        (const_int 2145386495 [0x7fdfffff])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 15 (set (reg:SI 223)
        (and:SI (reg:SI 202 [ _135 ])
            (reg:SI 224))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (expr_list:REG_DEAD (reg:SI 202 [ _135 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 202 [ _135 ])
                    (const_int 2145386495 [0x7fdfffff]))
                (nil)))))
(insn 163 162 164 15 (set (reg:SI 204 [ _137 ])
        (ior:SI (reg:SI 223)
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(insn 164 163 165 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 204 [ _137 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ _137 ])
        (nil)))
(debug_insn 165 164 166 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 166 165 167 15 (var_location:SI QueueMode (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 167 166 168 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 168 167 169 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 169 168 170 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6710:22 -1
     (nil))
(debug_insn 170 169 171 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 -1
     (nil))
(insn 171 170 172 15 (set (reg:SI 199 [ _132 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 15 (set (reg:SI 226)
        (const_int 2147483584 [0x7fffffc0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 174 15 (set (reg:SI 225)
        (and:SI (reg:SI 199 [ _132 ])
            (reg:SI 226))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_DEAD (reg:SI 199 [ _132 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 199 [ _132 ])
                    (const_int 2147483584 [0x7fffffc0]))
                (nil)))))
(insn 174 173 175 15 (set (reg:SI 201 [ _134 ])
        (ior:SI (reg:SI 225)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 175 174 176 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 201 [ _134 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201 [ _134 ])
        (nil)))
(debug_insn 176 175 177 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 177 176 178 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:5 -1
     (nil))
(insn 178 177 179 15 (set (reg:SI 227)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 178 180 15 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(debug_insn 180 179 198 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:5 -1
     (nil))
(code_label 198 180 181 16 27 (nil) [1 uses])
(note 181 198 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 183 182 184 16 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 184 183 185 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6740:26 -1
     (nil))
(debug_insn 185 184 186 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:3 -1
     (nil))
(insn 186 185 187 16 (set (reg:SI 205 [ _138 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 16 (set (reg:SI 228)
        (and:SI (reg:SI 205 [ _138 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 205 [ _138 ])
        (nil)))
(insn 188 187 189 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(jump_insn 189 188 190 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 190 189 191 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 17 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 192 191 193 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:7 -1
     (nil))
(insn 193 192 194 17 (set (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 17 (set (reg:SI 117 [ _6 ])
        (plus:SI (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (nil)))
(insn 195 194 196 17 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 196 195 197 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:7 -1
     (nil))
(insn 197 196 199 17 (set (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 197 200 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (nil)))
(jump_insn 200 199 354 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 198)
(note 354 200 7 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 7 354 358 18 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":884:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 358 7 357 19 29 (nil) [1 uses])
(note 357 358 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 357 201 19 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 201 6 202 20 20 (nil) [1 uses])
(note 202 201 203 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 20 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 204 203 205 20 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 205 204 206 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:3 -1
     (nil))
(insn 206 205 207 20 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 20 (set (reg:SI 229)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 63 [0x3f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 208 207 209 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(jump_insn 209 208 210 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 367)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 367)
(note 210 209 211 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 211 210 212 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 -1
     (nil))
(insn 212 211 213 21 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 21 (set (reg:SI 230)
        (const_int -2048 [0xfffffffffffff800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 215 21 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (reg:SI 230))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230)
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 121 [ _10 ])
                    (const_int -2048 [0xfffffffffffff800]))
                (nil)))))
(insn 215 214 216 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 216 215 217 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 -1
     (nil))
(insn 217 216 218 21 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 217 219 21 (set (reg:SI 231)
        (const_int 2047 [0x7ff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 218 220 21 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg:SI 231))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 123 [ _12 ])
                    (const_int 2047 [0x7ff]))
                (nil)))))
(insn 220 219 221 21 (set (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 221 220 222 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 -1
     (nil))
(insn 222 221 223 21 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 21 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -1342177281 [0xffffffffafffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 224 223 225 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 225 224 226 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 -1
     (nil))
(insn 226 225 227 21 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 21 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 228 227 229 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(debug_insn 229 228 230 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 -1
     (nil))
(insn 230 229 231 21 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 21 (set (reg:SI 232)
        (and:SI (reg:SI 129 [ _18 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 232 231 233 21 (set (reg:SI 131 [ _20 ])
        (ior:SI (reg:SI 232)
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(insn 233 232 234 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 131 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
        (nil)))
(debug_insn 234 233 235 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 -1
     (nil))
(insn 235 234 236 21 (set (reg:SI 132 [ _21 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 235 237 21 (set (reg:SI 233)
        (const_int -234948608 [0xfffffffff1fef800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 21 (set (reg:SI 133 [ _22 ])
        (and:SI (reg:SI 132 [ _21 ])
            (reg:SI 233))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg:SI 132 [ _21 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 132 [ _21 ])
                    (const_int -234948608 [0xfffffffff1fef800]))
                (nil)))))
(insn 238 237 239 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])
        (reg:SI 133 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(debug_insn 239 238 240 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 -1
     (nil))
(insn 240 239 241 21 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 21 (set (reg:SI 234)
        (const_int -1073741817 [0xffffffffc0000007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 243 21 (set (reg:SI 135 [ _24 ])
        (and:SI (reg:SI 134 [ _23 ])
            (reg:SI 234))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ _23 ])
                    (const_int -1073741817 [0xffffffffc0000007]))
                (nil)))))
(insn 243 242 244 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])
        (reg:SI 135 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _24 ])
        (nil)))
(debug_insn 244 243 245 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 -1
     (nil))
(insn 245 244 246 21 (set (reg:SI 136 [ _25 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 21 (set (reg:SI 137 [ _26 ])
        (and:SI (reg:SI 136 [ _25 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _25 ])
        (nil)))
(insn 247 246 248 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])
        (reg:SI 137 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _26 ])
        (nil)))
(debug_insn 248 247 249 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 -1
     (nil))
(insn 249 248 250 21 (set (reg:SI 138 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 21 (set (reg:SI 235)
        (const_int -268402688 [0xfffffffff0008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 21 (set (reg:SI 236)
        (and:SI (reg:SI 138 [ _27 ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 138 [ _27 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _27 ])
                    (const_int -268402688 [0xfffffffff0008000]))
                (nil)))))
(insn 252 251 253 21 (set (reg:SI 237)
        (const_int 268369920 [0xfff0000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 253 252 254 21 (set (reg:SI 140 [ _29 ])
        (ior:SI (reg:SI 236)
            (reg:SI 237))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237)
        (expr_list:REG_DEAD (reg:SI 236)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 236)
                    (const_int 268369920 [0xfff0000]))
                (nil)))))
(insn 254 253 255 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])
        (reg:SI 140 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _29 ])
        (nil)))
(debug_insn 255 254 256 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 -1
     (nil))
(insn 256 255 257 21 (set (reg:SI 141 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 256 258 21 (set (reg:SI 238)
        (and:SI (reg:SI 141 [ _30 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
        (nil)))
(insn 258 257 259 21 (set (reg:SI 143 [ _32 ])
        (ior:SI (reg:SI 238)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 259 258 260 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])
        (reg:SI 143 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _32 ])
        (nil)))
(debug_insn 260 259 261 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 -1
     (nil))
(insn 261 260 262 21 (set (reg:SI 144 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 263 21 (set (reg:SI 239)
        (and:SI (reg:SI 144 [ _33 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _33 ])
        (nil)))
(insn 263 262 264 21 (set (reg:SI 146 [ _35 ])
        (ior:SI (reg:SI 239)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(insn 264 263 265 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])
        (reg:SI 146 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _35 ])
        (nil)))
(debug_insn 265 264 266 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 -1
     (nil))
(insn 266 265 267 21 (set (reg:SI 147 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 267 266 268 21 (set (reg:SI 240)
        (const_int -528349136 [0xffffffffe0820830])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 268 267 269 21 (set (reg:SI 148 [ _37 ])
        (and:SI (reg:SI 147 [ _36 ])
            (reg:SI 240))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (expr_list:REG_DEAD (reg:SI 147 [ _36 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 147 [ _36 ])
                    (const_int -528349136 [0xffffffffe0820830]))
                (nil)))))
(insn 269 268 270 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])
        (reg:SI 148 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _37 ])
        (nil)))
(debug_insn 270 269 271 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 -1
     (nil))
(insn 271 270 272 21 (set (reg:SI 149 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 271 273 21 (set (reg:SI 241)
        (const_int -528349152 [0xffffffffe0820820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 272 274 21 (set (reg:SI 150 [ _39 ])
        (and:SI (reg:SI 149 [ _38 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _38 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ _38 ])
                (const_int -528349152 [0xffffffffe0820820]))
            (nil))))
(insn 274 273 275 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])
        (reg:SI 150 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _39 ])
        (nil)))
(debug_insn 275 274 276 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 -1
     (nil))
(insn 276 275 278 21 (set (reg:SI 151 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 276 279 21 (set (reg:SI 152 [ _41 ])
        (and:SI (reg:SI 151 [ _40 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 151 [ _40 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ _40 ])
                    (const_int -528349152 [0xffffffffe0820820]))
                (nil)))))
(insn 279 278 280 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])
        (reg:SI 152 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _41 ])
        (nil)))
(debug_insn 280 279 281 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 -1
     (nil))
(insn 281 280 282 21 (set (reg:SI 153 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 282 281 283 21 (set (reg:SI 243)
        (const_int -2016 [0xfffffffffffff820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 284 21 (set (reg:SI 154 [ _43 ])
        (and:SI (reg:SI 153 [ _42 ])
            (reg:SI 243))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 243)
        (expr_list:REG_DEAD (reg:SI 153 [ _42 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 153 [ _42 ])
                    (const_int -2016 [0xfffffffffffff820]))
                (nil)))))
(insn 284 283 285 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])
        (reg:SI 154 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ _43 ])
        (nil)))
(debug_insn 285 284 286 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 -1
     (nil))
(insn 286 285 287 21 (set (reg:SI 155 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 286 288 21 (set (reg:SI 244)
        (const_int 68173824 [0x4104000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 287 289 21 (set (reg:SI 156 [ _45 ])
        (and:SI (reg:SI 155 [ _44 ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (expr_list:REG_DEAD (reg:SI 155 [ _44 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ _44 ])
                    (const_int 68173824 [0x4104000]))
                (nil)))))
(insn 289 288 290 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 156 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _45 ])
        (nil)))
(debug_insn 290 289 291 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 -1
     (nil))
(insn 291 290 292 21 (set (reg:SI 157 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 291 293 21 (set (reg:SI 245)
        (const_int 16773120 [0xfff000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 21 (set (reg:SI 158 [ _47 ])
        (and:SI (reg:SI 157 [ _46 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _46 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ _46 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 294 293 295 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])
        (reg:SI 158 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _47 ])
        (nil)))
(debug_insn 295 294 296 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 -1
     (nil))
(insn 296 295 298 21 (set (reg:SI 159 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 296 299 21 (set (reg:SI 160 [ _49 ])
        (and:SI (reg:SI 159 [ _48 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _48 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 159 [ _48 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 299 298 300 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])
        (reg:SI 160 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _49 ])
        (nil)))
(debug_insn 300 299 301 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 -1
     (nil))
(insn 301 300 303 21 (set (reg:SI 161 [ _50 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 301 304 21 (set (reg:SI 162 [ _51 ])
        (and:SI (reg:SI 161 [ _50 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _50 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 161 [ _50 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 304 303 305 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])
        (reg:SI 162 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162 [ _51 ])
        (nil)))
(debug_insn 305 304 306 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 -1
     (nil))
(insn 306 305 308 21 (set (reg:SI 163 [ _52 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 306 309 21 (set (reg:SI 164 [ _53 ])
        (and:SI (reg:SI 163 [ _52 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 163 [ _52 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ _52 ])
                    (const_int 16773120 [0xfff000]))
                (nil)))))
(insn 309 308 310 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])
        (reg:SI 164 [ _53 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164 [ _53 ])
        (nil)))
(debug_insn 310 309 311 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 -1
     (nil))
(insn 311 310 312 21 (set (reg:SI 165 [ _54 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 21 (set (reg:SI 249)
        (const_int -524288 [0xfffffffffff80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 312 314 21 (set (reg:SI 166 [ _55 ])
        (and:SI (reg:SI 165 [ _54 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _54 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ _54 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 314 313 315 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])
        (reg:SI 166 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ _55 ])
        (nil)))
(debug_insn 315 314 316 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 -1
     (nil))
(insn 316 315 318 21 (set (reg:SI 167 [ _56 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 318 316 319 21 (set (reg:SI 168 [ _57 ])
        (and:SI (reg:SI 167 [ _56 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _56 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ _56 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 319 318 320 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])
        (reg:SI 168 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _57 ])
        (nil)))
(debug_insn 320 319 321 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 -1
     (nil))
(insn 321 320 323 21 (set (reg:SI 169 [ _58 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 321 324 21 (set (reg:SI 170 [ _59 ])
        (and:SI (reg:SI 169 [ _58 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg:SI 169 [ _58 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 169 [ _58 ])
                    (const_int -524288 [0xfffffffffff80000]))
                (nil)))))
(insn 324 323 325 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])
        (reg:SI 170 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _59 ])
        (nil)))
(debug_insn 325 324 326 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 -1
     (nil))
(insn 326 325 327 21 (set (reg:SI 171 [ _60 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 328 21 (set (reg:SI 172 [ _61 ])
        (and:SI (reg:SI 171 [ _60 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _60 ])
        (nil)))
(insn 328 327 329 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])
        (reg:SI 172 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _61 ])
        (nil)))
(debug_insn 329 328 330 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 -1
     (nil))
(insn 330 329 331 21 (set (reg:SI 173 [ _62 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 330 332 21 (set (reg:SI 252)
        (const_int -16384 [0xffffffffffffc000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 332 331 333 21 (set (reg:SI 174 [ _63 ])
        (and:SI (reg:SI 173 [ _62 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg:SI 173 [ _62 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 173 [ _62 ])
                    (const_int -16384 [0xffffffffffffc000]))
                (nil)))))
(insn 333 332 367 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])
        (reg:SI 174 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 209 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 174 [ _63 ])
            (nil))))
      ; pc falls through to BB 24
(code_label 367 333 366 22 31 (nil) [1 uses])
(note 366 367 8 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 8 366 336 22 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1055:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 336 8 337 22 (var_location:QI status (const_int 1 [0x1])) -1
     (nil))
(debug_insn 337 336 341 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1058:3 -1
     (nil))
      ; pc falls through to BB 24
(code_label 341 337 342 23 25 (nil) [1 uses])
(note 342 341 343 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 23 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 344 343 345 23 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 345 344 346 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 346 345 347 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 347 346 353 23 (set (reg:SI 207 [ _155 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 207 [ _155 ])
        (nil)))
      ; pc falls through to BB 10
(note 353 347 351 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 351 353 352 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 208 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 208 [ <retval> ])
        (nil)))
(insn 352 351 0 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 -1
     (nil))

;; Function LL_ADC_Init (LL_ADC_Init, funcdef_no=375, decl_uid=9974, cgraph_uid=379, symbol_order=378)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_ADC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u,1e} r120={1d,1u} r121={1d,1u} r123={2d,2u} r124={1d,4u} r125={1d,3u} r126={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 88{42d,45u,1e} in 34{34 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 120[28,28] 121[29,29] 123[30,31] 124[32,32] 125[33,33] 126[34,34] 127[35,35] 128[36,36] 129[37,37] 130[38,38] 131[39,39] 132[40,40] 133[41,41] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 124 125 126
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 124 125 126
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 100[24],121[29],124[32],125[33],126[34]
;; rd  kill	(5) 100[24],121[29],124[32],125[33],126[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; rd  out 	(7) 7[5],13[6],102[25],103[26],124[32],125[33],126[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; lr  def 	 113 120 123 127 128 129 130 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; live  gen 	 113 120 123 127 128 129 130 131 132 133
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],124[32],125[33],126[34]
;; rd  gen 	(10) 113[27],120[28],123[30],127[35],128[36],129[37],130[38],131[39],132[40],133[41]
;; rd  kill	(11) 113[27],120[28],123[30,31],127[35],128[36],129[37],130[38],131[39],132[40],133[41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[25],103[26],123[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d25(bb 0 insn -1) }u34(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],124[32],125[33],126[34]
;; rd  gen 	(1) 123[31]
;; rd  kill	(2) 123[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[25],103[26],123[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d5(bb 0 insn -1) }u36(13){ d6(bb 0 insn -1) }u37(102){ d25(bb 0 insn -1) }u38(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],123[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(0){ d0(bb 5 insn 44) }u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 44) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 35 to worklist
  Adding insn 26 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
  Adding insn 44 to worklist
Processing use of (reg 123 [ <retval> ]) in insn 44:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 126) in insn 5:
  Adding insn 21 to worklist
Processing use of (reg 121 [ _15 ]) in insn 21:
Processing use of (reg 0 r0) in insn 45:
Processing use of (reg 124 [ ADCx ]) in insn 26:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ _8 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 124 [ ADCx ]) in insn 35:
Processing use of (reg 130) in insn 34:
  Adding insn 31 to worklist
Processing use of (reg 132) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 113 [ _1 ]) in insn 33:
Processing use of (reg 133) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 127) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 131 [ ADC_InitStruct_13(D)->LowPowerMode ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 125 [ ADC_InitStruct ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 128 [ ADC_InitStruct_13(D)->Resolution ]) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 129 [ ADC_InitStruct_13(D)->DataAlignment ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 125 [ ADC_InitStruct ]) in insn 28:
Processing use of (reg 125 [ ADC_InitStruct ]) in insn 27:
Processing use of (reg 124 [ ADCx ]) in insn 19:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 126) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u,1e} r120={1d,1u} r121={1d,1u} r123={2d,2u} r124={1d,4u} r125={1d,3u} r126={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 88{42d,45u,1e} in 34{34 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 124 [ ADCx ])
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 125 [ ADC_InitStruct ])
        (reg:SI 1 r1 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_InitStruct ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1099:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1101:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1102:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1103:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI ADCx (reg/v/f:SI 124 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 121 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_12(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:7 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 126)
        (and:SI (reg:SI 121 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _15 ])
        (nil)))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 50)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
        (mem:SI (reg/v/f:SI 125 [ ADC_InitStruct ]) [1 ADC_InitStruct_13(D)->Resolution+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_13(D)->DataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 127)
        (ior:SI (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (expr_list:REG_DEAD (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (nil))))
(insn 30 29 31 3 (set (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_13(D)->LowPowerMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ ADC_InitStruct ])
        (nil)))
(insn 31 30 32 3 (set (reg:SI 130)
        (ior:SI (reg:SI 127)
            (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (expr_list:REG_DEAD (reg:SI 127)
            (nil))))
(insn 32 31 33 3 (set (reg:SI 133)
        (const_int -49177 [0xffffffffffff3fe7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 132)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 113 [ _1 ])
                    (const_int -49177 [0xffffffffffff3fe7]))
                (nil)))))
(insn 34 33 35 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 130)
            (reg:SI 132))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 130)
            (nil))))
(insn 35 34 5 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 5 35 50 3 (set (reg/v:SI 123 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 50 5 49 4 51 (nil) [1 uses])
(note 49 50 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 49 36 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1128:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 36 6 37 5 50 (nil) [0 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 39 38 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1131:3 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 45 44 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 -1
     (nil))

;; Function LL_ADC_StructInit (LL_ADC_StructInit, funcdef_no=376, decl_uid=9976, cgraph_uid=380, symbol_order=379)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_ADC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r114={1d,3u} 
;;    total ref usage 41{27d,14u,0e} in 8{8 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(2) 113[25],114[26]
;; rd  kill	(2) 113[25],114[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(7){ d4(bb 0 insn -1) }u12(13){ d5(bb 0 insn -1) }u13(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ ADC_InitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ ADC_InitStruct ]) in insn 11:
Processing use of (reg 114) in insn 11:
Processing use of (reg 113 [ ADC_InitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r114={1d,3u} 
;;    total ref usage 41{27d,14u,0e} in 8{8 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ ADC_InitStruct ])
        (reg:SI 0 r0 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1141:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_InitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_InitStruct ]) [1 ADC_InitStruct_2(D)->Resolution+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_2(D)->DataAlignment+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:3 -1
     (nil))
(insn 14 12 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_2(D)->LowPowerMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_InitStruct ])
            (nil))))

;; Function LL_ADC_REG_Init (LL_ADC_REG_Init, funcdef_no=377, decl_uid=9979, cgraph_uid=381, symbol_order=380)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


LL_ADC_REG_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u,1e} r121={1d,1u} r122={1d,1u,1e} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r141={2d,2u} r142={1d,9u} r143={1d,11u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 154{62d,90u,2e} in 72{72 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,25] 102[26,26] 103[27,27] 113[28,28] 114[29,29] 121[30,30] 122[31,31] 128[32,32] 129[33,33] 131[34,34] 133[35,35] 141[36,37] 142[38,38] 143[39,39] 144[40,40] 145[41,41] 146[42,42] 147[43,43] 148[44,44] 149[45,45] 150[46,46] 151[47,47] 152[48,48] 153[49,49] 154[50,50] 155[51,51] 156[52,52] 157[53,53] 158[54,54] 159[55,55] 160[56,56] 161[57,57] 162[58,58] 163[59,59] 164[60,60] 165[61,61] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 129 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 129 142 143 144
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;; rd  gen 	(5) 100[25],129[33],142[38],143[39],144[40]
;; rd  kill	(6) 100[24,25],129[33],142[38],143[39],144[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[5],13[6],102[26],103[27],142[38],143[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d5(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(102){ d26(bb 0 insn -1) }u15(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 100 [cc] 113
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],142[38],143[39]
;; rd  gen 	(2) 100[24],113[28]
;; rd  kill	(3) 100[24,25],113[28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; rd  out 	(7) 7[5],13[6],102[26],103[27],113[28],142[38],143[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d26(bb 0 insn -1) }u22(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 114 121 145 146 147 148 149 150 151 152 153 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	 114 121 145 146 147 148 149 150 151 152 153 154 155
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[26],103[27],113[28],142[38],143[39]
;; rd  gen 	(13) 114[29],121[30],145[41],146[42],147[43],148[44],149[45],150[46],151[47],152[48],153[49],154[50],155[51]
;; rd  kill	(13) 114[29],121[30],145[41],146[42],147[43],148[44],149[45],150[46],151[47],152[48],153[49],154[50],155[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; rd  out 	(6) 7[5],13[6],102[26],103[27],113[28],142[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d26(bb 0 insn -1) }u47(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 122 128 156 157 158 159 160 161 162 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	 122 128 156 157 158 159 160 161 162 163 164
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[26],103[27],113[28],142[38],143[39]
;; rd  gen 	(11) 122[31],128[32],156[52],157[53],158[54],159[55],160[56],161[57],162[58],163[59],164[60]
;; rd  kill	(11) 122[31],128[32],156[52],157[53],158[54],159[55],160[56],161[57],162[58],163[59],164[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; rd  out 	(6) 7[5],13[6],102[26],103[27],113[28],142[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d26(bb 0 insn -1) }u69(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  def 	 131 133 141 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  gen 	 131 133 141 165
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],113[28],142[38]
;; rd  gen 	(4) 131[34],133[35],141[37],165[61]
;; rd  kill	(5) 131[34],133[35],141[36,37],165[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[5],13[6],102[26],103[27],141[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u77(7){ d5(bb 0 insn -1) }u78(13){ d6(bb 0 insn -1) }u79(102){ d26(bb 0 insn -1) }u80(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],142[38],143[39]
;; rd  gen 	(1) 141[36]
;; rd  kill	(2) 141[36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[5],13[6],102[26],103[27],141[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d26(bb 0 insn -1) }u84(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],141[36,37]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u88(0){ d0(bb 8 insn 89) }u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 89) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 34 to worklist
  Adding insn 50 to worklist
  Adding insn 37 to worklist
  Adding insn 67 to worklist
  Adding insn 56 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 90 to worklist
Finished finding needed instructions:
  Adding insn 89 to worklist
Processing use of (reg 141 [ <retval> ]) in insn 89:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 90:
Processing use of (reg 142 [ ADCx ]) in insn 75:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ _36 ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 142 [ ADCx ]) in insn 78:
Processing use of (reg 113 [ _1 ]) in insn 77:
  Adding insn 31 to worklist
Processing use of (reg 165) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 131 [ _34 ]) in insn 76:
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 31:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 142 [ ADCx ]) in insn 56:
Processing use of (reg 128 [ _23 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 142 [ ADCx ]) in insn 67:
Processing use of (reg 162) in insn 66:
  Adding insn 64 to worklist
Processing use of (reg 164 [ ADC_REG_InitStruct_28(D)->Overrun ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 65:
Processing use of (reg 160) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 63:
Processing use of (reg 158) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 61:
Processing use of (reg 157) in insn 60:
  Adding insn 58 to worklist
Processing use of (reg 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 59:
Processing use of (reg 122 [ _14 ]) in insn 58:
Processing use of (reg 156) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 142 [ ADCx ]) in insn 37:
Processing use of (reg 121 [ _13 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 142 [ ADCx ]) in insn 50:
Processing use of (reg 153) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 155 [ ADC_REG_InitStruct_28(D)->Overrun ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 48:
Processing use of (reg 151) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 46:
Processing use of (reg 149) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 44:
Processing use of (reg 147) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 42:
Processing use of (reg 146) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 143 [ ADC_REG_InitStruct ]) in insn 40:
Processing use of (reg 114 [ _2 ]) in insn 39:
Processing use of (reg 145) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 113 [ _1 ]) in insn 33:
Processing use of (reg 142 [ ADCx ]) in insn 25:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 144) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 129 [ _32 ]) in insn 27:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_REG_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u,1e} r121={1d,1u} r122={1d,1u,1e} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r141={2d,2u} r142={1d,9u} r143={1d,11u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 154{62d,90u,2e} in 72{72 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 142 [ ADCx ])
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (reg:SI 1 r1 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_REG_InitStruct ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1187:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1188:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1189:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI D#2 (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
            (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1192:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1196:5 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1199:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1200:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1201:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 129 [ _32 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_29(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:7 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 144)
        (and:SI (reg:SI 129 [ _32 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _32 ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 95)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:5 -1
     (nil))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 53)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 145)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 146)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 114 [ _2 ])
                    (const_int -999396 [0xfffffffffff0c01c]))
                (nil)))))
(insn 40 39 41 4 (set (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 147)
        (ior:SI (reg:SI 146)
            (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(insn 42 41 43 4 (set (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_28(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 149)
        (ior:SI (reg:SI 147)
            (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 44 43 45 4 (set (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:SI 151)
        (ior:SI (reg:SI 149)
            (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 149)
            (nil))))
(insn 46 45 47 4 (set (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 4 (set (reg:SI 153)
        (ior:SI (reg:SI 151)
            (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 151)
            (nil))))
(insn 48 47 49 4 (set (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 49 48 50 4 (set (reg:SI 121 [ _13 ])
        (ior:SI (reg:SI 153)
            (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 153)
            (nil))))
(insn 50 49 53 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 121 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
      ; pc falls through to BB 6
(code_label 53 50 54 5 59 (nil) [1 uses])
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 122 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 156)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 157)
        (and:SI (reg:SI 122 [ _14 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 122 [ _14 ])
                    (const_int -999396 [0xfffffffffff0c01c]))
                (nil)))))
(insn 59 58 60 5 (set (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 5 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 157)
            (nil))))
(insn 61 60 62 5 (set (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 160)
        (ior:SI (reg:SI 158)
            (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 63 62 64 5 (set (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (reg:SI 162)
        (ior:SI (reg:SI 160)
            (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 160)
            (nil))))
(insn 65 64 66 5 (set (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 66 65 67 5 (set (reg:SI 128 [ _23 ])
        (ior:SI (reg:SI 162)
            (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 67 66 68 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 128 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _23 ])
        (nil)))
(code_label 68 67 69 6 60 (nil) [0 uses])
(note 69 68 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI SequencerNbRanks (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3879:22 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 -1
     (nil))
(insn 75 74 76 6 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 6 (set (reg:SI 165)
        (and:SI (reg:SI 131 [ _34 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 77 76 78 6 (set (reg:SI 133 [ _36 ])
        (ior:SI (reg:SI 165)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 78 77 5 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])
        (reg:SI 133 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
            (nil))))
(insn 5 78 95 6 (set (reg/v:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 95 5 94 7 61 (nil) [1 uses])
(note 94 95 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 94 79 7 (set (reg/v:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1263:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 6 80 8 58 (nil) [0 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 82 81 83 8 (var_location:SI SequencerNbRanks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 83 82 84 8 (var_location:QI status (subreg:QI (reg/v:SI 141 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 84 83 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1265:3 -1
     (nil))
(insn 89 84 90 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ <retval> ])
        (nil)))
(insn 90 89 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 -1
     (nil))

;; Function LL_ADC_REG_StructInit (LL_ADC_REG_StructInit, funcdef_no=378, decl_uid=9981, cgraph_uid=382, symbol_order=381)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_ADC_REG_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,6u} r114={1d,5u} r119={1d,1u} 
;;    total ref usage 48{28d,20u,0e} in 15{15 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 119[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 119
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],119[27]
;; rd  kill	(3) 113[25],114[26],119[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(7){ d4(bb 0 insn -1) }u18(13){ d5(bb 0 insn -1) }u19(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 11:
Processing use of (reg 114) in insn 11:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 17:
Processing use of (reg 114) in insn 17:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 20:
Processing use of (reg 114) in insn 20:
Processing use of (reg 113 [ ADC_REG_InitStruct ]) in insn 23:
Processing use of (reg 119) in insn 23:
  Adding insn 22 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_REG_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,6u} r114={1d,5u} r119={1d,1u} 
;;    total ref usage 48{28d,20u,0e} in 15{15 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
        (reg:SI 0 r0 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_REG_InitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_2(D)->ContinuousMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_2(D)->DMATransfer+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 119)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_2(D)->Overrun+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
            (nil))))

;; Function LL_ADC_INJ_Init (LL_ADC_INJ_Init, funcdef_no=379, decl_uid=9984, cgraph_uid=383, symbol_order=382)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


LL_ADC_INJ_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={1d,1u,1e} r126={1d,1u} r127={1d,1u} r131={2d,2u} r132={1d,8u} r133={1d,5u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 124{51d,72u,1e} in 51{51 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,25] 102[26,26] 103[27,27] 113[28,28] 114[29,29] 118[30,30] 119[31,31] 122[32,32] 123[33,33] 126[34,34] 127[35,35] 131[36,37] 132[38,38] 133[39,39] 134[40,40] 135[41,41] 136[42,42] 137[43,43] 138[44,44] 139[45,45] 140[46,46] 141[47,47] 142[48,48] 143[49,49] 144[50,50] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 132 133 134
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 127 132 133 134
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[26],103[27]
;; rd  gen 	(5) 100[25],127[35],132[38],133[39],134[40]
;; rd  kill	(6) 100[24,25],127[35],132[38],133[39],134[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; rd  out 	(6) 7[5],13[6],102[26],103[27],132[38],133[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d26(bb 0 insn -1) }u14(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; live  gen 	 100 [cc] 113
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],132[38],133[39]
;; rd  gen 	(2) 100[24],113[28]
;; rd  kill	(3) 100[24,25],113[28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; rd  out 	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d26(bb 0 insn -1) }u21(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 114 118 135 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 114 118 135 136 137 138
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;; rd  gen 	(6) 114[29],118[30],135[41],136[42],137[43],138[44]
;; rd  kill	(6) 114[29],118[30],135[41],136[42],137[43],138[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; rd  out 	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d26(bb 0 insn -1) }u35(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 119 122 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 119 122 139 140
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;; rd  gen 	(4) 119[31],122[32],139[45],140[46]
;; rd  kill	(4) 119[31],122[32],139[45],140[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; rd  out 	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d26(bb 0 insn -1) }u46(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  def 	 123 126 131 141 142 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 123 126 131 141 142 143 144
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[26],103[27],113[28],132[38],133[39]
;; rd  gen 	(7) 123[33],126[34],131[37],141[47],142[48],143[49],144[50]
;; rd  kill	(8) 123[33],126[34],131[36,37],141[47],142[48],143[49],144[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[26],103[27],131[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d26(bb 0 insn -1) }u61(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 131
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],132[38],133[39]
;; rd  gen 	(1) 131[36]
;; rd  kill	(2) 131[36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[26],103[27],131[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d26(bb 0 insn -1) }u65(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],131[36,37]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u69(0){ d0(bb 8 insn 68) }u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 68) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 39 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
  Adding insn 68 to worklist
Processing use of (reg 131 [ <retval> ]) in insn 68:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 69:
Processing use of (reg 132 [ ADCx ]) in insn 53:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 126 [ _16 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 132 [ ADCx ]) in insn 59:
Processing use of (reg 143) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 133 [ ADC_INJ_InitStruct ]) in insn 57:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _1 ]) in insn 56:
  Adding insn 27 to worklist
Processing use of (reg 141) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 123 [ _12 ]) in insn 55:
Processing use of (reg 142) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 133 [ ADC_INJ_InitStruct ]) in insn 27:
Processing use of (reg 132 [ ADCx ]) in insn 45:
Processing use of (reg 122 [ _11 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 132 [ ADCx ]) in insn 49:
Processing use of (reg 139) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 133 [ ADC_INJ_InitStruct ]) in insn 47:
Processing use of (reg 119 [ _8 ]) in insn 46:
Processing use of (reg 132 [ ADCx ]) in insn 33:
Processing use of (reg 118 [ _7 ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 132 [ ADCx ]) in insn 39:
Processing use of (reg 136) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 133 [ ADC_INJ_InitStruct ]) in insn 37:
Processing use of (reg 135) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 133 [ ADC_INJ_InitStruct ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 34:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 113 [ _1 ]) in insn 29:
Processing use of (reg 132 [ ADCx ]) in insn 21:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 134) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 127 [ _26 ]) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_INJ_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={1d,1u,1e} r126={1d,1u} r127={1d,1u} r131={2d,2u} r132={1d,8u} r133={1d,5u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 124{51d,72u,1e} in 51{51 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 132 [ ADCx ])
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (reg:SI 1 r1 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_INJ_InitStruct ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1331:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1332:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1333:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1336:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1338:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI ADCx (reg/v/f:SI 132 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 127 [ _26 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_22(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:7 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 134)
        (and:SI (reg:SI 127 [ _26 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _26 ])
        (nil)))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_21(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:5 -1
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 4 (set (reg:SI 135)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 35 34 36 4 (set (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_21(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 4 (set (reg:SI 136)
        (ior:SI (reg:SI 135)
            (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 135)
            (nil))))
(insn 37 36 38 4 (set (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 136)
            (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 39 38 42 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
      ; pc falls through to BB 6
(code_label 42 39 43 5 72 (nil) [1 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (reg:SI 139)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 5 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 139)
            (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 49 48 50 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(code_label 50 49 51 6 73 (nil) [0 uses])
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 -1
     (nil))
(insn 53 52 54 6 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 6 (set (reg:SI 142)
        (const_int -512 [0xfffffffffffffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 6 (set (reg:SI 141)
        (and:SI (reg:SI 123 [ _12 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 123 [ _12 ])
                    (const_int -512 [0xfffffffffffffe00]))
                (nil)))))
(insn 56 55 57 6 (set (reg:SI 143)
        (ior:SI (reg:SI 141)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 57 56 58 6 (set (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_21(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 58 57 59 6 (set (reg:SI 126 [ _16 ])
        (ior:SI (reg:SI 143)
            (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
(insn 59 58 5 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])
        (reg:SI 126 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
            (nil))))
(insn 5 59 74 6 (set (reg/v:SI 131 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 74 5 73 7 74 (nil) [1 uses])
(note 73 74 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 73 60 7 (set (reg/v:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1386:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 6 61 8 71 (nil) [0 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:QI status (subreg:QI (reg/v:SI 131 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1388:3 -1
     (nil))
(insn 68 63 69 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ <retval> ])
        (nil)))
(insn 69 68 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 -1
     (nil))

;; Function LL_ADC_INJ_StructInit (LL_ADC_INJ_StructInit, funcdef_no=380, decl_uid=9986, cgraph_uid=384, symbol_order=383)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_ADC_INJ_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} 
;;    total ref usage 43{27d,16u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(2) 113[25],114[26]
;; rd  kill	(2) 113[25],114[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ ADC_INJ_InitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ ADC_INJ_InitStruct ]) in insn 11:
Processing use of (reg 114) in insn 11:
Processing use of (reg 113 [ ADC_INJ_InitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
Processing use of (reg 113 [ ADC_INJ_InitStruct ]) in insn 17:
Processing use of (reg 114) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_INJ_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} 
;;    total ref usage 43{27d,16u,0e} in 10{10 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
        (reg:SI 0 r0 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1398:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_INJ_InitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:3 -1
     (nil))
(insn 17 15 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_2(D)->TrigAuto+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
            (nil))))
