

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:01:39 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D1
    * Solution:       comb_3 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ test                            |     -|  0.00|      105|  1.050e+03|         -|      106|     -|        no|  4 (~0%)|  400 (15%)|   9692 (1%)|  24473 (8%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|    74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|    74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_62_5  |     -|  0.17|       18|    180.000|         -|       18|     -|        no|        -|    92 (3%)|  1327 (~0%)|   5793 (2%)|    -|
    |  o VITIS_LOOP_62_5               |     -|  7.30|       16|    160.000|         3|        1|    15|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|   139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d1.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d1.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d1.cpp:149:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d1.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d1.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d1.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d1.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d1.cpp:149:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d1.cpp:149:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 400 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | arr          | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   arr_1_fu_1024_p2               | -   |        | arr_1        | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   add_ln50_4_fu_1067_p2          | -   |        | add_ln50_4   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   add_ln50_10_fu_1118_p2         | -   |        | add_ln50_10  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln50_27  | mul | auto   | 0       |
|   add_ln50_15_fu_1149_p2         | -   |        | add_ln50_15  | add | fabric | 0       |
|   add_ln50_18_fu_860_p2          | -   |        | add_ln50_18  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln106_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln106_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln106_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln106_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln106_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln106_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln106_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln106_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln106_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln106_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln114    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln114_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln114_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln114_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln114_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln114_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln115    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln115_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln115_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln115_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln115_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln116    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln116_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln116_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln114_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln115_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln114_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln114_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln115_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln116_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln117    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln115_7  | mul | auto   | 0       |
|   tmp16_fu_1335_p2               | -   |        | tmp16        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U232      | 4   |        | tmp17        | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln116_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln116_5  | mul | auto   | 0       |
|   tmp18_fu_1349_p2               | -   |        | tmp18        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U233      | 4   |        | tmp19        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U234      | 4   |        | tmp21        | mul | auto   | 0       |
|   add_ln116_fu_1786_p2           | -   |        | add_ln116    | add | fabric | 0       |
|   grp_fu_770_p2                  | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_1800_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln116_3_fu_1806_p2         | -   |        | add_ln116_3  | add | fabric | 0       |
|   add_ln116_4_fu_1812_p2         | -   |        | add_ln116_4  | add | fabric | 0       |
|   add_ln116_5_fu_1826_p2         | -   |        | add_ln116_5  | add | fabric | 0       |
|   add_ln116_8_fu_1832_p2         | -   |        | add_ln116_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln117_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln117_2  | mul | auto   | 0       |
|   tmp22_fu_1360_p2               | -   |        | tmp22        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U235      | 4   |        | tmp23        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U236      | 4   |        | tmp25        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U237      | 4   |        | tmp27        | mul | auto   | 0       |
|   add_ln117_5_fu_1885_p2         | -   |        | add_ln117_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln118    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln118_1  | mul | auto   | 0       |
|   tmp28_fu_1373_p2               | -   |        | tmp28        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U238      | 4   |        | tmp29        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U239      | 4   |        | tmp31        | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln119    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln119_1  | mul | auto   | 0       |
|   add_ln119_3_fu_1399_p2         | -   |        | add_ln119_3  | add | fabric | 0       |
|   add_ln119_4_fu_1405_p2         | -   |        | add_ln119_4  | add | fabric | 0       |
|   add_ln119_5_fu_1419_p2         | -   |        | add_ln119_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln120    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln120_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln120_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln120_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln120_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln120_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln120_6  | mul | auto   | 0       |
|   grp_fu_770_p2                  | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_1441_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   add_ln120_2_fu_1455_p2         | -   |        | add_ln120_2  | add | fabric | 0       |
|   add_ln120_3_fu_1461_p2         | -   |        | add_ln120_3  | add | fabric | 0       |
|   add_ln120_4_fu_1467_p2         | -   |        | add_ln120_4  | add | fabric | 0       |
|   add_ln120_5_fu_1481_p2         | -   |        | add_ln120_5  | add | fabric | 0       |
|   add_ln120_7_fu_1487_p2         | -   |        | add_ln120_7  | add | fabric | 0       |
|   add_ln120_8_fu_1493_p2         | -   |        | add_ln120_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln121    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln121_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln121_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln121_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln121_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln121_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln121_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln121_7  | mul | auto   | 0       |
|   add_ln121_fu_1499_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_1505_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln121_2_fu_1519_p2         | -   |        | add_ln121_2  | add | fabric | 0       |
|   add_ln121_3_fu_1525_p2         | -   |        | add_ln121_3  | add | fabric | 0       |
|   add_ln121_4_fu_1531_p2         | -   |        | add_ln121_4  | add | fabric | 0       |
|   add_ln121_5_fu_1545_p2         | -   |        | add_ln121_5  | add | fabric | 0       |
|   add_ln121_7_fu_1551_p2         | -   |        | add_ln121_7  | add | fabric | 0       |
|   add_ln121_8_fu_1557_p2         | -   |        | add_ln121_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln122    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln122_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln122_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln122_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln122_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln122_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln122_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln123    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln123_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln123_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln123_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln123_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln123_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln124    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln124_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209      | 4   |        | mul_ln124_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210      | 4   |        | mul_ln124_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211      | 4   |        | mul_ln124_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212      | 4   |        | mul_ln125    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213      | 4   |        | mul_ln125_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214      | 4   |        | mul_ln125_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215      | 4   |        | mul_ln125_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln126    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln126_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln127    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln127_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln128    | mul | auto   | 0       |
|   arr_15_fu_2013_p2              | -   |        | arr_15       | add | fabric | 0       |
|   add_ln130_fu_2032_p2           | -   |        | add_ln130    | add | fabric | 0       |
|   add_ln130_1_fu_2038_p2         | -   |        | add_ln130_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln130    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln130_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln130_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln130_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln130_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln130_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln130_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln130_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln130_8  | mul | auto   | 0       |
|   add_ln130_2_fu_1635_p2         | -   |        | add_ln130_2  | add | fabric | 0       |
|   add_ln130_3_fu_1645_p2         | -   |        | add_ln130_3  | add | fabric | 0       |
|   add_ln130_4_fu_1651_p2         | -   |        | add_ln130_4  | add | fabric | 0       |
|   add_ln130_5_fu_1661_p2         | -   |        | add_ln130_5  | add | fabric | 0       |
|   add_ln130_41_fu_2082_p2        | -   |        | add_ln130_41 | add | fabric | 0       |
|   add_ln130_6_fu_2086_p2         | -   |        | add_ln130_6  | add | fabric | 0       |
|   add_ln130_7_fu_1667_p2         | -   |        | add_ln130_7  | add | fabric | 0       |
|   add_ln130_8_fu_1677_p2         | -   |        | add_ln130_8  | add | fabric | 0       |
|   add_ln130_9_fu_2103_p2         | -   |        | add_ln130_9  | add | fabric | 0       |
|   add_ln130_10_fu_2113_p2        | -   |        | add_ln130_10 | add | fabric | 0       |
|   add_ln130_12_fu_2123_p2        | -   |        | add_ln130_12 | add | fabric | 0       |
|   add_ln130_35_fu_2137_p2        | -   |        | add_ln130_35 | add | fabric | 0       |
|   add_ln130_11_fu_2143_p2        | -   |        | add_ln130_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U216      | 4   |        | mul_ln130_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217      | 4   |        | mul_ln130_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218      | 4   |        | mul_ln130_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219      | 4   |        | mul_ln130_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220      | 4   |        | mul_ln130_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221      | 4   |        | mul_ln130_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222      | 4   |        | mul_ln130_15 | mul | auto   | 0       |
|   add_ln130_13_fu_2229_p2        | -   |        | add_ln130_13 | add | fabric | 0       |
|   add_ln130_14_fu_2239_p2        | -   |        | add_ln130_14 | add | fabric | 0       |
|   add_ln130_15_fu_2249_p2        | -   |        | add_ln130_15 | add | fabric | 0       |
|   add_ln130_16_fu_2255_p2        | -   |        | add_ln130_16 | add | fabric | 0       |
|   add_ln130_17_fu_2261_p2        | -   |        | add_ln130_17 | add | fabric | 0       |
|   add_ln130_18_fu_3001_p2        | -   |        | add_ln130_18 | add | fabric | 0       |
|   add_ln130_20_fu_3011_p2        | -   |        | add_ln130_20 | add | fabric | 0       |
|   add_ln130_19_fu_3021_p2        | -   |        | add_ln130_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U223      | 4   |        | mul_ln130_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224      | 4   |        | mul_ln130_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225      | 4   |        | mul_ln130_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226      | 4   |        | mul_ln130_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227      | 4   |        | mul_ln130_20 | mul | auto   | 0       |
|   add_ln130_21_fu_2307_p2        | -   |        | add_ln130_21 | add | fabric | 0       |
|   add_ln130_22_fu_2317_p2        | -   |        | add_ln130_22 | add | fabric | 0       |
|   add_ln130_23_fu_2327_p2        | -   |        | add_ln130_23 | add | fabric | 0       |
|   add_ln130_24_fu_3060_p2        | -   |        | add_ln130_24 | add | fabric | 0       |
|   add_ln130_42_fu_3070_p2        | -   |        | add_ln130_42 | add | fabric | 0       |
|   add_ln130_26_fu_3075_p2        | -   |        | add_ln130_26 | add | fabric | 0       |
|   add_ln130_40_fu_3089_p2        | -   |        | add_ln130_40 | add | fabric | 0       |
|   add_ln130_25_fu_3094_p2        | -   |        | add_ln130_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U228      | 4   |        | mul_ln130_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229      | 4   |        | mul_ln130_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230      | 4   |        | mul_ln130_23 | mul | auto   | 0       |
|   add_ln130_27_fu_2353_p2        | -   |        | add_ln130_27 | add | fabric | 0       |
|   add_ln130_28_fu_3377_p2        | -   |        | add_ln130_28 | add | fabric | 0       |
|   add_ln130_30_fu_3387_p2        | -   |        | add_ln130_30 | add | fabric | 0       |
|   add_ln130_29_fu_3397_p2        | -   |        | add_ln130_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U231      | 4   |        | mul_ln130_24 | mul | auto   | 0       |
|   add_ln130_36_fu_3433_p2        | -   |        | add_ln130_36 | add | fabric | 0       |
|   add_ln130_31_fu_3443_p2        | -   |        | add_ln130_31 | add | fabric | 0       |
|   add_ln115_fu_2363_p2           | -   |        | add_ln115    | add | fabric | 0       |
|   add_ln115_1_fu_2369_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2383_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln115_3_fu_2389_p2         | -   |        | add_ln115_3  | add | fabric | 0       |
|   add_ln115_6_fu_2415_p2         | -   |        | add_ln115_6  | add | fabric | 0       |
|   add_ln115_8_fu_2421_p2         | -   |        | add_ln115_8  | add | fabric | 0       |
|   add_ln115_9_fu_2427_p2         | -   |        | add_ln115_9  | add | fabric | 0       |
|   add_ln130_37_fu_3481_p2        | -   |        | add_ln130_37 | add | fabric | 0       |
|   add_ln114_fu_2433_p2           | -   |        | add_ln114    | add | fabric | 0       |
|   add_ln114_3_fu_2459_p2         | -   |        | add_ln114_3  | add | fabric | 0       |
|   add_ln114_4_fu_2465_p2         | -   |        | add_ln114_4  | add | fabric | 0       |
|   add_ln114_8_fu_2491_p2         | -   |        | add_ln114_8  | add | fabric | 0       |
|   add_ln114_9_fu_2497_p2         | -   |        | add_ln114_9  | add | fabric | 0       |
|   add_ln114_10_fu_2503_p2        | -   |        | add_ln114_10 | add | fabric | 0       |
|   add_ln130_38_fu_3581_p2        | -   |        | add_ln130_38 | add | fabric | 0       |
|   add_ln130_34_fu_3610_p2        | -   |        | add_ln130_34 | add | fabric | 0       |
|   out1_w_fu_3634_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln131_fu_3643_p2           | -   |        | add_ln131    | add | fabric | 0       |
|   add_ln127_fu_1683_p2           | -   |        | add_ln127    | add | fabric | 0       |
|   out1_w_1_fu_3664_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln125_fu_2629_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   add_ln125_1_fu_2635_p2         | -   |        | add_ln125_1  | add | fabric | 0       |
|   add_ln133_1_fu_2675_p2         | -   |        | add_ln133_1  | add | fabric | 0       |
|   add_ln133_2_fu_2687_p2         | -   |        | add_ln133_2  | add | fabric | 0       |
|   add_ln124_fu_2709_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln134_1_fu_3135_p2         | -   |        | add_ln134_1  | add | fabric | 0       |
|   add_ln134_2_fu_3147_p2         | -   |        | add_ln134_2  | add | fabric | 0       |
|   add_ln135_1_fu_3194_p2         | -   |        | add_ln135_1  | add | fabric | 0       |
|   add_ln135_2_fu_3206_p2         | -   |        | add_ln135_2  | add | fabric | 0       |
|   add_ln122_2_fu_2789_p2         | -   |        | add_ln122_2  | add | fabric | 0       |
|   add_ln122_3_fu_2795_p2         | -   |        | add_ln122_3  | add | fabric | 0       |
|   add_ln122_4_fu_2809_p2         | -   |        | add_ln122_4  | add | fabric | 0       |
|   add_ln122_6_fu_2819_p2         | -   |        | add_ln122_6  | add | fabric | 0       |
|   add_ln136_1_fu_3254_p2         | -   |        | add_ln136_1  | add | fabric | 0       |
|   add_ln136_2_fu_3266_p2         | -   |        | add_ln136_2  | add | fabric | 0       |
|   out1_w_7_fu_3302_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln138_fu_3310_p2           | -   |        | add_ln138    | add | fabric | 0       |
|   add_ln138_1_fu_2831_p2         | -   |        | add_ln138_1  | add | fabric | 0       |
|   add_ln138_7_fu_1721_p2         | -   |        | add_ln138_7  | add | fabric | 0       |
|   add_ln138_10_fu_2856_p2        | -   |        | add_ln138_10 | add | fabric | 0       |
|   add_ln139_3_fu_2879_p2         | -   |        | add_ln139_3  | add | fabric | 0       |
|   out1_w_9_fu_3719_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln140_fu_2932_p2           | -   |        | add_ln140    | add | fabric | 0       |
|   add_ln140_1_fu_2938_p2         | -   |        | add_ln140_1  | add | fabric | 0       |
|   add_ln141_fu_2944_p2           | -   |        | add_ln141    | add | fabric | 0       |
|   add_ln142_1_fu_3500_p2         | -   |        | add_ln142_1  | add | fabric | 0       |
|   add_ln143_fu_3511_p2           | -   |        | add_ln143    | add | fabric | 0       |
|   add_ln144_fu_3726_p2           | -   |        | add_ln144    | add | fabric | 0       |
|   out1_w_15_fu_3749_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_62_5 | 92  |        |              |     |        |         |
|    add_ln68_fu_831_p2            | -   |        | add_ln68     | add | fabric | 0       |
|    k1_1_fu_1339_p2               | -   |        | k1_1         | add | fabric | 0       |
|    k_1_39_fu_1371_p2             | -   |        | k_1_39       | add | fabric | 0       |
|    tmp_fu_1403_p2                | -   |        | tmp          | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U59      | 4   |        | tmp15        | mul | auto   | 0       |
|    add_ln70_fu_1414_p2           | -   |        | add_ln70     | add | fabric | 0       |
|    empty_40_fu_895_p2            | -   |        | empty_40     | add | fabric | 0       |
|    add_ln80_fu_935_p2            | -   |        | add_ln80     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln80     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln80_1   | mul | auto   | 0       |
|    sub_ln80_3_fu_1036_p2         | -   |        | sub_ln80_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln80_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln80_3   | mul | auto   | 0       |
|    k3_fu_1095_p2                 | -   |        | k3           | sub | fabric | 0       |
|    sub_ln80_4_fu_1101_p2         | -   |        | sub_ln80_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln80_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln80_5   | mul | auto   | 0       |
|    k3_1_fu_1117_p2               | -   |        | k3_1         | sub | fabric | 0       |
|    sub_ln80_fu_1127_p2           | -   |        | sub_ln80     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln80_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln80_7   | mul | auto   | 0       |
|    sub_ln36_11_fu_1143_p2        | -   |        | sub_ln36_11  | sub | fabric | 0       |
|    sub_ln80_1_fu_1660_p2         | -   |        | sub_ln80_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln80_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln80_9   | mul | auto   | 0       |
|    sub_ln36_7_fu_1159_p2         | -   |        | sub_ln36_7   | sub | fabric | 0       |
|    tmp_13_fu_1829_p17            | -   |        | sub_ln80_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln80_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln80_11  | mul | auto   | 0       |
|    sub_ln36_8_fu_1175_p2         | -   |        | sub_ln36_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln80_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln80_13  | mul | auto   | 0       |
|    sub_ln36_9_fu_1191_p2         | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln80_14  | mul | auto   | 0       |
|    add_ln80_14_fu_1968_p2        | -   |        | add_ln80_14  | add | fabric | 0       |
|    sub_ln36_3_fu_1207_p2         | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln80_15  | mul | auto   | 0       |
|    add_ln80_15_fu_2020_p2        | -   |        | add_ln80_15  | add | fabric | 0       |
|    sub_ln36_4_fu_2029_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln80_16  | mul | auto   | 0       |
|    add_ln80_16_fu_2080_p2        | -   |        | add_ln80_16  | add | fabric | 0       |
|    sub_ln36_5_fu_2089_p2         | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln80_17  | mul | auto   | 0       |
|    add_ln80_17_fu_2140_p2        | -   |        | add_ln80_17  | add | fabric | 0       |
|    sub_ln36_6_fu_2149_p2         | -   |        | sub_ln36_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln80_18  | mul | auto   | 0       |
|    add_ln80_18_fu_2279_p2        | -   |        | add_ln80_18  | add | fabric | 0       |
|    sub_ln36_fu_2158_p2           | -   |        | sub_ln36     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln80_19  | mul | auto   | 0       |
|    add_ln80_19_fu_2327_p2        | -   |        | add_ln80_19  | add | fabric | 0       |
|    sub_ln36_1_fu_2336_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln80_20  | mul | auto   | 0       |
|    add_ln80_20_fu_2383_p2        | -   |        | add_ln80_20  | add | fabric | 0       |
|    tmp_22_fu_2398_p17            | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln80_21  | mul | auto   | 0       |
|    add_ln80_21_fu_2426_p2        | -   |        | add_ln80_21  | add | fabric | 0       |
|    add_ln62_fu_1269_p2           | -   |        | add_ln62     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln149_fu_280_p2           | -   |        | add_ln149    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d1.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d1.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d1.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d1.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d1.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d1.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d1.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d1.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d1.cpp:39 in test         |
| unroll          |                                                  | d1.cpp:42 in test         |
| pipeline        | II = 1                                           | d1.cpp:46 in test         |
| unroll          |                                                  | d1.cpp:49 in test         |
| pipeline        | II = 1                                           | d1.cpp:64 in test         |
| unroll          |                                                  | d1.cpp:67 in test         |
| pipeline        | II = 1                                           | d1.cpp:74 in test         |
| unroll          |                                                  | d1.cpp:77 in test         |
| pipeline        | II = 1                                           | d1.cpp:90 in test         |
| unroll          |                                                  | d1.cpp:93 in test         |
| pipeline        | II = 1                                           | d1.cpp:97 in test         |
| unroll          |                                                  | d1.cpp:100 in test        |
+-----------------+--------------------------------------------------+---------------------------+


