
---------- Begin Simulation Statistics ----------
final_tick                               130374850500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 525780                       # Simulator instruction rate (inst/s)
host_mem_usage                                 763020                       # Number of bytes of host memory used
host_op_rate                                   804308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.65                       # Real time elapsed on the host
host_tick_rate                             1080576013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436881                       # Number of instructions simulated
sim_ops                                      97042211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.130375                       # Number of seconds simulated
sim_ticks                                130374850500                       # Number of ticks simulated
system.cpu.Branches                           7714393                       # Number of branches fetched
system.cpu.committedInsts                    63436881                       # Number of instructions committed
system.cpu.committedOps                      97042211                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        260749701                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               260749700.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088668                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088668                       # number of integer instructions
system.cpu.num_int_register_reads           214307220                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409627                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879192     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043151                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        117920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       108762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       118290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         108762                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     36022883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36022883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36022883                       # number of overall hits
system.cpu.dcache.overall_hits::total        36022883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108592                       # number of overall misses
system.cpu.dcache.overall_misses::total        108592                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8485812500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8485812500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8485812500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8485812500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78143.993112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78143.993112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78143.993112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78143.993112                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          216                       # number of writebacks
system.cpu.dcache.writebacks::total               216                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       108592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       108592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       108592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       108592                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8377220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8377220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8377220500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8377220500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77143.993112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77143.993112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77143.993112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77143.993112                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4858                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26058913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26058913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1234567000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1234567000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82535.566252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82535.566252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1219609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1219609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81535.566252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81535.566252                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9963970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9963970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        93634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7251245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7251245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77442.440780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77442.440780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        93634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7157611500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7157611500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76442.440780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76442.440780                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         85818.625625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.726858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data 85818.625625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.654744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.654744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024       103734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4       103658                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791428                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72371542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72371542                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584526                       # number of overall hits
system.cpu.icache.overall_hits::total        85584526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    307069500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    307069500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    307069500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    307069500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77308.534743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77308.534743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77308.534743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77308.534743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    303097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    303097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    303097500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    303097500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76308.534743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76308.534743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76308.534743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76308.534743                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    307069500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    307069500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77308.534743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77308.534743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    303097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    303097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76308.534743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76308.534743                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2678.568912                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.960222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2678.568912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.653947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.653947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180968                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 130374850500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108592                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112538                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3946                       # number of overall misses
system.l2.overall_misses::.cpu.data            108592                       # number of overall misses
system.l2.overall_misses::total                112538                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    296866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8214328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8511195000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    296866500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8214328500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8511195000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           108592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112564                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          108592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112564                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75232.260517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75643.956277                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75629.520695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75232.260517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75643.956277                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75629.520695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 186                       # number of writebacks
system.l2.writebacks::total                       186                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    257406500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7128408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7385815000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    257406500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7128408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7385815000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65232.260517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65643.956277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65629.520695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65232.260517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65643.956277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65629.520695                       # average overall mshr miss latency
system.l2.replacements                         109502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          216                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              216                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4642                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4642                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           93634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7017160500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7017160500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         93634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74942.440780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74942.440780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6080820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6080820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64942.440780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64942.440780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    296866500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296866500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75232.260517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75232.260517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    257406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    257406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65232.260517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65232.260517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data        14958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1197168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1197168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80035.298837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80035.298837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1047588000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1047588000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70035.298837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70035.298837                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.379205                       # Cycle average of tags in use
system.l2.tags.total_refs                      113648                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    113598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.814061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        58.396594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4012.168550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997407                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    350178                       # Number of tag accesses
system.l2.tags.data_accesses                   350178                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.184302612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              258744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 96                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        186                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112538                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      186                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                112538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          18753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2222.324189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  35347.599251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095            3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3601216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  130374776500                       # Total gap between requests
system.mem_ctrls.avgGap                    1156584.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3474944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 968530.353175745346                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26653484.062863796949                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25035.503300538781                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3946                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          186                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     96366500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2697658500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1825181905250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24421.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24842.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 9812805942.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3474944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3601216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         5952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         5952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3946                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108592                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         112538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       968530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26653484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27622014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       968530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       968530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        45653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           45653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        45653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       968530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26653484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        27667667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               112538                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 102                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               683937500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             562690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2794025000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6077.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24827.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               91856                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 87                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   348.337908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   235.202130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   299.093628                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5152     24.90%     24.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2708     13.09%     37.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6757     32.66%     70.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1090      5.27%     75.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          597      2.89%     78.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1738      8.40%     87.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          398      1.92%     89.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           72      0.35%     89.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2180     10.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7202432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               6528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               55.244029                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.050071                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74584440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39634980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      397797960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10291532160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13392537600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38786016480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   62982208020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.085563                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 100708848000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4353440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25312562500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73192140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38891160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      405723360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        428040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10291532160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13424442210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38759149440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   62993358510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.171089                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 100636285000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4353440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25385125500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          186                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5196                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18904                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       230458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       230458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 230458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3607168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3607168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3607168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112538                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           118331500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          371569000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             18930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          113958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93634                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14958                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       222042                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                230854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3481856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3636736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          109502                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           222066                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.489773                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499897                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113304     51.02%     51.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 108762     48.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             222066                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 130374850500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           59687000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108592000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
