{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512557334980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512557334989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 04:48:54 2017 " "Processing started: Wed Dec 06 04:48:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512557334989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557334989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL_MK2 -c FINAL_MK2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL_MK2 -c FINAL_MK2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557334989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512557335353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512557335354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FINAL_MK2.v(11) " "Verilog HDL information at FINAL_MK2.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512557342277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file final_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_MK2 " "Found entity 1: FINAL_MK2" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512557342284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557342284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL_MK2 " "Elaborating entity \"FINAL_MK2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512557342311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count FINAL_MK2.v(8) " "Verilog HDL or VHDL warning at FINAL_MK2.v(8): object \"count\" assigned a value but never read" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512557342311 "|FINAL_MK2"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match FINAL_MK2.v(20) " "SystemVerilog error at FINAL_MK2.v(20): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 20 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557342312 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "key FINAL_MK2.v(20) " "SystemVerilog error at FINAL_MK2.v(20): can't pass value from actual to formal input \"key\" with incompatible type" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 20 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1512557342312 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "guess FINAL_MK2.v(20) " "SystemVerilog error at FINAL_MK2.v(20): can't pass value from actual to formal input \"guess\" with incompatible type" {  } { { "FINAL_MK2.v" "" { Text "U:/CPR_E281/FProj/mk2/FINAL_MK2.v" 20 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1512557342313 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512557342314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPR_E281/FProj/mk2/output_files/FINAL_MK2.map.smsg " "Generated suppressed messages file U:/CPR_E281/FProj/mk2/output_files/FINAL_MK2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557342377 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512557342628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 04:49:02 2017 " "Processing ended: Wed Dec 06 04:49:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512557342628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512557342628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512557342628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557342628 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512557343492 ""}
