git clone --depth 1 --no-tags https://github.com/rubiotorres/Snoop_MSI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/140358757
git clone --depth 1 --no-tags https://github.com/tndP5LP/USBAudio_lib.git f:/verilog_sva_gh_scraper/data/full_repos/142728690
git clone --depth 1 --no-tags https://github.com/nrghosh/Hangman_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135530480
git clone --depth 1 --no-tags https://github.com/wh1114/A-Flexible-Blocks-based-sysetm-for-educational-soft-CPU-design-on-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/135735365
git clone --depth 1 --no-tags https://github.com/akshay-sophos/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135825209
git clone --depth 1 --no-tags https://github.com/fawolfmann/practicoArqui.git f:/verilog_sva_gh_scraper/data/full_repos/135190813
git clone --depth 1 --no-tags https://github.com/deepaksrini01/simple_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/135111770
git clone --depth 1 --no-tags https://github.com/salaheddinhetalani/EncDecSys.git f:/verilog_sva_gh_scraper/data/full_repos/135861115
git clone --depth 1 --no-tags https://github.com/liannesr/LianneSanchez_Arqui_Sparc.git f:/verilog_sva_gh_scraper/data/full_repos/135857351
git clone --depth 1 --no-tags https://github.com/husrev/Reversible-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/135852214
git clone --depth 1 --no-tags https://github.com/asadi-ali/dsd_project.git f:/verilog_sva_gh_scraper/data/full_repos/136009613
git clone --depth 1 --no-tags https://github.com/a1liz/SimMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/140999934
git clone --depth 1 --no-tags https://github.com/liuhena/baidu.git f:/verilog_sva_gh_scraper/data/full_repos/141522643
git clone --depth 1 --no-tags https://github.com/LWhatever/SPWM-Inverter.git f:/verilog_sva_gh_scraper/data/full_repos/140993891
git clone --depth 1 --no-tags https://github.com/jishuzhain/FPGA-Cymometer.git f:/verilog_sva_gh_scraper/data/full_repos/141445347
git clone --depth 1 --no-tags https://github.com/Tusk98/B58-Project.git f:/verilog_sva_gh_scraper/data/full_repos/140972209
git clone --depth 1 --no-tags https://github.com/zhangkai0121/TNN_ACC_0802.git f:/verilog_sva_gh_scraper/data/full_repos/143221657
git clone --depth 1 --no-tags https://github.com/halferty/arty_eth_000.git f:/verilog_sva_gh_scraper/data/full_repos/139376178
git clone --depth 1 --no-tags https://github.com/AitorMML/Mancisidor_P2.git f:/verilog_sva_gh_scraper/data/full_repos/137950344
git clone --depth 1 --no-tags https://github.com/Dimaqa/FPGA-pong.git f:/verilog_sva_gh_scraper/data/full_repos/137925818
git clone --depth 1 --no-tags https://github.com/w5yang/MIPSPipelineCPUwithInterruptSupport.git f:/verilog_sva_gh_scraper/data/full_repos/140255412
git clone --depth 1 --no-tags https://github.com/yasser26/ProyectoLaboDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/140516941
git clone --depth 1 --no-tags https://github.com/lmy98129/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/141745123
git clone --depth 1 --no-tags https://github.com/tanasecatalina/vga.git f:/verilog_sva_gh_scraper/data/full_repos/138080885
git clone --depth 1 --no-tags https://github.com/MarioSLC/Proyecto_Final_IPD432.git f:/verilog_sva_gh_scraper/data/full_repos/137537452
git clone --depth 1 --no-tags https://github.com/isuruthiwa/tbot_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/139266069
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/Keccak-hash-function.git f:/verilog_sva_gh_scraper/data/full_repos/139170337
git clone --depth 1 --no-tags https://github.com/maph25/Exam2_AP.git f:/verilog_sva_gh_scraper/data/full_repos/139631170
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-produto2.git f:/verilog_sva_gh_scraper/data/full_repos/140211008
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab7.git f:/verilog_sva_gh_scraper/data/full_repos/140264531
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/LJ_Evaluation_OpenCL_Lib.git f:/verilog_sva_gh_scraper/data/full_repos/142363379
git clone --depth 1 --no-tags https://github.com/stevenbell/axis_debugger.git f:/verilog_sva_gh_scraper/data/full_repos/136992793
git clone --depth 1 --no-tags https://github.com/johnsudaar/vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/136761966
git clone --depth 1 --no-tags https://github.com/zhangkai0121/newTNN.git f:/verilog_sva_gh_scraper/data/full_repos/137363605
git clone --depth 1 --no-tags https://github.com/Oanish/scoalafpga.git f:/verilog_sva_gh_scraper/data/full_repos/138011979
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_RGMII.git f:/verilog_sva_gh_scraper/data/full_repos/138119382
git clone --depth 1 --no-tags https://github.com/hangryusprime/CPU_basic.git f:/verilog_sva_gh_scraper/data/full_repos/138750566
git clone --depth 1 --no-tags https://github.com/NonlinearTime/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/135100328
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/BCD-Adder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135094521
git clone --depth 1 --no-tags https://github.com/ZeidatMahmoud/Orga.git f:/verilog_sva_gh_scraper/data/full_repos/135084549
git clone --depth 1 --no-tags https://github.com/renrenrennnn/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/135148281
git clone --depth 1 --no-tags https://github.com/ericbo/learning-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135524195
git clone --depth 1 --no-tags https://github.com/darkfader/verilator-test.git f:/verilog_sva_gh_scraper/data/full_repos/135366173
git clone --depth 1 --no-tags https://github.com/thejokerlol/MMU.git f:/verilog_sva_gh_scraper/data/full_repos/135773380
git clone --depth 1 --no-tags https://github.com/pdaxrom/Z-pdaXrom-SRAM-LM32.git f:/verilog_sva_gh_scraper/data/full_repos/135838100
git clone --depth 1 --no-tags https://github.com/husrev/Simpletron-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/135851130
git clone --depth 1 --no-tags https://github.com/FedericoTorres/arq.git f:/verilog_sva_gh_scraper/data/full_repos/136384020
git clone --depth 1 --no-tags https://github.com/Nevertorlate/-VGA-.git f:/verilog_sva_gh_scraper/data/full_repos/136609830
git clone --depth 1 --no-tags https://github.com/MehrdadKhanzadeh/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/135246367
git clone --depth 1 --no-tags https://github.com/TranDNNguyen/accelerometer-vid-display.git f:/verilog_sva_gh_scraper/data/full_repos/143336834
git clone --depth 1 --no-tags https://github.com/abishek-sundar/brick-breaker.git f:/verilog_sva_gh_scraper/data/full_repos/140915125
git clone --depth 1 --no-tags https://github.com/akzy/external_dc_system.git f:/verilog_sva_gh_scraper/data/full_repos/142183452
git clone --depth 1 --no-tags https://github.com/noeldiviney/USBAudio_lib.git f:/verilog_sva_gh_scraper/data/full_repos/142255259
git clone --depth 1 --no-tags https://github.com/geugene25/Bare-bone-8bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/142940708
git clone --depth 1 --no-tags https://github.com/neilzheng/counter.git f:/verilog_sva_gh_scraper/data/full_repos/143018177
git clone --depth 1 --no-tags https://github.com/AndrewMihai/Keyboard_Hero.git f:/verilog_sva_gh_scraper/data/full_repos/141626208
git clone --depth 1 --no-tags https://github.com/Itachi6912110/RealTimeVideoStyleTransfer.git f:/verilog_sva_gh_scraper/data/full_repos/139871568
git clone --depth 1 --no-tags https://github.com/dhruti1997/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/140701796
git clone --depth 1 --no-tags https://github.com/mohithrs/Viterbi-Decoder-Design-for-SDR-on-an-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/139028585
git clone --depth 1 --no-tags https://github.com/atangzwj/Arty-Z7-20-PiSimVGA.git f:/verilog_sva_gh_scraper/data/full_repos/137809800
git clone --depth 1 --no-tags https://github.com/Niksonber/Mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/137909117
git clone --depth 1 --no-tags https://github.com/Euphoriaa/aes_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137213315
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/BPU.git f:/verilog_sva_gh_scraper/data/full_repos/137315353
git clone --depth 1 --no-tags https://github.com/Nevertorlate/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/137358747
git clone --depth 1 --no-tags https://github.com/brenomatos/tp2-0c1.git f:/verilog_sva_gh_scraper/data/full_repos/138814168
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-8_Bit_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/138492304
git clone --depth 1 --no-tags https://github.com/leviathanch/SauMauPing1.git f:/verilog_sva_gh_scraper/data/full_repos/138492437
git clone --depth 1 --no-tags https://github.com/milanvidakovic/FPGAComputer.git f:/verilog_sva_gh_scraper/data/full_repos/138549724
git clone --depth 1 --no-tags https://github.com/suibianll/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/137485571
git clone --depth 1 --no-tags https://github.com/1eonel/TLPCIe.git f:/verilog_sva_gh_scraper/data/full_repos/137227478
git clone --depth 1 --no-tags https://github.com/calofmijuck/LD-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/137189944
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE425Project.git f:/verilog_sva_gh_scraper/data/full_repos/139400037
git clone --depth 1 --no-tags https://github.com/yoshinrt/cdec.git f:/verilog_sva_gh_scraper/data/full_repos/141071121
git clone --depth 1 --no-tags https://github.com/bookj/LED_Blinker.git f:/verilog_sva_gh_scraper/data/full_repos/142124135
git clone --depth 1 --no-tags https://github.com/kcranky/PADAWAN.git f:/verilog_sva_gh_scraper/data/full_repos/134949335
git clone --depth 1 --no-tags https://github.com/concerned-guy/intro-embed.git f:/verilog_sva_gh_scraper/data/full_repos/135158135
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Train-Track-using-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/135099591
git clone --depth 1 --no-tags https://github.com/thdehdx/Uart.git f:/verilog_sva_gh_scraper/data/full_repos/135797503
git clone --depth 1 --no-tags https://github.com/samuelyen36/computer-organization_hw2.git f:/verilog_sva_gh_scraper/data/full_repos/135971286
git clone --depth 1 --no-tags https://github.com/ChaokunChang/PipelineMIPS2.git f:/verilog_sva_gh_scraper/data/full_repos/136115324
git clone --depth 1 --no-tags https://github.com/kisssko/Marsohod2.git f:/verilog_sva_gh_scraper/data/full_repos/136510272
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/136866656
git clone --depth 1 --no-tags https://github.com/sabinakairatova/Expand.git f:/verilog_sva_gh_scraper/data/full_repos/135430046
git clone --depth 1 --no-tags https://github.com/stanford-ppl/test-data.git f:/verilog_sva_gh_scraper/data/full_repos/136238697
git clone --depth 1 --no-tags https://github.com/crashpalm/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136646553
git clone --depth 1 --no-tags https://github.com/lotfyhussein/Self-Navigating-Car-with-Track-Based-system-using-FPGA-UART-and-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136317721
git clone --depth 1 --no-tags https://github.com/accellera2017/sfifo.git f:/verilog_sva_gh_scraper/data/full_repos/136204857
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-ReconfigurableLiquidFillingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/136973323
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-CI-LOCKER.git f:/verilog_sva_gh_scraper/data/full_repos/136959350
git clone --depth 1 --no-tags https://github.com/karljackab/2018-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/139558459
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-UniversalShiftRegister.git f:/verilog_sva_gh_scraper/data/full_repos/138492565
git clone --depth 1 --no-tags https://github.com/Tanc-ANT/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139104472
git clone --depth 1 --no-tags https://github.com/Steve-Tod/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/140650013
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-RingCounter.git f:/verilog_sva_gh_scraper/data/full_repos/138493981
git clone --depth 1 --no-tags https://github.com/FantisticFiveCPU/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/140128685
git clone --depth 1 --no-tags https://github.com/alsrgv/blinky.git f:/verilog_sva_gh_scraper/data/full_repos/141103460
git clone --depth 1 --no-tags https://github.com/Triumphsail/FPGA_led_stream.git f:/verilog_sva_gh_scraper/data/full_repos/141984968
git clone --depth 1 --no-tags https://github.com/fiorentinogiuseppe/arc_projeto_3.git f:/verilog_sva_gh_scraper/data/full_repos/141708348
git clone --depth 1 --no-tags https://github.com/xuanwo11/PIC_EXD.git f:/verilog_sva_gh_scraper/data/full_repos/141879568
git clone --depth 1 --no-tags https://github.com/AhmadSiwi/ComputerOrganization2-MemoryAssignment-.git f:/verilog_sva_gh_scraper/data/full_repos/142105009
