============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:30:38 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                     Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                          launch                                    0 R 
(ms_es_ordered_bs_by2_line_10_9_1)   ext delay                      +100     100 R 
bin_data_in[0][1]                    in port           6 14.0   20    +0     100 R 
TOP/bin_data_in[0][1] 
  genblk1[1].genblk2.sng/bin_in[0][1] 
    genblk2[0].min_comparator/bin_in[0][1] 
      g97/B                                                           +0     100   
      g97/Y                          AND2X1            1  3.0   36   +44     144 R 
      g94/C                                                           +0     144   
      g94/Y                          NAND3X1           1  1.5   15   +15     159 F 
      drc_bufs/A                                                      +0     159   
      drc_bufs/Y                     BUFX2             1  1.9    2   +34     193 F 
      g93/C                                                           +0     193   
      g93/Y                          OAI21X1           3  7.4   67   +32     225 R 
    genblk2[0].min_comparator/sn_out 
  genblk1[1].genblk2.sng/sn_out[0] 
  g48/B                                                               +0     225   
  g48/Y                              AND2X1            1 10.3   66   +63     288 R 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      fa0/b 
        g2/B                                                          +0     288   
        g2/YS                        FAX1              1  3.4   12   +91     379 F 
      fa0/s 
      ha0/b 
        g17/B                                                         +0     379   
        g17/YS                       HAX1              2  6.4   26   +64     443 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g206/B                                                          +0     443   
      g206/YC                        HAX1              1  8.8   35   +63     505 F 
      g203/B                                                          +0     505   
      g203/YC                        FAX1              1  7.1   29   +89     594 F 
      g199/C                                                          +0     594   
      g199/YC                        FAX1              1 10.9   40   +89     683 F 
      g2/A                                                            +0     683   
      g2/YS                          FAX1              1  2.8   21   +84     767 R 
      g193/A                                                          +0     767   
      g193/Y                         MUX2X1            1  1.5   12   +23     790 F 
      g192/A                                                          +0     790   
      g192/Y                         INVX1             1  2.0    0    +1     791 R 
      countval_reg[3]/D              DFFSR                            +0     791   
      countval_reg[3]/CLK            setup                       0   +70     861 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                                5000 R 
                                     uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4089ps 
Start-point  : bin_data_in[0][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[3]/D
