Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Oct 11 23:46:08 2024
| Host         : LAPTOP-D2QVBJO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_adder_sub_342_timing_summary_routed.rpt -pb four_bit_adder_sub_342_timing_summary_routed.pb -rpx four_bit_adder_sub_342_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_adder_sub_342
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B3_in
                            (input port)
  Destination:            S3_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.531ns (50.574%)  route 4.428ns (49.426%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3_in (IN)
                         net (fo=0)                   0.000     0.000    B3_in
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_in_IBUF_inst/O
                         net (fo=2, routed)           3.078     4.381    B3_in_IBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     4.478 r  S3_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.350     5.828    S3_out_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.131     8.959 r  S3_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.959    S3_out
    V19                                                               r  S3_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3_in
                            (input port)
  Destination:            Error_bit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.531ns (50.663%)  route 4.412ns (49.337%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3_in (IN)
                         net (fo=0)                   0.000     0.000    B3_in
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_in_IBUF_inst/O
                         net (fo=2, routed)           3.071     4.374    B3_in_IBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     4.471 r  Error_bit_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.341     5.812    Error_bit_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.131     8.943 r  Error_bit_OBUF_inst/O
                         net (fo=0)                   0.000     8.943    Error_bit
    W18                                                               r  Error_bit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1_in
                            (input port)
  Destination:            S2_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 4.757ns (60.236%)  route 3.140ns (39.764%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1_in (IN)
                         net (fo=0)                   0.000     0.000    B1_in
    W14                  IBUF (Prop_ibuf_I_O)         1.298     1.298 r  B1_in_IBUF_inst/O
                         net (fo=2, routed)           1.139     2.437    B1_in_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.097     2.534 r  Error_bit_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.606     3.141    FA0/C2
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.239     3.380 r  S2_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.394     4.774    S2_out_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.123     7.898 r  S2_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.898    S2_out
    U19                                                               r  S2_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1_in
                            (input port)
  Destination:            S1_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 4.547ns (59.860%)  route 3.049ns (40.140%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1_in (IN)
                         net (fo=0)                   0.000     0.000    B1_in
    W14                  IBUF (Prop_ibuf_I_O)         1.298     1.298 r  B1_in_IBUF_inst/O
                         net (fo=2, routed)           1.139     2.437    B1_in_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.097     2.534 r  S1_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     4.444    S1_out_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.152     7.596 r  S1_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.596    S1_out
    E19                                                               r  S1_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0_in
                            (input port)
  Destination:            S0_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.534ns (65.687%)  route 2.368ns (34.312%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A0_in (IN)
                         net (fo=0)                   0.000     0.000    A0_in
    V16                  IBUF (Prop_ibuf_I_O)         1.309     1.309 r  A0_in_IBUF_inst/O
                         net (fo=3, routed)           1.120     2.430    A0_in_IBUF
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.097     2.527 r  S0_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.248     3.775    S0_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.127     6.902 r  S0_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.902    S0_out
    U16                                                               r  S0_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            S2_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.468ns (65.079%)  route 0.788ns (34.921%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  M_IBUF_inst/O
                         net (fo=5, routed)           0.365     0.586    M_IBUF
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.631 r  S2_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.054    S2_out_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.256 r  S2_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.256    S2_out
    U19                                                               r  S2_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2_in
                            (input port)
  Destination:            Error_bit
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.482ns (65.098%)  route 0.794ns (34.902%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B2_in (IN)
                         net (fo=0)                   0.000     0.000    B2_in
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B2_in_IBUF_inst/O
                         net (fo=3, routed)           0.408     0.635    B2_in_IBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.680 r  Error_bit_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     1.066    Error_bit_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.276 r  Error_bit_OBUF_inst/O
                         net (fo=0)                   0.000     2.276    Error_bit
    W18                                                               r  Error_bit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_in
                            (input port)
  Destination:            S0_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.485ns (64.904%)  route 0.803ns (35.096%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B0_in (IN)
                         net (fo=0)                   0.000     0.000    B0_in
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  B0_in_IBUF_inst/O
                         net (fo=3, routed)           0.450     0.684    B0_in_IBUF
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  S0_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.353     1.082    S0_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.288 r  S0_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.288    S0_out
    U16                                                               r  S0_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2_in
                            (input port)
  Destination:            S3_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.482ns (64.301%)  route 0.823ns (35.699%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B2_in (IN)
                         net (fo=0)                   0.000     0.000    B2_in
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B2_in_IBUF_inst/O
                         net (fo=3, routed)           0.414     0.641    B2_in_IBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.686 r  S3_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.409     1.095    S3_out_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.305 r  S3_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.305    S3_out
    V19                                                               r  S3_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1_in
                            (input port)
  Destination:            S1_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.507ns (58.149%)  route 1.085ns (41.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A1_in (IN)
                         net (fo=0)                   0.000     0.000    A1_in
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A1_in_IBUF_inst/O
                         net (fo=2, routed)           0.383     0.615    A1_in_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.660 r  S1_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.702     1.362    S1_out_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.592 r  S1_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.592    S1_out
    E19                                                               r  S1_out (OUT)
  -------------------------------------------------------------------    -------------------





