m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Codes/MIPS
vAdd
Z0 !s110 1735908326
!i10b 1
!s100 zhJg]]g8HTjbPm=4Ib8>01
IKL17=DzWRD[DY?9Al`SiH3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Codes/VerilogCPUDesign/CPU_Single
w1735867676
8C:/Codes/VerilogCPUDesign/CPU_Single/Add.v
FC:/Codes/VerilogCPUDesign/CPU_Single/Add.v
L0 1
Z3 OP;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1735908326.000000
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/Add.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/Add.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@add
vALU
R0
!i10b 1
!s100 TJOhZ`X16zVmmnh_zjndG2
I3DWDXhNl@Tzk:AXn1PgOW0
R1
R2
w1735860918
8C:/Codes/VerilogCPUDesign/CPU_Single/ALU.v
FC:/Codes/VerilogCPUDesign/CPU_Single/ALU.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/ALU.v|
!i113 1
R5
R6
n@a@l@u
vALUCU
R0
!i10b 1
!s100 fDWal65dD]Kz:BeNX`oW83
IfXlOdfa2Jm`W5cZH?ThjT0
R1
R2
w1735860943
8C:/Codes/VerilogCPUDesign/CPU_Single/ALUCU.v
FC:/Codes/VerilogCPUDesign/CPU_Single/ALUCU.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/ALUCU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/ALUCU.v|
!i113 1
R5
R6
n@a@l@u@c@u
vCPU_Single
R0
!i10b 1
!s100 nSYnNcoHbI53Y]dVLDl[>2
IPgKf<3GSmkGUElV1Fe=`10
R1
R2
w1735873234
8C:/Codes/VerilogCPUDesign/CPU_Single/CPU_Single.v
FC:/Codes/VerilogCPUDesign/CPU_Single/CPU_Single.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/CPU_Single.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/CPU_Single.v|
!i113 1
R5
R6
n@c@p@u_@single
vDM
R0
!i10b 1
!s100 ]?[aaN:z1]eESdQ>eci910
IdH=GhGh5zGdFYgGEZ?Ic80
R1
R2
w1735907984
8C:/Codes/VerilogCPUDesign/CPU_Single/DM.v
FC:/Codes/VerilogCPUDesign/CPU_Single/DM.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/DM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/DM.v|
!i113 1
R5
R6
n@d@m
vIM
Z7 !s110 1735908327
!i10b 1
!s100 7h`K>[8=Me0Aee^fg6O6i3
INSVjR1Ce4J0il?mKgdI;W1
R1
R2
w1735907947
8C:/Codes/VerilogCPUDesign/CPU_Single/IM.v
FC:/Codes/VerilogCPUDesign/CPU_Single/IM.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1735908327.000000
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/IM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/IM.v|
!i113 1
R5
R6
n@i@m
vMCU
R7
!i10b 1
!s100 fG]@6:`fS=6nQR2YE3[Y@0
IUXS7]=o2G?LYEoU]7g>>12
R1
R2
w1735871250
8C:/Codes/VerilogCPUDesign/CPU_Single/MCU.v
FC:/Codes/VerilogCPUDesign/CPU_Single/MCU.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/MCU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/MCU.v|
!i113 1
R5
R6
n@m@c@u
vMUX32
R7
!i10b 1
!s100 U24>G9XE]LMElMAG4adLY3
I@_Sa4_QLJ^g]OGebC;GL@3
R1
R2
w1735844070
8C:/Codes/VerilogCPUDesign/CPU_Single/MUX32.v
FC:/Codes/VerilogCPUDesign/CPU_Single/MUX32.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/MUX32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/MUX32.v|
!i113 1
R5
R6
n@m@u@x32
vMUX5
R7
!i10b 1
!s100 <kV2DWY09Mbln?<;n2JL60
IY]GYH3l>gG8`QKR[SClcP1
R1
R2
w1735844069
8C:/Codes/VerilogCPUDesign/CPU_Single/MUX5.v
FC:/Codes/VerilogCPUDesign/CPU_Single/MUX5.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/MUX5.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/MUX5.v|
!i113 1
R5
R6
n@m@u@x5
vPC
R7
!i10b 1
!s100 W1I;`gLd3fUI`G[k;RTVA2
ICbBjJXC?BR4dlK@MYjzNc0
R1
R2
w1735857696
8C:/Codes/VerilogCPUDesign/CPU_Single/PC.v
FC:/Codes/VerilogCPUDesign/CPU_Single/PC.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/PC.v|
!i113 1
R5
R6
n@p@c
vReg
R7
!i10b 1
!s100 GV:R2z85PS4LHHzT_WA0^1
IF?8<z4<l^WED;o29`kIcX1
R1
R2
w1735857345
8C:/Codes/VerilogCPUDesign/CPU_Single/Reg.v
FC:/Codes/VerilogCPUDesign/CPU_Single/Reg.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/Reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/Reg.v|
!i113 1
R5
R6
n@reg
vRF
R7
!i10b 1
!s100 lB=bG_R`VnzC;Xm4>h_:m2
IFj0?A7IUg2>Uzj6h=?ZQ>3
R1
R2
w1735908308
8C:/Codes/VerilogCPUDesign/CPU_Single/RF.v
FC:/Codes/VerilogCPUDesign/CPU_Single/RF.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Single/RF.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Single/RF.v|
!i113 1
R5
R6
n@r@f
