# Verilog Full Adder Simulation

This project simulates a 1-bit Full Adder in Verilog, including waveform output and log monitoring.

## ðŸ”§ Files
- `full_adder.v` â€“ Verilog module for Full Adder
- `full_adder_tb.v` â€“ Testbench for simulation
- `monitor_log.txt` â€“ Simulation output log
- `full_adder.vcd` â€“ Value Change Dump file for waveform
- `wave_full_adder_tb.png` â€“ Waveform screenshot from ModelSim

## âœ… Logic
- **Sum = A âŠ• B âŠ• Cin**
- **Carry = AB + ACin + BCin**

## ðŸ“· Simulation Result
![Waveform](wave_full_adder_tb.png)
