{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466891767538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466891767541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:56:07 2016 " "Processing started: Sat Jun 25 14:56:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466891767541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1466891767541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue " "Command: quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1466891767541 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile lgdst_rxglue lgdst_rxglue " "Quartus(args): compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1466891767541 ""}
{ "Info" "0" "" "running build version script" {  } {  } 0 0 "running build version script" 0 0 "Shell" 0 0 1466891767676 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_options.tcl " "Evaluation of Tcl script build_options.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1466891767676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466891767676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:56:07 2016 " "Processing ended: Sat Jun 25 14:56:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466891767676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466891767676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466891767676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1466891767676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1466891772944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466891772946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:56:12 2016 " "Processing started: Sat Jun 25 14:56:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466891772946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891772946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891772946 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891773222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1466891773256 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/io_buf.v C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/io_buf.v " "Clear box output file C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/io_buf.v is not compatible with the current compile. Used regenerated output file C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/io_buf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1466891787849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_buf_iobuf_bidir_loo " "Found entity 1: io_buf_iobuf_bidir_loo" {  } { { "db/io_buf.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891787852 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_buf " "Found entity 2: io_buf" {  } { { "db/io_buf.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/io_buf.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891787852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891787852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(175) " "Verilog HDL information at lgdst_rxglue.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1466891787854 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(250) " "Verilog HDL information at lgdst_rxglue.v(250): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 250 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1466891787854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891787855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891787855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466891787887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_start_end lgdst_rxglue.v(56) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(56): object \"byte_start_end\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466891787888 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_out lgdst_rxglue.v(281) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(281): object \"cnt_out\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466891787888 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 lgdst_rxglue.v(164) " "Verilog HDL assignment warning at lgdst_rxglue.v(164): truncated value with size 8 to match size of target (2)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466891787889 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(165) " "Verilog HDL assignment warning at lgdst_rxglue.v(165): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466891787889 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(166) " "Verilog HDL assignment warning at lgdst_rxglue.v(166): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466891787889 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lgdst_rxglue.v(274) " "Verilog HDL assignment warning at lgdst_rxglue.v(274): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466891787889 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_check lgdst_rxglue.v(250) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(250): inferring latch(es) for variable \"addr_check\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 250 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466891787890 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi0_miso_ver lgdst_rxglue.v(250) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(250): inferring latch(es) for variable \"spi0_miso_ver\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 250 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466891787890 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_check lgdst_rxglue.v(250) " "Inferred latch for \"addr_check\" at lgdst_rxglue.v(250)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891787891 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi0_miso_ver lgdst_rxglue.v(255) " "Inferred latch for \"spi0_miso_ver\" at lgdst_rxglue.v(255)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891787891 "|lgdst_rxglue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_buf io_buf:io_buf " "Elaborating entity \"io_buf\" for hierarchy \"io_buf:io_buf\"" {  } { { "../rtl/lgdst_rxglue.v" "io_buf" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466891787898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_buf_iobuf_bidir_loo io_buf:io_buf\|io_buf_iobuf_bidir_loo:io_buf_iobuf_bidir_loo_component " "Elaborating entity \"io_buf_iobuf_bidir_loo\" for hierarchy \"io_buf:io_buf\|io_buf_iobuf_bidir_loo:io_buf_iobuf_bidir_loo_component\"" {  } { { "db/io_buf.v" "io_buf_iobuf_bidir_loo_component" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/io_buf.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466891787902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_m7p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_m7p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_m7p " "Found entity 1: sld_ela_trigger_m7p" {  } { { "db/sld_ela_trigger_m7p.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/sld_ela_trigger_m7p.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891788950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891788950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a " "Found entity 1: sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a" {  } { { "db/sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/sld_reserved_lgdst_rxglue_auto_signaltap_0_1_4b6a.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o814.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o814.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o814 " "Found entity 1: altsyncram_o814" {  } { { "db/altsyncram_o814.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/altsyncram_o814.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kph " "Found entity 1: cntr_kph" {  } { { "db/cntr_kph.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cntr_kph.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cmpr_frb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891789935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891789935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891790019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891790019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891790072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891790072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891790137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891790137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891790190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891790190 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466891790447 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466891790507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.25.14:56:37 Progress: Loading sld8e2287c4/alt_sld_fab_wrapper_hw.tcl " "2016.06.25.14:56:37 Progress: Loading sld8e2287c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891797267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891800557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891800799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891802949 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466891803643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e2287c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8e2287c4/alt_sld_fab.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/db/ip/sld8e2287c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466891803986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891803986 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 222 -1 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 184 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1466891805053 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1466891805053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466891805147 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cntbyte\[0\] High " "Register cntbyte\[0\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1466891805274 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ad_spi_oe_b Low " "Register ad_spi_oe_b will power up to Low" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1466891805274 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi0_ck_cnt\[3\] High " "Register spi0_ck_cnt\[3\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1466891805274 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1466891805274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/output_files/lgdst_rxglue.map.smsg " "Generated suppressed messages file C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/output_files/lgdst_rxglue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891805612 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 47 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1466891806124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1466891806144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466891806144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ts_sync " "No output dependent on input pin \"ts_sync\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|ts_sync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[0\] " "No output dependent on input pin \"cnt_in\[0\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[1\] " "No output dependent on input pin \"cnt_in\[1\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[2\] " "No output dependent on input pin \"cnt_in\[2\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[3\] " "No output dependent on input pin \"cnt_in\[3\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[4\] " "No output dependent on input pin \"cnt_in\[4\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[5\] " "No output dependent on input pin \"cnt_in\[5\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[6\] " "No output dependent on input pin \"cnt_in\[6\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[7\] " "No output dependent on input pin \"cnt_in\[7\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466891806285 "|lgdst_rxglue|cnt_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1466891806285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "802 " "Implemented 802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1466891806286 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1466891806286 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1466891806286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "757 " "Implemented 757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1466891806286 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1466891806286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1466891806286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466891806306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:56:46 2016 " "Processing ended: Sat Jun 25 14:56:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466891806306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466891806306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466891806306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466891806306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1466891813766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466891813768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:56:53 2016 " "Processing started: Sat Jun 25 14:56:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466891813768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466891813768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466891813769 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466891813857 ""}
{ "Info" "0" "" "Project  = lgdst_rxglue" {  } {  } 0 0 "Project  = lgdst_rxglue" 0 0 "Fitter" 0 0 1466891813858 ""}
{ "Info" "0" "" "Revision = lgdst_rxglue" {  } {  } 0 0 "Revision = lgdst_rxglue" 0 0 "Fitter" 0 0 1466891813858 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1466891813958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1466891814040 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 10M02SCM153C8G " "Selected device 10M02SCM153C8G for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466891814073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466891814110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466891814110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466891814212 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1466891814315 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCM153C8G " "Device 10M08SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466891814327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153C8G " "Device 10M04SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466891814327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466891814327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 1903 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466891814333 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 1905 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466891814333 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 1907 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466891814333 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 1909 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466891814333 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466891814333 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1466891814333 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1466891814333 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1466891814333 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1466891814333 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466891814334 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1466891814346 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "xout_sms4470_m 6 3.0-V LVTTL 3.3V " "Pin xout_sms4470_m is incompatible with I/O bank 6.  Pin uses I/O standard 3.0-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rf_sw3 6 3.3V " "Pin rf_sw3 in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { rf_sw3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rf_sw3" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1466891814522 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rf_sw4 6 3.3V " "Pin rf_sw4 in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { rf_sw4 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rf_sw4" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1466891814522 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio3 6 3.3V " "Pin gpio3 in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio3" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1466891814522 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio2 6 3.3V " "Pin gpio2 in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio2" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1466891814522 ""}  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { xout_sms4470_m } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xout_sms4470_m" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1466891814522 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466891814523 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1466891815094 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_sync } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_sync" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_spi_sdio 3.3-V LVTTL P8 " "Pin ad_spi_sdio uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ad_spi_sdio } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_spi_sdio" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 26 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_npcs0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_npcs0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 22 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_spck } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_spck" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 21 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resync_n 3.3-V LVTTL A11 " "Pin resync_n uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { resync_n } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resync_n" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 20 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_valid } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_valid" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { tp_50 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tp_50" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_mosi } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_mosi" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio3 3.3-V LVTTL C14 " "Pin gpio3 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio3" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio2 3.3-V LVTTL F12 " "Pin gpio2 uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio2" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL H12 " "Pin clk uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 19 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_d0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/rtl/lgdst_rxglue.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160623_v2_reed_solomon/syn/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466891815098 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1466891815098 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_miso 3.3-V LVTTL B6 " "Pin spi0_miso uses I/O standard 3.3-V LVTTL located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "led_wifi 3.3-V LVTTL B12 " "Pin led_wifi uses I/O standard 3.3-V LVTTL located at B12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_42 3.3-V LVTTL A7 " "Pin tp_42 uses I/O standard 3.3-V LVTTL located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "xin_sms4470 3.0-V LVTTL G2 " "Pin xin_sms4470 uses I/O standard 3.0-V LVTTL located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL located at B11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "resync_n 3.3-V LVTTL A11 " "Pin resync_n uses I/O standard 3.3-V LVTTL located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL located at B13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815099 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815100 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL located at A14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1466891815100 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1466891815100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 17 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466891815237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 25 14:56:55 2016 " "Processing ended: Sat Jun 25 14:56:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466891815237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466891815237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466891815237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466891815237 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 40 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 40 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466891815864 ""}
