# ğŸ“˜ BabySoC â€“ Week 2 Functional Modelling

## ğŸ“‘ Table of Contents

* [ğŸ¨ Project Overview](#project-overview)
* [ğŸ“š Objective](#objective)
* [ğŸ›  Steps Taken](#steps-taken)
* [ğŸ’» Commands Executed](#commands-executed)
* [âš ï¸ Errors & Fixes](#errors--fixes)
* [ğŸ”— Workflow Diagram](#workflow-diagram)
* [ğŸ“‚ Project Structure](#project-structure)
* [ğŸ“¸ Simulation Results](#simulation-results)
* [ğŸ“‚ Deliverables](#deliverables)
* [ğŸ† Outcome](#outcome)

---

## ğŸ¨ Project Overview <a name="project-overview"></a>

<div align="center">

# ğŸš€ BabySoC â€“ Week 2 Functional Modelling

**Learning SoC Fundamentals with BabySoC Simulation**

</div>

---

### ğŸ“š Objective <a name="objective"></a>

> ğŸ¯ Understand **SoC fundamentals** and demonstrate **functional modelling** of BabySoC using simulation tools.
> **Tools Used:**

* ğŸ–¥ï¸ **Icarus Verilog** (`iverilog`) â†’ compile Verilog code
* ğŸ“Š **GTKWave** â†’ view simulation waveforms

---

### ğŸ›  Steps Taken <a name="steps-taken"></a>

<details>
<summary>ğŸ“‚ Click to expand</summary>

1. ğŸ“¥ Clone VSDBabySoC repo
2. âš¡ Compile modules with `iverilog`
3. â–¶ï¸ Simulate & generate `.vcd` waveform files
4. ğŸ‘€ Open `.vcd` in GTKWave
5. ğŸ“ Document observations with screenshots

</details>

---

### ğŸ’» Commands Executed <a name="commands-executed"></a>

<details>
<summary>ğŸ“œ Click to expand commands</summary>

```bash
# Clone VSDBabySoC repo
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/src/module/rvmyth

# Compile Verilog files
iverilog -o rvmyth.out rvmyth.v testbench.v

# Run simulation
./rvmyth.out

# Check VCD file
ls *.vcd

# Open waveform
gtkwave tb_mythcore_test.vcd
```

</details>

---

### âš ï¸ Errors & Fixes <a name="errors--fixes"></a>

<details>
<summary>ğŸš¨ Click to expand all errors and fixes</summary>

1. **â— Error:** `tlverilog: command not found`

   * ğŸ” **Reason:** TL-Verilog was not installed and not required for Week 2.
   * âœ… **Fix:** Ignored TL-Verilog, used `iverilog` + `gtkwave` instead.

2. **â— Error:** GTKWave file not opening

   * ğŸ” **Reason:** Tried opening file inside yosys shell instead of terminal.
   * âœ… **Fix:** Exit yosys, then run:

     ```bash
     gtkwave tb_mythcore_test.vcd
     ```

3. **â— Error:** `.vcd file not found` after simulation

   * ğŸ” **Reason:** Missing `$dumpfile` and `$dumpvars` in testbench.
   * âœ… **Fix:** Added dump commands in `testbench.v` and re-ran simulation to generate `.vcd` file successfully.

</details>

---

### ğŸ”— Workflow Diagram <a name="workflow-diagram"></a>

<details>
<summary>ğŸ“Š Click to expand workflow diagram</summary>

```
ğŸ“‚ testbench.v + rvmyth.v
   â¬‡ï¸
âš™ï¸ Compile â†’ rvmyth.out
   â¬‡ï¸
â–¶ï¸ Run simulation
   â¬‡ï¸
ğŸ’¾ Generate `.vcd`
   â¬‡ï¸
ğŸ” View in GTKWave
```

**Description:**

* ğŸ“‚ **Step 1:** Prepare Verilog files (`testbench.v`, `rvmyth.v`)
* âš™ï¸ **Step 2:** Compile using Icarus Verilog â†’ output `rvmyth.out`
* â–¶ï¸ **Step 3:** Run simulation
* ğŸ’¾ **Step 4:** Generate `.vcd` waveform file
* ğŸ” **Step 5:** Open `.vcd` in GTKWave for waveform analysis

</details>

---

### ğŸ“‚ Project Structure <a name="project-structure"></a>

<details>
<summary>ğŸ“ Click to expand project structure details</summary>

```text
Week2/
â”œâ”€â”€ src/module/rvmyth.v
â”œâ”€â”€ src/module/testbench.v
â”œâ”€â”€ src/include/my_macros.vh
â”œâ”€â”€ output/pre_synth_sim/rvmyth.vcd
â”œâ”€â”€ screenshots/week2_reset.png
â”œâ”€â”€ screenshots/week2_clock.png
â”œâ”€â”€ screenshots/week2_dataflow.png
â”œâ”€â”€ week2_simulation_log.txt
â””â”€â”€ README.md
```

**Explanation:**

* ğŸ–¥ï¸ `rvmyth.v` â†’ RTL design file
* ğŸ§ª `testbench.v` â†’ Testbench file
* ğŸ“œ `my_macros.vh` â†’ Macro definitions
* ğŸ“‚ `.vcd` â†’ Simulation waveform
* ğŸ–¼ Screenshots â†’ Reset, clock, dataflow results
* ğŸ“„ Logs â†’ Simulation log
* ğŸ“˜ README â†’ Documentation

</details>

---

### ğŸ“¸ Simulation Results <a name="simulation-results"></a>

#### 1ï¸âƒ£ Reset & Clock Operation â±ï¸

<img width="1920" height="1080" alt="Image" src="https://github.com/user-attachments/assets/18d679a0-8e80-4966-ac92-0035fec86580" />  
âœ” **Explanation:** Reset asserted at start, clock starts after reset deassertion, signals behave as expected.  

#### 2ï¸âƒ£ Dataflow Between Modules ğŸ”€

<img width="1600" height="900" alt="Image" src="https://github.com/user-attachments/assets/cef40be7-9e2a-4a29-a585-3ba759167cbb" />  
âœ” **Explanation:** Data moves correctly between modules, showing functional correctness.  

---

### ğŸ“‚ Deliverables <a name="deliverables"></a> ğŸ“¦

* ğŸ“„ Simulation logs
* ğŸ–¼ Waveform screenshots
* ğŸ“ Explanation per screenshot

---

### ğŸ† Outcome <a name="outcome"></a> ğŸ‰

By completing Week 2, I:

* âœ… Understood SoC fundamentals
* âœ… Simulated and verified BabySoC behavior
* âœ… Documented results with screenshots

âœ¨ **End of Week 2 â€“ BabySoC Functional Modelling Journey** ğŸš€
