INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ncount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab09/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ncount_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
