Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug 19 19:00:41 2021
| Host         : DELILAH running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 54
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| TIMING-16 | Warning          | Large setup violation                              | 47         |
| TIMING-18 | Warning          | Missing input or output delay                      | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mmcm1/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mmcm2/inst/clk_in1 is defined downstream of clock clk_out1_clk_wiz_mmcm_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_mmcm_0 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_mmcm_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_mmcm_0 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_mmcm_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mmcm1/inst/clk_in1 is created on an inappropriate internal pin mmcm1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mmcm2/inst/clk_in1 is created on an inappropriate internal pin mmcm2/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value1/delay2/Q_reg_srl3/D (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/done_reg/D (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[0]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[29]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[30]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[31]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[1]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[2]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[3]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[4]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[25]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[26]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[27]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[28]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[21]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[22]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[23]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[24]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[17]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[18]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[19]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[20]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value7/latch/Q_reg/D (clocked by clk_out7_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[5]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[6]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[7]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[8]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[0]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[1]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[2]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[3]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[4]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[5]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/op_fc_reg[6]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[13]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[14]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[15]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[16]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[10]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[11]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[12]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/state_reg[9]/R (clocked by clk_out1_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.567 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value6/latch/Q_reg/D (clocked by clk_out6_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.047 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value5/latch/Q_reg/D (clocked by clk_out5_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.537 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value4/latch/Q_reg/D (clocked by clk_out4_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value3/latch/Q_reg/D (clocked by clk_out3_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.448 ns between pulse_generator/temp_reg/C (clocked by clk_out1_clk_wiz_mmcm_0) and uut_start/value2/latch/Q_reg/D (clocked by clk_out2_clk_wiz_mmcm_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on TXD relative to clock(s) sys_clk_pin
Related violations: <none>


