// Seed: 253154108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  supply1 id_5;
  assign id_5 = 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_1 or negedge id_3[1 : 1])
    if (1'b0) begin : LABEL_0
      wait (1);
    end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
