{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717698626954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717698626954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 15:30:26 2024 " "Processing started: Thu Jun  6 15:30:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717698626954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698626954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698626954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717698627066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717698627066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay " "Found entity 1: decodificadorDisplay" {  } { { "decodificadorDisplay.v" "" { Text "/home/aluno/problemaDois/decodificadorDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 3 3 " "Found 3 design units, including 3 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632193 ""} { "Info" "ISGN_ENTITY_NAME" "2 quatroUm " "Found entity 2: quatroUm" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632193 ""} { "Info" "ISGN_ENTITY_NAME" "3 vintePCinco " "Found entity 3: vintePCinco" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFrequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisorCinco " "Found entity 2: divisorCinco" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadores.v 4 4 " "Found 4 design units, including 4 entities, in source file contadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDez " "Found entity 1: contadorDez" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""} { "Info" "ISGN_ENTITY_NAME" "2 contadorSeis " "Found entity 2: contadorSeis" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""} { "Info" "ISGN_ENTITY_NAME" "3 contadorCinco " "Found entity 3: contadorCinco" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""} { "Info" "ISGN_ENTITY_NAME" "4 decresceDez " "Found entity 4: decresceDez" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlops.v 3 3 " "Found 3 design units, including 3 entities, in source file flipFlops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "flipFlops.v" "" { Text "/home/aluno/problemaDois/flipFlops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632195 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipFlopT " "Found entity 2: flipFlopT" {  } { { "flipFlops.v" "" { Text "/home/aluno/problemaDois/flipFlops.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632195 ""} { "Info" "ISGN_ENTITY_NAME" "3 flipFlopT_2 " "Found entity 3: flipFlopT_2" {  } { { "flipFlops.v" "" { Text "/home/aluno/problemaDois/flipFlops.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698632195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(28) " "Verilog HDL Instantiation warning at multiplexador.v(28): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(29) " "Verilog HDL Instantiation warning at multiplexador.v(29): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(30) " "Verilog HDL Instantiation warning at multiplexador.v(30): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(44) " "Verilog HDL Instantiation warning at multiplexador.v(44): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(45) " "Verilog HDL Instantiation warning at multiplexador.v(45): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(46) " "Verilog HDL Instantiation warning at multiplexador.v(46): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexador.v(47) " "Verilog HDL Instantiation warning at multiplexador.v(47): instance has no name" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(49) " "Verilog HDL Instantiation warning at contadores.v(49): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(50) " "Verilog HDL Instantiation warning at contadores.v(50): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(51) " "Verilog HDL Instantiation warning at contadores.v(51): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(52) " "Verilog HDL Instantiation warning at contadores.v(52): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(16) " "Verilog HDL Instantiation warning at cronometro.v(16): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(22) " "Verilog HDL Instantiation warning at cronometro.v(22): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(23) " "Verilog HDL Instantiation warning at cronometro.v(23): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(31) " "Verilog HDL Instantiation warning at cronometro.v(31): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(35) " "Verilog HDL Instantiation warning at cronometro.v(35): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(34) " "Verilog HDL Instantiation warning at contadores.v(34): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(35) " "Verilog HDL Instantiation warning at contadores.v(35): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(36) " "Verilog HDL Instantiation warning at contadores.v(36): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(35) " "Verilog HDL Instantiation warning at divisorFrequencia.v(35): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(9) " "Verilog HDL Instantiation warning at divisorFrequencia.v(9): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(10) " "Verilog HDL Instantiation warning at divisorFrequencia.v(10): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(11) " "Verilog HDL Instantiation warning at divisorFrequencia.v(11): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(12) " "Verilog HDL Instantiation warning at divisorFrequencia.v(12): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(13) " "Verilog HDL Instantiation warning at divisorFrequencia.v(13): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(14) " "Verilog HDL Instantiation warning at divisorFrequencia.v(14): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(15) " "Verilog HDL Instantiation warning at divisorFrequencia.v(15): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(16) " "Verilog HDL Instantiation warning at divisorFrequencia.v(16): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(17) " "Verilog HDL Instantiation warning at divisorFrequencia.v(17): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(18) " "Verilog HDL Instantiation warning at divisorFrequencia.v(18): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(19) " "Verilog HDL Instantiation warning at divisorFrequencia.v(19): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(20) " "Verilog HDL Instantiation warning at divisorFrequencia.v(20): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(21) " "Verilog HDL Instantiation warning at divisorFrequencia.v(21): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(22) " "Verilog HDL Instantiation warning at divisorFrequencia.v(22): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(23) " "Verilog HDL Instantiation warning at divisorFrequencia.v(23): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(7) " "Verilog HDL Instantiation warning at contadores.v(7): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(8) " "Verilog HDL Instantiation warning at contadores.v(8): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(9) " "Verilog HDL Instantiation warning at contadores.v(9): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(10) " "Verilog HDL Instantiation warning at contadores.v(10): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(21) " "Verilog HDL Instantiation warning at contadores.v(21): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(22) " "Verilog HDL Instantiation warning at contadores.v(22): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(23) " "Verilog HDL Instantiation warning at contadores.v(23): instance has no name" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717698632197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717698632229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:comb_3 " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/problemaDois/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorCinco divisorFrequencia:comb_3\|divisorCinco:comb_3 " "Elaborating entity \"divisorCinco\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\"" {  } { { "divisorFrequencia.v" "comb_3" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorCinco divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3 " "Elaborating entity \"contadorCinco\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\"" {  } { { "divisorFrequencia.v" "comb_3" { Text "/home/aluno/problemaDois/divisorFrequencia.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632230 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor\[4..3\] contadores.v(30) " "Output port \"vetor\[4..3\]\" at contadores.v(30) has no driver" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717698632231 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopT divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\|flipFlopT:comb_3 " "Elaborating entity \"flipFlopT\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\|flipFlopT:comb_3\"" {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:comb_4 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:comb_4\"" {  } { { "main.v" "comb_4" { Text "/home/aluno/problemaDois/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "displayDigits\[4\] cronometro.v(8) " "Output port \"displayDigits\[4\]\" at cronometro.v(8) has no driver" {  } { { "cronometro.v" "" { Text "/home/aluno/problemaDois/cronometro.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717698632239 "|main|cronometro:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decresceDez cronometro:comb_4\|decresceDez:comb_3 " "Elaborating entity \"decresceDez\" for hierarchy \"cronometro:comb_4\|decresceDez:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "/home/aluno/problemaDois/cronometro.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor\[4\] contadores.v(43) " "Output port \"vetor\[4\]\" at contadores.v(43) has no driver" {  } { { "contadores.v" "" { Text "/home/aluno/problemaDois/contadores.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717698632240 "|main|cronometro:comb_4|decresceDez:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopT_2 cronometro:comb_4\|decresceDez:comb_3\|flipFlopT_2:comb_3 " "Elaborating entity \"flipFlopT_2\" for hierarchy \"cronometro:comb_4\|decresceDez:comb_3\|flipFlopT_2:comb_3\"" {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vintePCinco cronometro:comb_4\|vintePCinco:comb_16 " "Elaborating entity \"vintePCinco\" for hierarchy \"cronometro:comb_4\|vintePCinco:comb_16\"" {  } { { "cronometro.v" "comb_16" { Text "/home/aluno/problemaDois/cronometro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632242 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outX\[4\] multiplexador.v(42) " "Output port \"outX\[4\]\" at multiplexador.v(42) has no driver" {  } { { "multiplexador.v" "" { Text "/home/aluno/problemaDois/multiplexador.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717698632242 "|main|cronometro:comb_4|vintePCinco:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quatroUm cronometro:comb_4\|vintePCinco:comb_16\|quatroUm:comb_3 " "Elaborating entity \"quatroUm\" for hierarchy \"cronometro:comb_4\|vintePCinco:comb_16\|quatroUm:comb_3\"" {  } { { "multiplexador.v" "comb_3" { Text "/home/aluno/problemaDois/multiplexador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador cronometro:comb_4\|vintePCinco:comb_16\|quatroUm:comb_3\|multiplexador:comb_3 " "Elaborating entity \"multiplexador\" for hierarchy \"cronometro:comb_4\|vintePCinco:comb_16\|quatroUm:comb_3\|multiplexador:comb_3\"" {  } { { "multiplexador.v" "comb_3" { Text "/home/aluno/problemaDois/multiplexador.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorDisplay cronometro:comb_4\|decodificadorDisplay:comb_17 " "Elaborating entity \"decodificadorDisplay\" for hierarchy \"cronometro:comb_4\|decodificadorDisplay:comb_17\"" {  } { { "cronometro.v" "comb_17" { Text "/home/aluno/problemaDois/cronometro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717698632244 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632254 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/aluno/problemaDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/aluno/problemaDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/aluno/problemaDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717698632255 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717698632439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayDigits\[4\] GND " "Pin \"displayDigits\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717698632451 "|main|displayDigits[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717698632451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "umidadeAr " "No output dependent on input pin \"umidadeAr\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|umidadeAr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "umidadeSolo " "No output dependent on input pin \"umidadeSolo\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|umidadeSolo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "temperatura " "No output dependent on input pin \"temperatura\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|temperatura"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nivelDagua\[0\] " "No output dependent on input pin \"nivelDagua\[0\]\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|nivelDagua[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nivelDagua\[1\] " "No output dependent on input pin \"nivelDagua\[1\]\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|nivelDagua[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nivelDagua\[2\] " "No output dependent on input pin \"nivelDagua\[2\]\"" {  } { { "main.v" "" { Text "/home/aluno/problemaDois/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717698632462 "|main|nivelDagua[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717698632462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717698632462 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717698632462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717698632462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717698632462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717698632488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 15:30:32 2024 " "Processing ended: Thu Jun  6 15:30:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717698632488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717698632488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717698632488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698632488 ""}
