Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Feb 12 00:55:07 2023
| Host         : r7cad-tsmc40r3 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                21121        0.051        0.000                      0                21105        1.100        0.000                       0                  6591  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sclk                                                                                        {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p                                                                        {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0                                                             {0.000 5.000}        10.000          100.000         
  clk_out2_ember_fpga_clk_wiz_0                                                             {0.000 30.000}       40.000          25.000          
  clkfbout_ember_fpga_clk_wiz_0                                                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.256        0.000                      0                  928        0.060        0.000                      0                  928       15.732        0.000                       0                   483  
sclk                                                                                              1.053        0.000                      0                 7131        0.051        0.000                      0                 7131        4.600        0.000                       0                  3685  
sys_diff_clock_clk_p                                                                                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0                                                                   0.056        0.000                      0                17018        0.056        0.000                      0                17018        4.232        0.000                       0                  6102  
  clk_out2_ember_fpga_clk_wiz_0                                                                                                                                                                                                              38.592        0.000                       0                     2  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                                                                               3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ember_fpga_clk_wiz_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.335        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_ember_fpga_clk_wiz_0                                                                    32.390        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_ember_fpga_clk_wiz_0                                                               clk_out1_ember_fpga_clk_wiz_0                                                                     3.191        0.000                      0                 3058        0.246        0.000                      0                 3058  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.347        0.000                      0                  100        0.285        0.000                      0                  100  
**async_default**                                                                           sclk                                                                                        sclk                                                                                              2.922        0.000                      0                 2953        0.407        0.000                      0                 2953  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.867ns (23.175%)  route 2.874ns (76.825%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.621     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y228        LUT6 (Prop_lut6_I2_O)        0.132     7.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.583    37.197    
                         clock uncertainty           -0.035    37.162    
    SLICE_X33Y228        FDRE (Setup_fdre_C_D)        0.033    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                 29.256    

Slack (MET) :             29.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.867ns (23.973%)  route 2.750ns (76.027%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.496     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.562    37.176    
                         clock uncertainty           -0.035    37.141    
    SLICE_X32Y228        FDRE (Setup_fdre_C_D)        0.034    37.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.175    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 29.361    

Slack (MET) :             29.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.867ns (24.282%)  route 2.704ns (75.718%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.450     7.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X35Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.561    37.175    
                         clock uncertainty           -0.035    37.140    
    SLICE_X35Y228        FDRE (Setup_fdre_C_D)        0.033    37.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 29.405    

Slack (MET) :             29.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.867ns (24.282%)  route 2.704ns (75.718%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.450     7.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X35Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.561    37.175    
                         clock uncertainty           -0.035    37.140    
    SLICE_X35Y228        FDRE (Setup_fdre_C_D)        0.034    37.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 29.406    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.867ns (25.424%)  route 2.543ns (74.576%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.290     7.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.562    37.176    
                         clock uncertainty           -0.035    37.141    
    SLICE_X32Y228        FDRE (Setup_fdre_C_D)        0.033    37.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.867ns (25.430%)  route 2.542ns (74.570%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.289     7.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.562    37.176    
                         clock uncertainty           -0.035    37.141    
    SLICE_X32Y228        FDRE (Setup_fdre_C_D)        0.034    37.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.175    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 29.568    

Slack (MET) :             29.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.867ns (25.728%)  route 2.503ns (74.272%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.596     7.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y228        LUT5 (Prop_lut5_I1_O)        0.050     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.249     7.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y228        LUT3 (Prop_lut3_I1_O)        0.132     7.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.562    37.176    
                         clock uncertainty           -0.035    37.141    
    SLICE_X32Y228        FDRE (Setup_fdre_C_D)        0.034    37.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.175    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 29.608    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.771ns (23.637%)  route 2.491ns (76.363%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y228        FDRE (Prop_fdre_C_Q)         0.204     4.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.911     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y225        LUT4 (Prop_lut4_I2_O)        0.126     5.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.746     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X33Y225        LUT6 (Prop_lut6_I1_O)        0.043     6.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X33Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X33Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.594     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y228        LUT6 (Prop_lut6_I0_O)        0.043     7.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.239     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X34Y228        LUT6 (Prop_lut6_I0_O)        0.043     7.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X34Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.131    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.561    37.175    
                         clock uncertainty           -0.035    37.140    
    SLICE_X34Y228        FDRE (Setup_fdre_C_D)        0.034    37.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.395ns (14.322%)  route 2.363ns (85.678%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.567     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT5 (Prop_lut5_I3_O)        0.043     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.598     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X26Y233        LUT4 (Prop_lut4_I1_O)        0.043     6.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     6.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y233        LUT5 (Prop_lut5_I4_O)        0.043     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X24Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X24Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X24Y233        FDRE (Setup_fdre_C_R)       -0.304    36.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                 29.865    

Slack (MET) :             29.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.395ns (14.322%)  route 2.363ns (85.678%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.567     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT5 (Prop_lut5_I3_O)        0.043     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.598     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X26Y233        LUT4 (Prop_lut4_I1_O)        0.043     6.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     6.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y233        LUT5 (Prop_lut5_I4_O)        0.043     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     6.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X24Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X24Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X24Y233        FDRE (Setup_fdre_C_R)       -0.304    36.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                 29.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y233        FDCE (Prop_fdce_C_Q)         0.100     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.103     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y233        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y233        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.459     2.102    
    SLICE_X38Y233        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y235        FDCE (Prop_fdce_C_Q)         0.100     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.096     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.765     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.460     2.103    
    SLICE_X38Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y234        FDCE (Prop_fdce_C_Q)         0.091     2.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y234        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.764     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y234        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.459     2.103    
    SLICE_X38Y234        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y239        FDCE (Prop_fdce_C_Q)         0.100     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.772     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.473     2.097    
    SLICE_X35Y239        FDCE (Hold_fdce_C_D)         0.047     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDCE (Prop_fdce_C_Q)         0.100     2.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.767     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.471     2.094    
    SLICE_X33Y233        FDCE (Hold_fdce_C_D)         0.047     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDCE (Prop_fdce_C_Q)         0.100     2.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.767     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.471     2.094    
    SLICE_X33Y233        FDCE (Hold_fdce_C_D)         0.047     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y233        FDRE (Prop_fdre_C_Q)         0.100     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X29Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.769     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.472     2.095    
    SLICE_X29Y233        FDRE (Hold_fdre_C_D)         0.047     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y232        FDCE (Prop_fdce_C_Q)         0.100     2.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.471     2.093    
    SLICE_X33Y232        FDCE (Hold_fdce_C_D)         0.047     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y239        FDCE (Prop_fdce_C_Q)         0.100     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.772     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.473     2.097    
    SLICE_X35Y239        FDCE (Hold_fdce_C_D)         0.044     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDCE (Prop_fdce_C_Q)         0.100     2.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.767     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.471     2.094    
    SLICE_X33Y233        FDCE (Hold_fdce_C_D)         0.044     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X25Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X26Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X25Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X24Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X24Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X30Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X26Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y233  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y233  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y233  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y233  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 1.467ns (17.418%)  route 6.955ns (82.582%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.336    13.943    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X45Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X45Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[2]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X45Y262        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.467ns (17.514%)  route 6.909ns (82.486%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.290    13.897    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[4]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X45Y261        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.467ns (17.514%)  route 6.909ns (82.486%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.290    13.897    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X44Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X44Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[5]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X44Y261        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.467ns (17.514%)  route 6.909ns (82.486%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.290    13.897    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[6]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X45Y261        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.467ns (17.514%)  route 6.909ns (82.486%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.290    13.897    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X45Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X45Y261        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 1.467ns (17.649%)  route 6.845ns (82.351%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.226    13.833    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X44Y262        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 1.467ns (17.649%)  route 6.845ns (82.351%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.226    13.833    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[1]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X44Y262        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 1.467ns (17.649%)  route 6.845ns (82.351%))
  Logic Levels:           16  (CARRY4=2 LUT3=4 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.373     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X54Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y254        FDCE (Prop_fdce_C_Q)         0.259     5.780 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__4/Q
                         net (fo=113, routed)         0.983     6.763    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_11_0
    SLICE_X35Y247        LUT6 (Prop_lut6_I4_O)        0.043     6.806 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68/O
                         net (fo=1, routed)           0.000     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_68_n_0
    SLICE_X35Y247        MUXF7 (Prop_muxf7_I1_O)      0.108     6.914 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49/O
                         net (fo=1, routed)           0.722     7.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_49_n_0
    SLICE_X46Y253        LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24/O
                         net (fo=2, routed)           0.201     7.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_24_n_0
    SLICE_X46Y253        LUT3 (Prop_lut3_I2_O)        0.043     8.004 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_10/O
                         net (fo=12, routed)          0.461     8.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X46Y254        LUT6 (Prop_lut6_I2_O)        0.043     8.508 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_50/O
                         net (fo=26, routed)          0.279     8.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop131_out
    SLICE_X44Y253        LUT3 (Prop_lut3_I1_O)        0.043     8.830 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40/O
                         net (fo=2, routed)           0.537     9.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_40_n_0
    SLICE_X52Y252        LUT4 (Prop_lut4_I1_O)        0.043     9.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106/O
                         net (fo=1, routed)           0.495     9.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_106_n_0
    SLICE_X52Y253        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.098 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.458    10.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_23_1[0]
    SLICE_X52Y255        LUT6 (Prop_lut6_I5_O)        0.043    10.599 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_48/O
                         net (fo=13, routed)          0.477    11.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_pw_loop133_out
    SLICE_X56Y257        LUT3 (Prop_lut3_I1_O)        0.043    11.119 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[2]_i_7/O
                         net (fo=3, routed)           0.363    11.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[2]
    SLICE_X55Y257        LUT4 (Prop_lut4_I1_O)        0.043    11.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40/O
                         net (fo=1, routed)           0.000    11.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_40_n_0
    SLICE_X55Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.792 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.401    12.192    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_18[0]
    SLICE_X55Y258        LUT6 (Prop_lut6_I5_O)        0.043    12.235 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_14/O
                         net (fo=3, routed)           0.534    12.770    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter_incr_en036_out
    SLICE_X49Y258        LUT3 (Prop_lut3_I2_O)        0.043    12.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=1, routed)           0.313    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8_n_0
    SLICE_X47Y258        LUT6 (Prop_lut6_I4_O)        0.043    13.169 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_3/O
                         net (fo=2, routed)           0.395    13.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X44Y262        LUT6 (Prop_lut6_I5_O)        0.043    13.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1/O
                         net (fo=8, routed)           0.226    13.833    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_1_n_0
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X44Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X44Y262        FDCE (Setup_fdce_C_CE)      -0.201    14.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 sa_do[16]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 1.924ns (20.961%)  route 7.254ns (79.039%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT5=1 LUT6=8)
  Input Delay:            4.000ns
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
    G15                                               0.000     4.000 r  sa_do[16] (IN)
                         net (fo=0)                   0.000     4.000    sa_do[16]
    G15                  IBUF (Prop_ibuf_I_O)         1.494     5.494 r  sa_do_IBUF[16]_inst/O
                         net (fo=9, routed)           3.235     8.729    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[16]
    SLICE_X39Y268        LUT2 (Prop_lut2_I1_O)        0.043     8.772 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[16]_i_2/O
                         net (fo=6, routed)           0.370     9.142    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[16]_i_2_n_0
    SLICE_X37Y267        LUT6 (Prop_lut6_I0_O)        0.043     9.185 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_26/O
                         net (fo=1, routed)           0.344     9.529    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_26_n_0
    SLICE_X36Y267        LUT6 (Prop_lut6_I0_O)        0.043     9.572 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_17/O
                         net (fo=2, routed)           0.458    10.031    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_17_n_0
    SLICE_X35Y264        LUT6 (Prop_lut6_I0_O)        0.043    10.074 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_10/O
                         net (fo=2, routed)           0.495    10.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_10_n_0
    SLICE_X35Y264        LUT6 (Prop_lut6_I2_O)        0.043    10.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_4/O
                         net (fo=5, routed)           0.483    11.095    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_4_n_0
    SLICE_X39Y260        LUT6 (Prop_lut6_I0_O)        0.043    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_8/O
                         net (fo=1, routed)           0.290    11.427    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_8_n_0
    SLICE_X39Y260        LUT6 (Prop_lut6_I5_O)        0.043    11.470 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2/O
                         net (fo=3, routed)           0.453    11.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2_n_0
    SLICE_X38Y260        LUT6 (Prop_lut6_I0_O)        0.043    11.966 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[2]_i_1/O
                         net (fo=5, routed)           0.672    12.638    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[158]_0[54]
    SLICE_X36Y245        LUT6 (Prop_lut6_I1_O)        0.043    12.681 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2/O
                         net (fo=1, routed)           0.453    13.134    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2_n_0
    SLICE_X36Y245        LUT5 (Prop_lut5_I2_O)        0.043    13.177 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_1/O
                         net (fo=1, routed)           0.000    13.177    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[157]
    SLICE_X36Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.140    14.794    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X36Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[157]/C
                         clock pessimism              0.000    14.794    
                         clock uncertainty           -0.335    14.458    
    SLICE_X36Y245        FDCE (Setup_fdce_C_D)        0.034    14.492    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[157]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 sa_do[16]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 1.838ns (19.454%)  route 7.609ns (80.546%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT6=7)
  Input Delay:            4.000ns
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 15.120 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
    G15                                               0.000     4.000 r  sa_do[16] (IN)
                         net (fo=0)                   0.000     4.000    sa_do[16]
    G15                  IBUF (Prop_ibuf_I_O)         1.494     5.494 r  sa_do_IBUF[16]_inst/O
                         net (fo=9, routed)           3.235     8.729    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[16]
    SLICE_X39Y268        LUT2 (Prop_lut2_I1_O)        0.043     8.772 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[16]_i_2/O
                         net (fo=6, routed)           0.370     9.142    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[16]_i_2_n_0
    SLICE_X37Y267        LUT6 (Prop_lut6_I0_O)        0.043     9.185 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_26/O
                         net (fo=1, routed)           0.344     9.529    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_26_n_0
    SLICE_X36Y267        LUT6 (Prop_lut6_I0_O)        0.043     9.572 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_17/O
                         net (fo=2, routed)           0.458    10.031    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_17_n_0
    SLICE_X35Y264        LUT6 (Prop_lut6_I0_O)        0.043    10.074 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_10/O
                         net (fo=2, routed)           0.495    10.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_10_n_0
    SLICE_X35Y264        LUT6 (Prop_lut6_I2_O)        0.043    10.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_4/O
                         net (fo=5, routed)           0.483    11.095    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_4_n_0
    SLICE_X39Y260        LUT6 (Prop_lut6_I0_O)        0.043    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_8/O
                         net (fo=1, routed)           0.290    11.427    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_8_n_0
    SLICE_X39Y260        LUT6 (Prop_lut6_I5_O)        0.043    11.470 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2/O
                         net (fo=3, routed)           0.453    11.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2_n_0
    SLICE_X38Y260        LUT6 (Prop_lut6_I0_O)        0.043    11.966 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[2]_i_1/O
                         net (fo=5, routed)           1.480    13.446    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[54]
    SLICE_X41Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         1.264    15.120    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X41Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep/C
                         clock pessimism              0.000    15.120    
                         clock uncertainty           -0.335    14.784    
    SLICE_X41Y261        FDCE (Setup_fdce_C_D)       -0.019    14.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.135%)  route 0.199ns (60.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.650     2.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X24Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y260        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[3]/Q
                         net (fo=1, routed)           0.199     2.509    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[3]
    SLICE_X25Y258        LUT6 (Prop_lut6_I1_O)        0.028     2.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[4]
    SLICE_X25Y258        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X25Y258        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[4]/C
                         clock pessimism             -0.482     2.225    
                         clock uncertainty            0.200     2.425    
    SLICE_X25Y258        FDCE (Hold_fdce_C_D)         0.061     2.486    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.093%)  route 0.217ns (62.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.651     2.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X27Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[35]/Q
                         net (fo=1, routed)           0.217     2.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[35]
    SLICE_X29Y257        LUT6 (Prop_lut6_I1_O)        0.028     2.556 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[36]_i_1/O
                         net (fo=1, routed)           0.000     2.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[36]
    SLICE_X29Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X29Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[36]/C
                         clock pessimism             -0.464     2.242    
                         clock uncertainty            0.200     2.442    
    SLICE_X29Y257        FDCE (Hold_fdce_C_D)         0.060     2.502    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PROG_SCK
                            (clock source 'sclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.551ns (18.007%)  route 2.508ns (81.993%))
  Logic Levels:           5  (BUFGCTRL=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.763     2.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mclk
    SLICE_X34Y256        LUT4 (Prop_lut4_I1_O)        0.028     2.411 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_2/O
                         net (fo=1, routed)           0.619     3.031    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_2_n_0
    SLICE_X34Y256        LUT6 (Prop_lut6_I2_O)        0.028     3.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_1/O
                         net (fo=1, routed)           0.000     3.059    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[100]
    SLICE_X34Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X34Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/C
                         clock pessimism              0.000     2.705    
                         clock uncertainty            0.235     2.940    
    SLICE_X34Y256        FDCE (Hold_fdce_C_D)         0.060     3.000    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.401%)  route 0.224ns (63.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.647     2.207    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X30Y262        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y262        FDCE (Prop_fdce_C_Q)         0.100     2.307 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[9]/Q
                         net (fo=1, routed)           0.224     2.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[9]
    SLICE_X24Y263        LUT6 (Prop_lut6_I1_O)        0.028     2.558 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[10]
    SLICE_X24Y263        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.872     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X24Y263        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[10]/C
                         clock pessimism             -0.464     2.239    
                         clock uncertainty            0.200     2.439    
    SLICE_X24Y263        FDCE (Hold_fdce_C_D)         0.060     2.499    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.435%)  route 0.223ns (63.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.606     2.166    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X67Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y257        FDCE (Prop_fdce_C_Q)         0.100     2.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/Q
                         net (fo=1, routed)           0.223     2.489    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[132]
    SLICE_X64Y261        LUT6 (Prop_lut6_I1_O)        0.028     2.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[133]_i_1/O
                         net (fo=1, routed)           0.000     2.517    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[133]
    SLICE_X64Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.830     2.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X64Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/C
                         clock pessimism             -0.464     2.197    
                         clock uncertainty            0.200     2.397    
    SLICE_X64Y261        FDCE (Hold_fdce_C_D)         0.060     2.457    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/assert_preset_reg/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.129%)  route 0.209ns (58.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X16Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/assert_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y254        FDCE (Prop_fdce_C_Q)         0.118     2.335 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/assert_preset_reg/Q
                         net (fo=3, routed)           0.209     2.544    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/assert_preset
    SLICE_X15Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.572 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/preset_n_i_1/O
                         net (fo=1, routed)           0.000     2.572    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_1
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.883     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                         clock pessimism             -0.464     2.250    
                         clock uncertainty            0.200     2.450    
    SLICE_X15Y253        FDPE (Hold_fdpe_C_D)         0.060     2.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.655     2.276    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y258        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y258        FDCE (Prop_fdce_C_Q)         0.118     2.394 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/Q
                         net (fo=4, routed)           0.205     2.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_23[4]
    SLICE_X20Y258        LUT6 (Prop_lut6_I5_O)        0.028     2.626 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][4]_i_1/O
                         net (fo=1, routed)           0.000     2.626    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][4]_i_1_n_0
    SLICE_X20Y258        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.880     2.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y258        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]/C
                         clock pessimism             -0.504     2.276    
                         clock uncertainty            0.200     2.476    
    SLICE_X20Y258        FDCE (Hold_fdce_C_D)         0.087     2.563    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.648     2.269    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y265        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y265        FDCE (Prop_fdce_C_Q)         0.100     2.369 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/Q
                         net (fo=3, routed)           0.198     2.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_22[9]
    SLICE_X25Y265        LUT6 (Prop_lut6_I5_O)        0.028     2.594 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][9]_i_1/O
                         net (fo=1, routed)           0.000     2.594    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][9]_i_1_n_0
    SLICE_X25Y265        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.871     2.771    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y265        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]/C
                         clock pessimism             -0.502     2.269    
                         clock uncertainty            0.200     2.469    
    SLICE_X25Y265        FDCE (Hold_fdce_C_D)         0.060     2.529    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.151%)  route 0.199ns (60.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X13Y254        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y254        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/Q
                         net (fo=4, routed)           0.199     2.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
    SLICE_X13Y254        LUT3 (Prop_lut3_I2_O)        0.028     2.544 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000     2.544    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2_n_0
    SLICE_X13Y254        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.883     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X13Y254        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                         clock pessimism             -0.497     2.217    
                         clock uncertainty            0.200     2.417    
    SLICE_X13Y254        FDPE (Hold_fdpe_C_D)         0.061     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.653     2.274    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y251        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y251        FDCE (Prop_fdce_C_Q)         0.100     2.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/Q
                         net (fo=4, routed)           0.202     2.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1]_21[38]
    SLICE_X24Y251        LUT6 (Prop_lut6_I5_O)        0.028     2.604 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][38]_i_1/O
                         net (fo=1, routed)           0.000     2.604    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][38]_i_1_n_0
    SLICE_X24Y251        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=362, routed)         0.878     2.778    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y251        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]/C
                         clock pessimism             -0.504     2.274    
                         clock uncertainty            0.200     2.474    
    SLICE_X24Y251        FDCE (Hold_fdce_C_D)         0.060     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][38]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X45Y261  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y263  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[11]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y263  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[13]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[7]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X42Y263  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X32Y260  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X41Y272  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[80]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X41Y272  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[81]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X41Y272  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[82]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X41Y272  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[83]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X15Y253  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/FSM_onehot_apb_st_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X15Y253  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/psel_reg/C
Low Pulse Width   Slow    FDPE/C       n/a            0.400         5.000       4.600      SLICE_X12Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[2]/C
Low Pulse Width   Slow    FDPE/C       n/a            0.400         5.000       4.600      SLICE_X12Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X19Y259  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y219   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y219   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X45Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X44Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y259  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X40Y260  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X42Y262  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 0.259ns (2.709%)  route 9.303ns (97.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.208     5.495    <hidden>
    SLICE_X54Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y236        FDRE (Prop_fdre_C_Q)         0.259     5.754 r  <hidden>
                         net (fo=184, routed)         9.303    15.057    <hidden>
    RAMB36_X5Y55         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.295    15.246    <hidden>
    RAMB36_X5Y55         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.595    
                         clock uncertainty           -0.066    15.529    
    RAMB36_X5Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    15.113    <hidden>
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 0.259ns (2.711%)  route 9.293ns (97.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 15.241 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.208     5.495    <hidden>
    SLICE_X54Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y236        FDRE (Prop_fdre_C_Q)         0.259     5.754 r  <hidden>
                         net (fo=184, routed)         9.293    15.047    <hidden>
    RAMB36_X5Y54         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.290    15.241    <hidden>
    RAMB36_X5Y54         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.590    
                         clock uncertainty           -0.066    15.524    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    15.108    <hidden>
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -15.047    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 0.259ns (2.709%)  route 9.301ns (97.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.264     5.551    <hidden>
    SLICE_X46Y232        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y232        FDRE (Prop_fdre_C_Q)         0.259     5.810 r  <hidden>
                         net (fo=184, routed)         9.301    15.111    <hidden>
    RAMB36_X3Y61         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.378    15.329    <hidden>
    RAMB36_X3Y61         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.678    
                         clock uncertainty           -0.066    15.612    
    RAMB36_X3Y61         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    15.196    <hidden>
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 0.259ns (2.749%)  route 9.163ns (97.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.264     5.551    <hidden>
    SLICE_X46Y232        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y232        FDRE (Prop_fdre_C_Q)         0.259     5.810 r  <hidden>
                         net (fo=184, routed)         9.163    14.972    <hidden>
    RAMB36_X3Y55         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.240    15.191    <hidden>
    RAMB36_X3Y55         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.540    
                         clock uncertainty           -0.066    15.474    
    RAMB36_X3Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    15.058    <hidden>
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.259ns (2.733%)  route 9.219ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 15.196 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.208     5.495    <hidden>
    SLICE_X54Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y236        FDRE (Prop_fdre_C_Q)         0.259     5.754 r  <hidden>
                         net (fo=184, routed)         9.219    14.973    <hidden>
    RAMB36_X3Y52         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.245    15.196    <hidden>
    RAMB36_X3Y52         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.545    
                         clock uncertainty           -0.066    15.479    
    RAMB36_X3Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    15.063    <hidden>
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.223ns (2.368%)  route 9.193ns (97.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.263     5.550    <hidden>
    SLICE_X49Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y231        FDRE (Prop_fdre_C_Q)         0.223     5.773 r  <hidden>
                         net (fo=184, routed)         9.193    14.966    <hidden>
    RAMB36_X3Y57         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.247    15.198    <hidden>
    RAMB36_X3Y57         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.547    
                         clock uncertainty           -0.066    15.481    
    RAMB36_X3Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    15.065    <hidden>
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -14.966    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 0.223ns (2.320%)  route 9.387ns (97.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 15.331 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.194     5.481    <hidden>
    SLICE_X63Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDRE (Prop_fdre_C_Q)         0.223     5.704 r  <hidden>
                         net (fo=184, routed)         9.387    15.091    <hidden>
    RAMB36_X3Y60         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.380    15.331    <hidden>
    RAMB36_X3Y60         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.680    
                         clock uncertainty           -0.066    15.614    
    RAMB36_X3Y60         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    15.198    <hidden>
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 0.259ns (2.724%)  route 9.249ns (97.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.208     5.495    <hidden>
    SLICE_X54Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y236        FDRE (Prop_fdre_C_Q)         0.259     5.754 r  <hidden>
                         net (fo=184, routed)         9.249    15.002    <hidden>
    RAMB36_X4Y53         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.292    15.243    <hidden>
    RAMB36_X4Y53         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.592    
                         clock uncertainty           -0.066    15.526    
    RAMB36_X4Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    15.110    <hidden>
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.002    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 0.259ns (2.737%)  route 9.203ns (97.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.208     5.495    <hidden>
    SLICE_X54Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y236        FDRE (Prop_fdre_C_Q)         0.259     5.754 r  <hidden>
                         net (fo=184, routed)         9.203    14.956    <hidden>
    RAMB36_X3Y50         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.250    15.201    <hidden>
    RAMB36_X3Y50         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.550    
                         clock uncertainty           -0.066    15.484    
    RAMB36_X3Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    15.068    <hidden>
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.223ns (2.372%)  route 9.177ns (97.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.194     5.481    <hidden>
    SLICE_X63Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDRE (Prop_fdre_C_Q)         0.223     5.704 r  <hidden>
                         net (fo=184, routed)         9.177    14.881    <hidden>
    RAMB36_X5Y49         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.175    15.126    <hidden>
    RAMB36_X5Y49         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.349    15.475    
                         clock uncertainty           -0.066    15.409    
    RAMB36_X5Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    14.993    <hidden>
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.644     2.551    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y275        FDRE (Prop_fdre_C_Q)         0.091     2.642 r  <hidden>
                         net (fo=1, routed)           0.094     2.736    <hidden>
    SLICE_X18Y275        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.866     2.979    <hidden>
    SLICE_X18Y275        SRL16E                                       r  <hidden>
                         clock pessimism             -0.416     2.562    
    SLICE_X18Y275        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.680    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sa_do[0]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 1.369ns (47.035%)  route 1.542ns (52.965%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.719ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     2.862    
    F21                                               0.000     2.862 r  sa_do[0] (IN)
                         net (fo=0)                   0.000     2.862    sa_do[0]
    F21                  IBUF (Prop_ibuf_I_O)         1.369     4.232 r  sa_do_IBUF[0]_inst/O
                         net (fo=9, routed)           1.542     5.774    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.432     5.719    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
                         clock pessimism             -0.201     5.517    
                         clock uncertainty            0.066     5.584    
    SLICE_X19Y275        FDRE (Hold_fdre_C_D)         0.118     5.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.481%)  route 0.093ns (50.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.563     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X41Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.091     2.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.093     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.766     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.395     2.483    
    SLICE_X38Y237        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.481%)  route 0.093ns (50.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.562     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y236        FDRE (Prop_fdre_C_Q)         0.091     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.093     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.765     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.395     2.482    
    SLICE_X38Y236        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.632%)  route 0.098ns (49.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.563     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X41Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y237        FDRE (Prop_fdre_C_Q)         0.100     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.098     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y238        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.768     2.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y238        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.395     2.485    
    SLICE_X38Y238        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sa_do[5]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.366ns (47.112%)  route 1.533ns (52.888%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.719ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     2.862    
    D21                                               0.000     2.862 r  sa_do[5] (IN)
                         net (fo=0)                   0.000     2.862    sa_do[5]
    D21                  IBUF (Prop_ibuf_I_O)         1.366     4.228 r  sa_do_IBUF[5]_inst/O
                         net (fo=9, routed)           1.533     5.761    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.432     5.719    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
                         clock pessimism             -0.201     5.517    
                         clock uncertainty            0.066     5.584    
    SLICE_X19Y275        FDRE (Hold_fdre_C_D)         0.099     5.683    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.683    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sa_do[10]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.421ns (48.506%)  route 1.508ns (51.494%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.738ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     2.862    
    C17                                               0.000     2.862 r  sa_do[10] (IN)
                         net (fo=0)                   0.000     2.862    sa_do[10]
    C17                  IBUF (Prop_ibuf_I_O)         1.421     4.283 r  sa_do_IBUF[10]_inst/O
                         net (fo=9, routed)           1.508     5.792    <hidden>
    SLICE_X15Y251        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.451     5.738    <hidden>
    SLICE_X15Y251        FDRE                                         r  <hidden>
                         clock pessimism             -0.201     5.536    
                         clock uncertainty            0.066     5.603    
    SLICE_X15Y251        FDRE (Hold_fdre_C_D)         0.108     5.711    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.792    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.886%)  route 0.105ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.604     2.511    <hidden>
    SLICE_X64Y265        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y265        FDRE (Prop_fdre_C_Q)         0.100     2.611 r  <hidden>
                         net (fo=1, routed)           0.105     2.716    <hidden>
    SLICE_X66Y265        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.826     2.939    <hidden>
    SLICE_X66Y265        SRL16E                                       r  <hidden>
                         clock pessimism             -0.398     2.540    
    SLICE_X66Y265        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.634    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sa_do[7]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 1.356ns (46.588%)  route 1.555ns (53.412%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.719ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     2.862    
    F22                                               0.000     2.862 r  sa_do[7] (IN)
                         net (fo=0)                   0.000     2.862    sa_do[7]
    F22                  IBUF (Prop_ibuf_I_O)         1.356     4.219 r  sa_do_IBUF[7]_inst/O
                         net (fo=9, routed)           1.555     5.774    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.432     5.719    <hidden>
    SLICE_X19Y275        FDRE                                         r  <hidden>
                         clock pessimism             -0.201     5.517    
                         clock uncertainty            0.066     5.584    
    SLICE_X19Y275        FDRE (Hold_fdre_C_D)         0.108     5.692    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.692    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rram_busy_in
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.383ns (48.751%)  route 1.454ns (51.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.587ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     2.862    
    V30                                               0.000     2.862 r  rram_busy_in (IN)
                         net (fo=0)                   0.000     2.862    rram_busy_in
    V30                  IBUF (Prop_ibuf_I_O)         1.383     4.246 r  rram_busy_in_IBUF_inst/O
                         net (fo=5, routed)           1.454     5.700    <hidden>
    SLICE_X10Y154        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        1.300     5.587    <hidden>
    SLICE_X10Y154        SRL16E                                       r  <hidden>
                         clock pessimism             -0.201     5.385    
                         clock uncertainty            0.066     5.452    
    SLICE_X10Y154        SRL16E (Hold_srl16e_CLK_D)
                                                      0.165     5.617    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           5.700    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X1Y29     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X1Y29     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X2Y31     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X2Y31     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y28     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y28     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X2Y32     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X2Y32     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y29     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y29     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ember_fpga_clk_wiz_0
  To Clock:  clk_out2_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         40.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.505%)  route 0.371ns (64.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y239        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y239        FDCE (Setup_fdce_C_D)       -0.090     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.376%)  route 0.374ns (62.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y233        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y233        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.613%)  route 0.370ns (62.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y239        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X34Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y240        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.668%)  route 0.298ns (59.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y233        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.298     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y233        FDCE (Setup_fdce_C_D)       -0.091     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.577ns  (logic 0.223ns (38.636%)  route 0.354ns (61.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y239        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y239        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  9.413    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.694%)  route 0.285ns (58.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y239        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.285     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y240        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.755%)  route 0.273ns (57.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y233        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.273     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X33Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y233        FDCE (Setup_fdce_C_D)       -0.089     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.597%)  route 0.266ns (54.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y233        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.266     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y232        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  9.502    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.390ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.121%)  route 0.378ns (62.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y239        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y239        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 32.390    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.723%)  route 0.297ns (59.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y239        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.297     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y239        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.491ns  (logic 0.204ns (41.512%)  route 0.287ns (58.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y233        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.287     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y233        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 32.416    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.225%)  route 0.279ns (57.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y239        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.279     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y239        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.759%)  route 0.273ns (57.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y233        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.273     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y233        FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 32.434    

Slack (MET) :             32.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.057%)  route 0.307ns (57.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y233        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y233        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 32.461    

Slack (MET) :             32.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.512%)  route 0.278ns (55.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y233        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.278     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y233        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.490    

Slack (MET) :             32.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.426ns  (logic 0.223ns (52.365%)  route 0.203ns (47.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y239        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.203     0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y239        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                 32.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    12.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X62Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X62Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X62Y257        FDCE (Recov_fdce_C_CLR)     -0.154    15.634    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    12.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    12.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    12.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093     4.287 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.149     4.436    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.529 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     6.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.697 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    12.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.862 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.867    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083    13.950 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.134    14.084    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.167 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    15.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/C
                         clock pessimism              0.484    15.855    
                         clock uncertainty           -0.066    15.788    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    15.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.537%)  route 0.106ns (51.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.565     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.767     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.378     2.501    
    SLICE_X32Y233        FDCE (Remov_fdce_C_CLR)     -0.069     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDCE (Remov_fdce_C_CLR)     -0.069     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDCE (Remov_fdce_C_CLR)     -0.069     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDCE (Remov_fdce_C_CLR)     -0.069     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDCE (Remov_fdce_C_CLR)     -0.069     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDPE (Remov_fdpe_C_PRE)     -0.072     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.217%)  route 0.137ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.567     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.574 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y239        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.772     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.396     2.488    
    SLICE_X33Y239        FDPE (Remov_fdpe_C_PRE)     -0.072     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.196%)  route 0.162ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.570     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_fdce_C_Q)         0.100     2.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.162     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X28Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.774     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X28Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.378     2.508    
    SLICE_X28Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.682%)  route 0.165ns (62.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.568     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y239        FDCE (Prop_fdce_C_Q)         0.100     2.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.165     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X30Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.774     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X30Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.400     2.486    
    SLICE_X30Y239        FDCE (Remov_fdce_C_CLR)     -0.069     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.545%)  route 0.189ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.907 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.565     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030     2.113 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2417, routed)        0.768     2.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.378     2.502    
    SLICE_X35Y234        FDCE (Remov_fdce_C_CLR)     -0.069     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.457ns (19.303%)  route 1.911ns (80.697%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.648     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X26Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.457ns (19.303%)  route 1.911ns (80.697%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.648     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X26Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.457ns (19.303%)  route 1.911ns (80.697%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.648     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X26Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.457ns (19.303%)  route 1.911ns (80.697%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.648     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X26Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.457ns (19.303%)  route 1.911ns (80.697%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 36.621 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.648     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.138    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.540    37.161    
                         clock uncertainty           -0.035    37.126    
    SLICE_X26Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.457ns (20.876%)  route 1.732ns (79.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.137    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.540    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X28Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 30.524    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.457ns (20.876%)  route 1.732ns (79.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.137    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.540    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X28Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 30.524    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.457ns (20.876%)  route 1.732ns (79.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.137    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.540    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X28Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 30.524    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.457ns (20.876%)  route 1.732ns (79.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.137    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.540    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X28Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 30.524    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.457ns (20.876%)  route 1.732ns (79.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.269     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.223     4.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.638     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X32Y229        LUT6 (Prop_lut6_I4_O)        0.043     5.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y229        LUT4 (Prop_lut4_I3_O)        0.054     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.165     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X30Y229        LUT1 (Prop_lut1_I0_O)        0.137     5.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.137    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.540    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X28Y233        FDCE (Recov_fdce_C_CLR)     -0.212    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 30.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.618%)  route 0.146ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.770     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.441     2.127    
    SLICE_X36Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.618%)  route 0.146ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.770     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.441     2.127    
    SLICE_X36Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.618%)  route 0.146ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.770     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.441     2.127    
    SLICE_X36Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.618%)  route 0.146ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y238        FDPE (Prop_fdpe_C_Q)         0.100     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X36Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.770     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.441     2.127    
    SLICE_X36Y238        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.980%)  route 0.150ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.766     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.460     2.104    
    SLICE_X33Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][150]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][155]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][83]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][85]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y257        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][86]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.266ns (4.153%)  route 6.140ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.689    11.780    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X62Y257        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X62Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X62Y257        FDCE (Recov_fdce_C_CLR)     -0.154    14.760    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][83]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    11.690    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][149]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    11.690    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][151]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    11.690    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][83]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.266ns (4.212%)  route 6.050ns (95.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.451     5.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.223     5.597 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.451     6.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.043     6.091 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.599    11.690    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X63Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.203    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X63Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]/C
                         clock pessimism              0.392    15.249    
                         clock uncertainty           -0.335    14.914    
    SLICE_X63Y256        FDCE (Recov_fdce_C_CLR)     -0.212    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][85]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][34]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.682%)  route 0.462ns (78.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.225     2.807    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X16Y252        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.883     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X16Y252        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][34]/C
                         clock pessimism             -0.464     2.250    
                         clock uncertainty            0.200     2.450    
    SLICE_X16Y252        FDCE (Remov_fdce_C_CLR)     -0.050     2.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][34]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][34]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.682%)  route 0.462ns (78.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.225     2.807    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X17Y252        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.883     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X17Y252        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][34]/C
                         clock pessimism             -0.464     2.250    
                         clock uncertainty            0.200     2.450    
    SLICE_X17Y252        FDCE (Remov_fdce_C_CLR)     -0.069     2.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][34]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][32]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.282%)  route 0.503ns (79.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.266     2.848    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X16Y253        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.882     2.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X16Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][32]/C
                         clock pessimism             -0.464     2.249    
                         clock uncertainty            0.200     2.449    
    SLICE_X16Y253        FDCE (Remov_fdce_C_CLR)     -0.050     2.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][32]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][37]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.282%)  route 0.503ns (79.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.266     2.848    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X16Y253        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.882     2.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X16Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][37]/C
                         clock pessimism             -0.464     2.249    
                         clock uncertainty            0.200     2.449    
    SLICE_X16Y253        FDCE (Remov_fdce_C_CLR)     -0.050     2.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[1][37]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][98]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.701%)  route 0.595ns (82.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.358     2.940    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X20Y246        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.781     2.612    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X20Y246        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][98]/C
                         clock pessimism             -0.279     2.333    
                         clock uncertainty            0.200     2.533    
    SLICE_X20Y246        FDCE (Remov_fdce_C_CLR)     -0.050     2.483    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][98]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][32]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.128ns (20.479%)  route 0.497ns (79.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.260     2.842    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X19Y253        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.882     2.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X19Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][32]/C
                         clock pessimism             -0.464     2.249    
                         clock uncertainty            0.200     2.449    
    SLICE_X19Y253        FDCE (Remov_fdce_C_CLR)     -0.069     2.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][32]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][37]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.128ns (20.479%)  route 0.497ns (79.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.260     2.842    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X19Y253        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.882     2.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X19Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][37]/C
                         clock pessimism             -0.464     2.249    
                         clock uncertainty            0.200     2.449    
    SLICE_X19Y253        FDCE (Remov_fdce_C_CLR)     -0.069     2.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][37]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][32]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.282%)  route 0.503ns (79.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.266     2.848    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X17Y253        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.882     2.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X17Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][32]/C
                         clock pessimism             -0.464     2.249    
                         clock uncertainty            0.200     2.449    
    SLICE_X17Y253        FDCE (Remov_fdce_C_CLR)     -0.069     2.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][32]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][98]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.701%)  route 0.595ns (82.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.358     2.940    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X21Y246        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.781     2.612    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X21Y246        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][98]/C
                         clock pessimism             -0.279     2.333    
                         clock uncertainty            0.200     2.533    
    SLICE_X21Y246        FDCE (Remov_fdce_C_CLR)     -0.069     2.464    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][98]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][34]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.346%)  route 0.534ns (80.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.657     2.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X15Y253        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y253        FDPE (Prop_fdpe_C_Q)         0.100     2.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.237     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X15Y251        LUT2 (Prop_lut2_I0_O)        0.028     2.582 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.296     2.878    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X19Y252        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.883     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X19Y252        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][34]/C
                         clock pessimism             -0.464     2.250    
                         clock uncertainty            0.200     2.450    
    SLICE_X19Y252        FDCE (Remov_fdce_C_CLR)     -0.069     2.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][34]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.498    





