// Seed: 1139725020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_12;
  logic   id_13 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd16
) (
    input supply1 id_0,
    input supply1 _id_1,
    output wor id_2,
    input supply1 id_3
);
  logic [-1 'h0 : id_1] id_5;
  wire id_6;
  wire id_7;
  logic id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_7,
      id_5,
      id_7,
      id_6,
      id_7,
      id_7,
      id_5
  );
  assign id_2 = id_1;
  wire [1 : 1 'h0] id_9;
  wire id_10;
endmodule
