
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : ram0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
1        D:\Clases\Arqui\2doParcial\ram00\contRead00.vhdl (2021-12-03 14:24:36, 2021-12-03 14:35:33)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
2        work.contread00.contread0 may have changed because the following files changed:
                        D:\Clases\Arqui\2doParcial\ram00\contRead00.vhdl (2021-12-03 14:24:36, 2021-12-03 14:35:33) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 21
FID:  path (timestamp)
0        D:\Clases\Arqui\2doParcial\ram00\coder00.vhdl (2021-12-03 14:27:26)
2        D:\Clases\Arqui\2doParcial\ram00\contring00.vhdl (2021-12-03 13:34:56)
3        D:\Clases\Arqui\2doParcial\ram00\memram00.vhdl (2021-12-03 13:09:57)
4        D:\Clases\Arqui\2doParcial\ram00\muxram00.vhdl (2021-12-03 13:09:35)
5        D:\Clases\Arqui\2doParcial\ram00\packageram00.vhdl (2021-12-03 13:17:39)
6        D:\Clases\Arqui\2doParcial\ram00\ram00.vhdl (2021-12-03 13:32:59)
7        D:\Clases\Arqui\oscvhdl\div00.vhdl (2021-10-18 11:39:13)
8        D:\Clases\Arqui\oscvhdl\osc00.vhdl (2021-10-18 11:38:54)
9        D:\Clases\Arqui\oscvhdl\oscint00.vhdl (2021-10-18 11:39:21)
10       D:\Clases\Arqui\oscvhdl\packageosc00.vhdl (2021-10-18 11:39:04)
11       D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-14 23:32:12)
12       D:\LSCC\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 09:20:44)
13       D:\LSCC\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 09:23:10)
14       D:\LSCC\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 09:23:10)
15       D:\LSCC\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 16:26:20)
16       D:\LSCC\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 09:23:10)
17       D:\LSCC\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 09:23:10)
18       D:\LSCC\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 09:23:10)
19       D:\LSCC\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 09:23:10)
20       D:\LSCC\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 09:23:10)
21       D:\LSCC\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 09:23:10)

*******************************************************************
Unchanged modules: 16
MID:  lib.cell.view
0        work.coder00.coder0
1        work.coder00.vhdl
4        work.contring00.contring0
5        work.contring00.vhdl
6        work.div00.div0
7        work.div00.vhdl
8        work.memram00.memram0
9        work.memram00.vhdl
10       work.muxram00.muxram0
11       work.muxram00.vhdl
12       work.osc00.osc0
13       work.osc00.vhdl
14       work.oscint00.oscint0
15       work.oscint00.vhdl
16       work.ram00.ram0
17       work.ram00.vhdl
