Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a10d5f23b4084e9ba170b993ddd838d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot textbench_behav xil_defaultlib.textbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_gate1
Compiling module xil_defaultlib.basic_gate2
Compiling module xil_defaultlib.basic_gate3
Compiling module xil_defaultlib.basic_gate4
Compiling module xil_defaultlib.basic_gate5
Compiling module xil_defaultlib.textbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot textbench_behav
