TimeQuest Timing Analyzer report for DE2_Audio_Example
Mon Dec 02 06:49:08 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 13. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 19. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 30. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 34. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 46. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 52. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 53. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_Audio_Example                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+-------------------------------------------+
; Parallel Compilation                      ;
+-----------------------------+-------------+
; Processors                  ; Number      ;
+-----------------------------+-------------+
; Number detected on machine  ; 1           ;
; Maximum allowed             ; 4           ;
;                             ;             ;
; Average used                ; 1.32        ;
; Maximum used                ; 4           ;
;                             ;             ;
; Usage by Processor          ; % Time Used ;
;     Processor 1             ; 100.0%      ;
;     Processors 2 (overused) ;  11.1%      ;
;     Processors 3 (overused) ;  10.4%      ;
;     Processors 4 (overused) ;  10.3%      ;
+-----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; p1|altpll_component|pll|clk[2]                           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|pll|inclk[0]                           ; { p1|altpll_component|pll|clk[2] }                           ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 39.63 MHz  ; 39.63 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 131.6 MHz  ; 131.6 MHz       ; CLOCK_50                       ;      ;
; 161.97 MHz ; 161.97 MHz      ; avconf:avc|LUT_INDEX[1]        ;      ;
; 180.9 MHz  ; 180.9 MHz       ; avconf:avc|mI2C_CTRL_CLK       ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.528 ; -175.611      ;
; avconf:avc|LUT_INDEX[1]        ; -3.657 ; -53.884       ;
; CLOCK_50                       ; -1.289 ; -1.289        ;
; p1|altpll_component|pll|clk[2] ; 7.383  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.253 ; 0.000         ;
; CLOCK_50                       ; 0.349 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.403 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.442 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 12.995 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.442 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.441  ; 0.000         ;
; CLOCK_50                       ; 9.556  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.704 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                            ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.528 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.104     ; 5.307      ;
; -4.314 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.104     ; 5.093      ;
; -4.164 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.104     ; 4.943      ;
; -4.157 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.938      ;
; -4.058 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.839      ;
; -4.054 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.835      ;
; -3.918 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.699      ;
; -3.870 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.100     ; 4.653      ;
; -3.855 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.636      ;
; -3.835 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.616      ;
; -3.762 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.543      ;
; -3.719 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.100     ; 4.502      ;
; -3.715 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.496      ;
; -3.710 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 6.044      ;
; -3.665 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.594      ;
; -3.661 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.442      ;
; -3.658 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.439      ;
; -3.589 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.923      ;
; -3.568 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.104     ; 4.347      ;
; -3.526 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.104     ; 4.305      ;
; -3.488 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.269      ;
; -3.488 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.269      ;
; -3.455 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.613     ; 2.840      ;
; -3.455 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.613     ; 2.840      ;
; -3.455 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.613     ; 2.840      ;
; -3.455 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.613     ; 2.840      ;
; -3.389 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.723      ;
; -3.389 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.723      ;
; -3.389 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.723      ;
; -3.389 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.723      ;
; -3.303 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.084      ;
; -3.276 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 4.057      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.129      ;
; -3.141 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 4.055      ;
; -3.141 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 4.055      ;
; -3.122 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 3.903      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.095 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.058     ; 4.035      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.005      ;
; -3.073 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.097     ; 3.974      ;
; -3.069 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.403      ;
; -3.069 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.403      ;
; -3.069 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.403      ;
; -3.069 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.336      ; 5.403      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.936      ;
; -3.017 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 3.931      ;
; -3.017 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 3.931      ;
; -3.016 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.102     ; 3.797      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.990 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.908      ;
; -2.964 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.895      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
; -2.934 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.850      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -3.657 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.315      ; 5.112      ;
; -3.597 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 6.568      ;
; -3.593 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 6.713      ;
; -3.554 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.310      ; 5.000      ;
; -3.545 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.314      ; 4.557      ;
; -3.530 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.312      ; 4.959      ;
; -3.510 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.313      ; 4.938      ;
; -3.503 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.332      ; 4.969      ;
; -3.409 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.332      ; 4.858      ;
; -3.393 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.332      ; 4.840      ;
; -3.355 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.331      ; 4.975      ;
; -3.316 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 6.287      ;
; -3.286 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.316      ; 4.735      ;
; -3.285 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.825      ; 6.226      ;
; -3.255 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.309      ; 4.680      ;
; -3.248 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 6.211      ;
; -3.239 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.316      ; 4.688      ;
; -3.158 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 6.276      ;
; -3.156 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.825      ; 6.097      ;
; -3.152 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.829      ; 6.096      ;
; -3.137 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 6.119      ;
; -3.112 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 6.077      ;
; -3.111 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 6.229      ;
; -3.090 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.317      ; 4.516      ;
; -3.061 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 6.179      ;
; -3.051 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.828      ; 5.996      ;
; -3.046 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 6.011      ;
; -2.940 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 5.922      ;
; -2.896 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 5.861      ;
; -2.882 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 5.847      ;
; -2.866 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.828      ; 5.811      ;
; -2.848 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 5.810      ;
; -2.826 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.833      ; 5.768      ;
; -2.777 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.815      ; 5.876      ;
; -2.769 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 5.734      ;
; -2.766 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.299      ; 4.349      ;
; -2.764 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 5.726      ;
; -2.762 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 5.882      ;
; -2.707 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.310      ; 4.309      ;
; -2.650 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 5.770      ;
; -2.587 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.065      ; 7.082      ;
; -2.569 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 5.534      ;
; -2.523 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.833      ; 5.465      ;
; -2.499 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.815      ; 5.598      ;
; -2.464 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.847      ; 5.600      ;
; -2.368 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 5.331      ;
; -2.347 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.061      ; 7.276      ;
; -2.320 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.066      ; 7.258      ;
; -2.319 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.315      ; 3.923      ;
; -2.314 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.063      ; 7.226      ;
; -2.311 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.847      ; 5.447      ;
; -2.306 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.067      ; 7.238      ;
; -2.287 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.083      ; 7.219      ;
; -2.227 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.065      ; 7.222      ;
; -2.199 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.830      ; 4.727      ;
; -2.195 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 5.313      ;
; -2.169 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.830      ; 4.697      ;
; -2.150 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 5.112      ;
; -2.145 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.830      ; 4.673      ;
; -2.124 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.064      ; 7.035      ;
; -2.096 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.829      ; 5.040      ;
; -2.094 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.828      ; 5.039      ;
; -2.094 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.061      ; 7.179      ;
; -2.055 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.068      ; 6.964      ;
; -2.046 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.060      ; 6.954      ;
; -2.043 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.815      ; 5.142      ;
; -2.036 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.833      ; 4.978      ;
; -2.015 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 4.978      ;
; -2.005 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.847      ; 5.141      ;
; -2.005 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.082      ; 7.108      ;
; -1.992 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.083      ; 6.941      ;
; -1.982 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.066      ; 7.069      ;
; -1.980 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.945      ;
; -1.973 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.938      ;
; -1.965 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.830      ; 4.493      ;
; -1.954 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.829      ; 4.898      ;
; -1.945 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 4.916      ;
; -1.935 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.083      ; 6.865      ;
; -1.913 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.067      ; 6.845      ;
; -1.900 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.825      ; 4.841      ;
; -1.894 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.859      ;
; -1.883 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.815      ; 4.982      ;
; -1.833 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.066      ; 7.271      ;
; -1.817 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.782      ;
; -1.813 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.061      ; 7.242      ;
; -1.807 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.050      ; 6.873      ;
; -1.795 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 4.777      ;
; -1.784 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.067      ; 7.216      ;
; -1.781 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.848      ; 4.763      ;
; -1.762 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 4.733      ;
; -1.740 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.063      ; 7.152      ;
; -1.732 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.831      ; 4.852      ;
; -1.707 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.828      ; 4.652      ;
; -1.628 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.826      ; 4.590      ;
; -1.626 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.083      ; 7.058      ;
; -1.625 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.829      ; 4.569      ;
; -1.622 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.060      ; 7.030      ;
; -1.581 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.546      ;
; -1.573 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.832      ; 4.538      ;
; -1.570 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.068      ; 6.979      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                            ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.289 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.910      ; 4.919      ;
; -0.854 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.910      ; 4.984      ;
; 12.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.103     ; 7.381      ;
; 12.429 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 7.486      ;
; 12.592 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 7.323      ;
; 12.770 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.023      ; 7.251      ;
; 12.880 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 7.035      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.918 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 7.104      ;
; 12.929 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.986      ;
; 13.015 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.900      ;
; 13.081 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 6.933      ;
; 13.102 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.813      ;
; 13.105 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.810      ;
; 13.119 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.796      ;
; 13.139 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.776      ;
; 13.198 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.717      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.213 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.814      ;
; 13.247 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.668      ;
; 13.274 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.641      ;
; 13.277 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.638      ;
; 13.303 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.612      ;
; 13.346 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 6.674      ;
; 13.346 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 6.674      ;
; 13.463 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.452      ;
; 13.613 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.023      ; 6.408      ;
; 13.676 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.083     ; 6.239      ;
; 13.744 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 6.270      ;
; 13.786 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.134      ;
; 13.826 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 6.188      ;
; 13.857 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 6.145      ;
; 13.876 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 6.126      ;
; 13.937 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.983      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.944 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.976      ;
; 13.989 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 6.013      ;
; 13.998 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.922      ;
; 14.008 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 5.994      ;
; 14.025 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 5.977      ;
; 14.025 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 5.977      ;
; 14.025 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.004      ; 5.977      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.967      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.054 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.016      ; 5.960      ;
; 14.100 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.920      ;
; 14.107 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.813      ;
; 14.107 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.813      ;
; 14.107 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.813      ;
; 14.107 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.813      ;
; 14.107 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.813      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.383 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 12.564     ;
; 7.538 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 12.423     ;
; 7.586 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a13~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 12.435     ;
; 7.726 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 12.204     ;
; 7.780 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a29~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 12.193     ;
; 7.878 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 12.046     ;
; 8.196 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a9~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 11.752     ;
; 8.198 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.769     ;
; 8.289 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.654     ;
; 8.300 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.666     ;
; 8.360 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 11.630     ;
; 8.368 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.563     ;
; 8.401 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.023     ; 11.614     ;
; 8.443 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 11.549     ;
; 8.445 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.523     ;
; 8.462 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 11.520     ;
; 8.474 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 11.488     ;
; 8.479 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.499     ;
; 8.510 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.456     ;
; 8.528 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.023     ; 11.487     ;
; 8.583 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 11.377     ;
; 8.587 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 11.341     ;
; 8.601 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.339     ;
; 8.626 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.011     ; 11.401     ;
; 8.633 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.011     ; 11.394     ;
; 8.657 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 11.322     ;
; 8.668 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 11.257     ;
; 8.675 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a11~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 11.326     ;
; 8.679 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 11.294     ;
; 8.700 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 11.290     ;
; 8.708 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a11~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 11.315     ;
; 8.710 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.258     ;
; 8.715 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a23~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.248     ;
; 8.724 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 11.274     ;
; 8.743 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.177     ;
; 8.745 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 11.264     ;
; 8.759 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.129     ; 11.150     ;
; 8.761 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 11.175     ;
; 8.769 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 11.218     ;
; 8.780 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 11.240     ;
; 8.798 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a90~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 11.200     ;
; 8.827 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a72~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 11.156     ;
; 8.837 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 11.122     ;
; 8.839 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.110     ;
; 8.840 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.022     ; 11.176     ;
; 8.862 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a84~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 11.082     ;
; 8.868 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a73~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.095     ;
; 8.878 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a15~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 11.133     ;
; 8.897 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 11.114     ;
; 8.916 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a38~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 11.012     ;
; 8.917 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 11.057     ;
; 8.944 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 11.066     ;
; 8.954 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.014     ;
; 8.977 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.979     ;
; 8.994 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.974     ;
; 9.032 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.947     ;
; 9.033 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 10.984     ;
; 9.050 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a58~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.931     ;
; 9.054 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 10.945     ;
; 9.071 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a60~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.022     ; 10.945     ;
; 9.075 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a62~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 10.869     ;
; 9.103 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a52~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.859     ;
; 9.109 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a33~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.857     ;
; 9.118 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a50~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 10.890     ;
; 9.119 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.002     ; 10.917     ;
; 9.123 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a51~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.856     ;
; 9.130 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.873     ;
; 9.137 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a49~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 10.791     ;
; 9.137 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 10.864     ;
; 9.151 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.825     ;
; 9.159 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a58~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 10.765     ;
; 9.200 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 10.711     ;
; 9.208 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.129     ; 10.701     ;
; 9.217 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 10.797     ;
; 9.218 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a39~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 10.726     ;
; 9.234 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.730     ;
; 9.236 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.718     ;
; 9.236 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 10.710     ;
; 9.259 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a54~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 10.686     ;
; 9.259 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 10.714     ;
; 9.271 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a32~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.691     ;
; 9.287 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 10.663     ;
; 9.300 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a40~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.676     ;
; 9.305 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 10.629     ;
; 9.313 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.643     ;
; 9.320 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 10.699     ;
; 9.341 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 10.608     ;
; 9.377 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.616     ;
; 9.385 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.556     ;
; 9.385 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.590     ;
; 9.400 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 10.602     ;
; 9.413 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.573     ;
; 9.422 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 10.560     ;
; 9.444 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a123~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.130     ; 10.464     ;
; 9.479 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a46~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.473     ;
; 9.487 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a126~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.476     ;
; 9.488 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a67~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.471     ;
; 9.489 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a137~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.464     ;
; 9.505 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a45~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 10.496     ;
; 9.511 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a31~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.443     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.253 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.277      ; 5.762      ;
; 0.417 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.294      ; 5.943      ;
; 0.442 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.273      ; 5.947      ;
; 0.452 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.270      ; 5.954      ;
; 0.553 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.271      ; 6.056      ;
; 0.592 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.276      ; 6.100      ;
; 0.605 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.274      ; 6.111      ;
; 0.679 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.278      ; 6.189      ;
; 0.694 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 3.864      ;
; 0.703 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 3.873      ;
; 0.732 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 3.903      ;
; 0.759 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 3.930      ;
; 0.771 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.294      ; 6.297      ;
; 0.773 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.152      ; 3.945      ;
; 0.775 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.167      ; 3.962      ;
; 0.785 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.277      ; 6.294      ;
; 0.790 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 3.961      ;
; 0.824 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 3.989      ;
; 0.831 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.277      ; 5.860      ;
; 0.861 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.134      ; 4.015      ;
; 0.875 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.293      ; 6.400      ;
; 0.901 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 4.071      ;
; 0.903 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.153      ; 4.076      ;
; 0.907 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.279      ; 6.418      ;
; 0.916 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.134      ; 4.070      ;
; 0.923 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.271      ; 6.426      ;
; 0.932 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 4.102      ;
; 0.936 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.124      ;
; 0.937 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.147      ; 4.104      ;
; 0.940 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.144      ; 4.104      ;
; 0.969 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.148      ; 4.137      ;
; 0.979 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.167      ;
; 0.985 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.173      ;
; 0.991 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.179      ;
; 0.992 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.294      ; 6.518      ;
; 0.998 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 4.168      ;
; 1.007 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.172      ;
; 1.011 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.294      ; 6.057      ;
; 1.012 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.134      ; 4.166      ;
; 1.014 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.270      ; 6.036      ;
; 1.016 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.273      ; 6.041      ;
; 1.023 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.211      ;
; 1.025 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.260      ; 6.517      ;
; 1.041 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.148      ; 4.209      ;
; 1.048 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 4.219      ;
; 1.053 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.152      ; 4.225      ;
; 1.053 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.152      ; 4.225      ;
; 1.064 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.134      ; 4.218      ;
; 1.069 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.257      ;
; 1.069 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.276      ; 6.577      ;
; 1.079 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.167      ; 4.266      ;
; 1.084 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.148      ; 4.252      ;
; 1.095 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.167      ; 4.282      ;
; 1.095 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 4.266      ;
; 1.097 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.167      ; 4.284      ;
; 1.110 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.298      ;
; 1.123 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 4.293      ;
; 1.131 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.319      ;
; 1.136 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.271      ; 6.159      ;
; 1.147 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.276      ; 6.175      ;
; 1.174 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.274      ; 6.200      ;
; 1.189 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.710      ; 2.919      ;
; 1.214 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.379      ;
; 1.218 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.148      ; 4.386      ;
; 1.222 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 4.393      ;
; 1.231 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.396      ;
; 1.255 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.277      ; 6.284      ;
; 1.256 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.278      ; 6.286      ;
; 1.263 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.677      ; 2.960      ;
; 1.285 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.144      ; 4.449      ;
; 1.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.294      ; 6.335      ;
; 1.320 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.293      ; 6.365      ;
; 1.376 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.279      ; 6.407      ;
; 1.392 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.152      ; 4.564      ;
; 1.432 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.147      ; 4.599      ;
; 1.442 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.144      ; 4.606      ;
; 1.444 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.147      ; 4.611      ;
; 1.478 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.260      ; 6.490      ;
; 1.480 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.294      ; 6.526      ;
; 1.487 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.271      ; 6.510      ;
; 1.501 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.153      ; 4.674      ;
; 1.522 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.687      ;
; 1.560 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.276      ; 6.588      ;
; 1.572 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.760      ;
; 1.587 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.752      ;
; 1.600 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.150      ; 4.770      ;
; 1.618 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.147      ; 4.785      ;
; 1.660 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 4.848      ;
; 1.698 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.863      ;
; 1.702 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.144      ; 4.866      ;
; 1.710 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.151      ; 4.881      ;
; 1.729 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.145      ; 4.894      ;
; 1.784 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.153      ; 4.957      ;
; 1.862 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.711      ; 3.593      ;
; 1.879 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.694      ; 3.593      ;
; 1.974 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.690      ; 3.684      ;
; 1.984 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.687      ; 3.691      ;
; 2.027 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.153      ; 5.200      ;
; 2.101 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.168      ; 5.289      ;
; 2.108 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.694      ; 3.822      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.012      ;
; 0.352 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.015      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.018      ;
; 0.360 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.023      ;
; 0.370 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.033      ;
; 0.390 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.053      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.427 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.702      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.711      ;
; 0.455 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.720      ;
; 0.470 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.735      ;
; 0.505 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 1.099      ;
; 0.556 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.821      ;
; 0.606 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.269      ;
; 0.617 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.882      ;
; 0.622 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.887      ;
; 0.628 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.893      ;
; 0.629 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 1.223      ;
; 0.629 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.894      ;
; 0.635 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.641 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 1.237      ;
; 0.644 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.651 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.917      ;
; 0.651 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.916      ;
; 0.651 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.916      ;
; 0.654 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.431 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.697      ;
; 0.444 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.709      ;
; 0.573 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.838      ;
; 0.640 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.903      ;
; 0.649 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.912      ;
; 0.650 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.913      ;
; 0.667 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.933      ;
; 0.674 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.939      ;
; 0.677 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.943      ;
; 0.685 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.951      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.753      ; 4.878      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.753      ; 4.878      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.753      ; 4.878      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.753      ; 4.878      ;
; 0.688 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.954      ;
; 0.691 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.755      ; 4.884      ;
; 0.691 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.755      ; 4.884      ;
; 0.700 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.967      ;
; 0.714 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.740      ; 4.892      ;
; 0.714 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.740      ; 4.892      ;
; 0.724 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.747      ; 4.909      ;
; 0.724 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.747      ; 4.909      ;
; 0.724 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.747      ; 4.909      ;
; 0.727 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.235      ; 3.400      ;
; 0.727 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.235      ; 3.400      ;
; 0.727 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.235      ; 3.400      ;
; 0.727 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.235      ; 3.400      ;
; 0.728 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.957      ;
; 0.737 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.738      ; 4.913      ;
; 0.737 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.738      ; 4.913      ;
; 0.737 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.738      ; 4.913      ;
; 0.743 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.972      ;
; 0.748 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.751      ; 4.937      ;
; 0.751 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.980      ;
; 0.763 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.028      ;
; 0.765 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 4.942      ;
; 0.783 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.048      ;
; 0.787 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.757      ; 4.982      ;
; 0.787 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.757      ; 4.982      ;
; 0.803 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.071      ;
; 0.808 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.077      ;
; 0.827 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.749      ; 5.014      ;
; 0.829 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.098      ;
; 0.833 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 5.010      ;
; 0.833 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 5.010      ;
; 0.833 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 5.010      ;
; 0.833 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 5.010      ;
; 0.858 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.127      ;
; 0.864 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.130      ;
; 0.865 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.131      ;
; 0.877 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.140      ;
; 0.882 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.739      ; 5.059      ;
; 0.960 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.225      ;
; 0.969 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.240      ;
; 0.983 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.255      ;
; 0.999 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.265      ;
; 1.017 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.283      ;
; 1.022 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.256      ;
; 1.022 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.288      ;
; 1.027 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.261      ;
; 1.028 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.299      ;
; 1.040 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.274      ;
; 1.049 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.099      ; 1.334      ;
; 1.063 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.297      ;
; 1.075 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.100      ; 1.361      ;
; 1.093 ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.098      ; 1.377      ;
; 1.120 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.386      ;
; 1.125 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.391      ;
; 1.162 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.428      ;
; 1.162 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.428      ;
; 1.184 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.418      ;
; 1.189 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.423      ;
; 1.194 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.460      ;
; 1.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.465      ;
; 1.231 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.098      ; 1.515      ;
; 1.236 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.499      ;
; 1.257 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.091      ; 1.534      ;
; 1.264 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.091      ; 1.541      ;
; 1.271 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.099      ; 1.556      ;
; 1.274 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.100      ; 1.560      ;
; 1.277 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.100      ; 1.563      ;
; 1.280 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.091      ; 1.557      ;
; 1.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.549      ;
; 1.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.235      ; 3.460      ;
; 1.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.235      ; 3.460      ;
; 1.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.235      ; 3.460      ;
; 1.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.235      ; 3.460      ;
; 1.288 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.554      ;
; 1.290 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.753      ; 4.981      ;
; 1.290 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.753      ; 4.981      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.442 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.709      ;
; 0.628 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.893      ;
; 0.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.908      ;
; 0.646 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.656 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.662 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.929      ;
; 0.673 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.939      ;
; 0.674 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.682 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.948      ;
; 0.684 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.951      ;
; 0.692 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.958      ;
; 0.692 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.958      ;
; 0.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.053      ;
; 0.800 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.063      ;
; 0.808 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.072      ;
; 0.831 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.095      ;
; 0.833 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.097      ;
; 0.833 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.097      ;
; 0.833 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.097      ;
; 0.869 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.135      ;
; 0.936 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.201      ;
; 0.939 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.203      ;
; 0.939 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.203      ;
; 0.943 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.207      ;
; 0.944 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.208      ;
; 0.956 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.221      ;
; 0.957 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.221      ;
; 0.957 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.221      ;
; 0.957 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.221      ;
; 0.962 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.226      ;
; 0.964 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.228      ;
; 0.973 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.237      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.237      ;
; 0.974 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.243      ;
; 0.982 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.246      ;
; 0.983 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.249      ;
; 0.987 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.251      ;
; 0.988 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.253      ;
; 0.990 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.257      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.256      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.259      ;
; 0.996 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.262      ;
; 0.999 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.265      ;
; 1.000 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.266      ;
; 1.005 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.271      ;
; 1.005 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.271      ;
; 1.005 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.269      ;
; 1.005 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.269      ;
; 1.010 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.276      ;
; 1.011 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.278      ;
; 1.015 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.279      ;
; 1.016 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.283      ;
; 1.019 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.285      ;
; 1.024 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.290      ;
; 1.026 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.290      ;
; 1.026 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.290      ;
; 1.026 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.290      ;
; 1.056 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.320      ;
; 1.056 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.320      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 12.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 4.379      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 13.397 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.574     ; 3.977      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.261 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.644     ; 2.043      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
; 15.461 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.646     ; 1.841      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.442 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.020     ; 1.708      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 3.642 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.018     ; 1.910      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.308 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.944     ; 3.650      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
; 5.703 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.945     ; 4.044      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 42.87 MHz  ; 42.87 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 141.18 MHz ; 141.18 MHz      ; CLOCK_50                       ;      ;
; 180.12 MHz ; 180.12 MHz      ; avconf:avc|LUT_INDEX[1]        ;      ;
; 195.89 MHz ; 195.89 MHz      ; avconf:avc|mI2C_CTRL_CLK       ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.105 ; -159.721      ;
; avconf:avc|LUT_INDEX[1]        ; -3.426 ; -49.941       ;
; CLOCK_50                       ; -1.152 ; -1.152        ;
; p1|altpll_component|pll|clk[2] ; 8.336  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.289 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.354 ; 0.000         ;
; CLOCK_50                       ; 0.355 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.399 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 13.742 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.065 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.439  ; 0.000         ;
; CLOCK_50                       ; 9.561  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.705 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                             ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.105 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.098     ; 4.894      ;
; -3.929 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.098     ; 4.718      ;
; -3.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.098     ; 4.560      ;
; -3.771 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.562      ;
; -3.686 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.477      ;
; -3.680 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.471      ;
; -3.510 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 4.303      ;
; -3.503 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.294      ;
; -3.501 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.292      ;
; -3.453 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.244      ;
; -3.399 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.190      ;
; -3.388 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.179      ;
; -3.380 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.528      ;
; -3.379 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 4.172      ;
; -3.356 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.063     ; 4.292      ;
; -3.329 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.120      ;
; -3.327 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 4.118      ;
; -3.241 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.389      ;
; -3.230 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.098     ; 4.019      ;
; -3.175 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.098     ; 3.964      ;
; -3.174 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.965      ;
; -3.170 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.961      ;
; -3.093 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.241      ;
; -3.093 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.241      ;
; -3.093 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.241      ;
; -3.093 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 5.241      ;
; -3.049 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.402     ; 2.646      ;
; -3.049 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.402     ; 2.646      ;
; -3.049 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.402     ; 2.646      ;
; -3.049 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.402     ; 2.646      ;
; -2.994 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.785      ;
; -2.976 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.767      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.936 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.861      ;
; -2.865 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.788      ;
; -2.865 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.788      ;
; -2.842 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.633      ;
; -2.818 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 4.966      ;
; -2.818 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 4.966      ;
; -2.818 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 4.966      ;
; -2.818 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.149      ; 4.966      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.818 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.743      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.675      ;
; -2.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.670      ;
; -2.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.670      ;
; -2.746 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.096     ; 3.537      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.745 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.694      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.735 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.662      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.650      ;
; -2.697 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 3.635      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.595      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -3.426 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 6.256      ;
; -3.382 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.173      ; 4.752      ;
; -3.380 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 6.063      ;
; -3.289 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.169      ; 4.653      ;
; -3.271 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.172      ; 4.236      ;
; -3.245 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.171      ; 4.615      ;
; -3.241 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.188      ; 4.629      ;
; -3.207 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.171      ; 4.575      ;
; -3.204 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 5.887      ;
; -3.131 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.187      ; 4.518      ;
; -3.111 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.188      ; 4.496      ;
; -3.108 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.186      ; 4.639      ;
; -3.063 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 5.761      ;
; -3.062 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.174      ; 4.430      ;
; -3.039 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 5.740      ;
; -3.026 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.168      ; 4.392      ;
; -2.998 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.481      ; 5.677      ;
; -2.996 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 5.826      ;
; -2.996 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.174      ; 4.363      ;
; -2.976 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.500      ; 5.676      ;
; -2.971 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 5.801      ;
; -2.969 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 5.650      ;
; -2.927 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.481      ; 5.606      ;
; -2.917 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 5.747      ;
; -2.871 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.500      ; 5.571      ;
; -2.870 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 5.553      ;
; -2.855 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.176      ; 4.224      ;
; -2.776 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 5.457      ;
; -2.773 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 5.474      ;
; -2.761 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 5.444      ;
; -2.760 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 5.440      ;
; -2.692 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 5.369      ;
; -2.658 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.489      ; 5.340      ;
; -2.625 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.500      ; 5.325      ;
; -2.618 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 5.295      ;
; -2.604 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 5.434      ;
; -2.595 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.473      ; 5.406      ;
; -2.526 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.160      ; 4.024      ;
; -2.505 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.169      ; 4.022      ;
; -2.501 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 5.331      ;
; -2.464 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.500      ; 5.164      ;
; -2.431 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.489      ; 5.113      ;
; -2.410 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.473      ; 5.221      ;
; -2.296 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.499      ; 5.140      ;
; -2.276 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.564      ; 6.346      ;
; -2.233 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 4.931      ;
; -2.227 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.561      ; 6.696      ;
; -2.202 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.565      ; 6.677      ;
; -2.199 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.499      ; 5.043      ;
; -2.171 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.563      ; 6.646      ;
; -2.153 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.564      ; 6.723      ;
; -2.142 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.579      ; 6.634      ;
; -2.119 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.485      ; 4.397      ;
; -2.118 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.173      ; 3.635      ;
; -2.110 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.566      ; 6.583      ;
; -2.108 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 4.938      ;
; -2.085 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.485      ; 4.363      ;
; -2.070 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.485      ; 4.348      ;
; -2.039 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 4.716      ;
; -2.019 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 4.702      ;
; -2.003 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 4.684      ;
; -1.987 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.561      ; 6.609      ;
; -1.981 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.563      ; 6.454      ;
; -1.976 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.489      ; 4.658      ;
; -1.953 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 4.651      ;
; -1.944 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.499      ; 4.788      ;
; -1.939 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 4.619      ;
; -1.935 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.473      ; 4.746      ;
; -1.925 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.560      ; 6.396      ;
; -1.912 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.485      ; 4.190      ;
; -1.909 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.580      ; 6.402      ;
; -1.889 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.565      ; 6.511      ;
; -1.870 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 4.551      ;
; -1.867 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.578      ; 6.503      ;
; -1.852 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 4.533      ;
; -1.837 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.481      ; 4.516      ;
; -1.835 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 4.518      ;
; -1.827 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.580      ; 6.317      ;
; -1.823 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 4.504      ;
; -1.815 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.565      ; 6.790      ;
; -1.810 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.566      ; 6.282      ;
; -1.809 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.561      ; 6.778      ;
; -1.800 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.568      ; 6.274      ;
; -1.776 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.473      ; 4.587      ;
; -1.758 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 4.459      ;
; -1.753 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.566      ; 6.726      ;
; -1.748 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.501      ; 4.449      ;
; -1.727 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 4.410      ;
; -1.717 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 4.397      ;
; -1.717 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.563      ; 6.692      ;
; -1.642 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 4.325      ;
; -1.632 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.482      ; 4.309      ;
; -1.628 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.486      ; 4.458      ;
; -1.628 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.552      ; 6.231      ;
; -1.601 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.579      ; 6.593      ;
; -1.582 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.560      ; 6.553      ;
; -1.556 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.566      ; 6.528      ;
; -1.548 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.561      ; 6.670      ;
; -1.542 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.484      ; 4.223      ;
; -1.537 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.487      ; 4.218      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                            ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.152 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.636      ; 4.490      ;
; -0.827 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.636      ; 4.665      ;
; 12.917 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.087     ; 6.885      ;
; 13.202 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.727      ;
; 13.329 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.600      ;
; 13.459 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.028      ; 6.568      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.029      ; 6.476      ;
; 13.628 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.301      ;
; 13.670 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.259      ;
; 13.709 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.019      ; 6.309      ;
; 13.740 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.189      ;
; 13.749 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.180      ;
; 13.785 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.144      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.824 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 6.209      ;
; 13.831 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.098      ;
; 13.849 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.080      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 6.175      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 6.175      ;
; 13.866 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.063      ;
; 13.905 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.024      ;
; 13.932 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.997      ;
; 13.945 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.984      ;
; 13.978 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.951      ;
; 14.086 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.843      ;
; 14.209 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.028      ; 5.818      ;
; 14.278 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.651      ;
; 14.346 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.019      ; 5.672      ;
; 14.406 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.019      ; 5.612      ;
; 14.427 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.065     ; 5.507      ;
; 14.450 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.557      ;
; 14.476 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.531      ;
; 14.558 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.065     ; 5.376      ;
; 14.566 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.441      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.567 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.362      ;
; 14.569 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.065     ; 5.365      ;
; 14.592 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.415      ;
; 14.594 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.413      ;
; 14.594 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.413      ;
; 14.594 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.008      ; 5.413      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.601 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.425      ;
; 14.620 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.027      ; 5.406      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.638 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 5.383      ;
; 14.694 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.235      ;
; 14.694 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.235      ;
; 14.694 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.235      ;
; 14.694 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.235      ;
; 14.694 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 5.235      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 8.336  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 11.613     ;
; 8.531  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 11.430     ;
; 8.586  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a13~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.006     ; 11.438     ;
; 8.627  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.305     ;
; 8.642  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a29~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.328     ;
; 8.954  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 10.974     ;
; 9.065  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a9~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.891     ;
; 9.137  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.831     ;
; 9.162  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 10.803     ;
; 9.260  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 10.683     ;
; 9.273  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 10.717     ;
; 9.340  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 10.594     ;
; 9.362  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 10.629     ;
; 9.394  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.574     ;
; 9.419  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.003     ; 10.608     ;
; 9.434  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.523     ;
; 9.435  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.543     ;
; 9.443  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 10.492     ;
; 9.449  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.491     ;
; 9.459  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 10.522     ;
; 9.459  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.499     ;
; 9.489  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 10.524     ;
; 9.503  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.465     ;
; 9.507  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.472     ;
; 9.515  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 10.498     ;
; 9.516  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.414     ;
; 9.524  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a11~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 10.479     ;
; 9.552  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 10.369     ;
; 9.553  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.003     ; 10.474     ;
; 9.558  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a23~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 10.404     ;
; 9.568  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a11~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 10.450     ;
; 9.592  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.347     ;
; 9.598  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 10.396     ;
; 9.605  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a90~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.390     ;
; 9.607  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 10.402     ;
; 9.668  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.305     ;
; 9.670  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a84~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 10.273     ;
; 9.681  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 10.337     ;
; 9.686  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.274     ;
; 9.700  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.268     ;
; 9.717  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a15~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 10.292     ;
; 9.729  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a72~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.256     ;
; 9.741  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.231     ;
; 9.751  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.162     ;
; 9.757  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.209     ;
; 9.775  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.210     ;
; 9.782  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 10.236     ;
; 9.785  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.163     ;
; 9.799  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 10.187     ;
; 9.816  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a38~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.116     ;
; 9.817  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 10.158     ;
; 9.823  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 10.142     ;
; 9.829  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 10.181     ;
; 9.844  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 10.170     ;
; 9.864  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a73~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 10.098     ;
; 9.869  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.086     ;
; 9.897  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.005      ; 10.138     ;
; 9.902  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a58~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.077     ;
; 9.914  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a60~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 10.097     ;
; 9.918  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 10.097     ;
; 9.932  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 10.071     ;
; 9.936  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a62~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.009     ;
; 9.954  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a50~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 10.050     ;
; 9.984  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 9.990      ;
; 10.003 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a52~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 9.956      ;
; 10.011 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a33~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 9.954      ;
; 10.025 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a49~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 9.904      ;
; 10.039 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a58~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 9.893      ;
; 10.044 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a51~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 9.932      ;
; 10.070 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a32~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 9.891      ;
; 10.072 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a39~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 9.876      ;
; 10.075 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a54~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 9.875      ;
; 10.095 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 9.862      ;
; 10.106 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 9.909      ;
; 10.108 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 9.853      ;
; 10.115 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.013     ; 9.902      ;
; 10.115 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 9.833      ;
; 10.116 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 9.822      ;
; 10.119 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 9.794      ;
; 10.121 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 9.847      ;
; 10.128 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 9.871      ;
; 10.138 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a40~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 9.836      ;
; 10.174 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 9.827      ;
; 10.179 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 9.769      ;
; 10.183 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 9.771      ;
; 10.187 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 9.756      ;
; 10.188 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 9.788      ;
; 10.190 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 9.726      ;
; 10.194 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 9.805      ;
; 10.194 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 9.763      ;
; 10.215 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 9.778      ;
; 10.239 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 9.744      ;
; 10.274 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a31~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 9.681      ;
; 10.306 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a123~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 9.607      ;
; 10.312 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a45~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 9.686      ;
; 10.337 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a34~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 9.661      ;
; 10.345 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a137~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 9.607      ;
; 10.357 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 9.625      ;
; 10.357 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a46~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 9.597      ;
; 10.388 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a44~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 9.599      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.755      ; 5.257      ;
; 0.431 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.770      ; 5.414      ;
; 0.456 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.752      ; 5.421      ;
; 0.468 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.749      ; 5.430      ;
; 0.551 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.751      ; 5.515      ;
; 0.583 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.753      ; 5.549      ;
; 0.606 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.752      ; 5.571      ;
; 0.675 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.755      ; 5.643      ;
; 0.731 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.528      ;
; 0.731 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.775      ; 3.526      ;
; 0.735 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.532      ;
; 0.745 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.775      ; 3.540      ;
; 0.746 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.543      ;
; 0.748 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.770      ; 5.731      ;
; 0.779 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.576      ;
; 0.785 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.790      ; 3.595      ;
; 0.815 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 3.608      ;
; 0.827 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.755      ; 5.795      ;
; 0.862 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.659      ;
; 0.874 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.657      ;
; 0.876 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.755      ; 5.364      ;
; 0.883 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.751      ; 5.847      ;
; 0.884 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.779      ; 3.683      ;
; 0.889 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.701      ;
; 0.889 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.768      ; 5.870      ;
; 0.899 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.771      ; 3.690      ;
; 0.899 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.757      ; 5.869      ;
; 0.909 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 3.703      ;
; 0.915 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 3.709      ;
; 0.924 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.736      ;
; 0.929 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.712      ;
; 0.939 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 3.732      ;
; 0.939 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.751      ;
; 0.941 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.738      ;
; 0.946 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.769      ; 5.928      ;
; 0.952 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.735      ;
; 0.961 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.775      ; 3.756      ;
; 0.986 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.783      ;
; 0.987 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.799      ;
; 0.990 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.802      ;
; 1.006 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 3.800      ;
; 1.006 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.818      ;
; 1.011 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.790      ; 3.821      ;
; 1.012 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.790      ; 3.822      ;
; 1.014 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.741      ; 5.968      ;
; 1.017 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.814      ;
; 1.017 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.755      ; 5.985      ;
; 1.019 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.816      ;
; 1.021 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.804      ;
; 1.033 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.749      ; 5.515      ;
; 1.034 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.752      ; 5.519      ;
; 1.039 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.836      ;
; 1.042 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.775      ; 3.837      ;
; 1.048 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 3.842      ;
; 1.052 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 3.864      ;
; 1.061 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.770      ; 5.564      ;
; 1.082 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.529      ; 2.631      ;
; 1.083 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.790      ; 3.893      ;
; 1.094 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.753      ; 5.580      ;
; 1.120 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 3.917      ;
; 1.127 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.791      ; 3.938      ;
; 1.148 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.502      ; 2.670      ;
; 1.159 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.751      ; 5.643      ;
; 1.161 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 3.955      ;
; 1.164 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.770      ; 5.667      ;
; 1.168 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 3.961      ;
; 1.171 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.771      ; 3.962      ;
; 1.185 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.752      ; 5.670      ;
; 1.209 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.755      ; 5.697      ;
; 1.217 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.755      ; 5.705      ;
; 1.241 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.768      ; 5.742      ;
; 1.246 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 4.039      ;
; 1.249 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.757      ; 5.739      ;
; 1.279 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 4.076      ;
; 1.308 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 4.102      ;
; 1.331 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.751      ; 5.815      ;
; 1.338 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.769      ; 5.840      ;
; 1.352 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.741      ; 5.826      ;
; 1.380 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 4.174      ;
; 1.392 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.771      ; 4.183      ;
; 1.394 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.755      ; 5.882      ;
; 1.401 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.779      ; 4.200      ;
; 1.433 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 4.226      ;
; 1.436 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.792      ; 4.248      ;
; 1.484 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.774      ; 4.278      ;
; 1.507 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 4.304      ;
; 1.510 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 4.303      ;
; 1.591 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.791      ; 4.402      ;
; 1.602 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 4.395      ;
; 1.635 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.771      ; 4.426      ;
; 1.645 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.773      ; 4.438      ;
; 1.646 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.777      ; 4.443      ;
; 1.655 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.779      ; 4.454      ;
; 1.678 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 3.228      ;
; 1.688 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 3.224      ;
; 1.790 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.513      ; 3.323      ;
; 1.802 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.510      ; 3.332      ;
; 1.865 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.779      ; 4.664      ;
; 1.875 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 3.411      ;
; 1.918 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.531      ; 3.469      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.397 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.400 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.643      ;
; 0.518 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.761      ;
; 0.592 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.833      ;
; 0.605 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.847      ;
; 0.609 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.852      ;
; 0.614 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.857      ;
; 0.618 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.079      ; 3.101      ;
; 0.618 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.079      ; 3.101      ;
; 0.618 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.079      ; 3.101      ;
; 0.618 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.079      ; 3.101      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.625 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.868      ;
; 0.630 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.873      ;
; 0.639 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.882      ;
; 0.644 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.394      ; 4.442      ;
; 0.644 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.394      ; 4.442      ;
; 0.644 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.394      ; 4.442      ;
; 0.644 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.394      ; 4.442      ;
; 0.647 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.396      ; 4.447      ;
; 0.647 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.396      ; 4.447      ;
; 0.663 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.873      ;
; 0.668 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.392      ; 4.464      ;
; 0.668 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.387      ; 4.459      ;
; 0.668 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.387      ; 4.459      ;
; 0.668 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.387      ; 4.459      ;
; 0.671 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.381      ; 4.456      ;
; 0.671 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.381      ; 4.456      ;
; 0.682 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.892      ;
; 0.683 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.893      ;
; 0.685 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.469      ;
; 0.690 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.379      ; 4.473      ;
; 0.690 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.379      ; 4.473      ;
; 0.690 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.379      ; 4.473      ;
; 0.696 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.939      ;
; 0.721 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.398      ; 4.523      ;
; 0.721 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.398      ; 4.523      ;
; 0.725 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.973      ;
; 0.726 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.969      ;
; 0.740 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.988      ;
; 0.749 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.994      ;
; 0.750 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.390      ; 4.544      ;
; 0.757 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.005      ;
; 0.798 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.041      ;
; 0.802 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.045      ;
; 0.808 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.592      ;
; 0.808 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.592      ;
; 0.808 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.592      ;
; 0.808 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.592      ;
; 0.813 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.597      ;
; 0.815 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.056      ;
; 0.884 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.127      ;
; 0.893 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.143      ;
; 0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.137      ;
; 0.910 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.153      ;
; 0.919 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.169      ;
; 0.919 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.162      ;
; 0.922 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.137      ;
; 0.926 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.092      ; 1.189      ;
; 0.930 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.933 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.148      ;
; 0.940 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.190      ;
; 0.945 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.160      ;
; 0.959 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.092      ; 1.222      ;
; 0.965 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.180      ;
; 0.973 ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.090      ; 1.234      ;
; 1.009 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.252      ;
; 1.020 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.263      ;
; 1.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.298      ;
; 1.064 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.279      ;
; 1.068 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.311      ;
; 1.074 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.317      ;
; 1.075 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 1.290      ;
; 1.099 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.342      ;
; 1.105 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.346      ;
; 1.114 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.090      ; 1.375      ;
; 1.146 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.402      ;
; 1.149 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.405      ;
; 1.150 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.393      ;
; 1.153 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.394      ;
; 1.154 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.410      ;
; 1.157 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.079      ; 3.140      ;
; 1.166 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.092      ; 1.429      ;
; 1.166 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.092      ; 1.429      ;
; 1.169 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.092      ; 1.432      ;
; 1.178 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.421      ;
; 1.184 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.427      ;
; 1.189 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.079      ; 3.172      ;
; 1.189 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.079      ; 3.172      ;
; 1.189 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.079      ; 3.172      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.952      ;
; 0.360 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.955      ;
; 0.363 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.957      ;
; 0.366 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.960      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.376 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.971      ;
; 0.387 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.990      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.644      ;
; 0.413 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.655      ;
; 0.419 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.660      ;
; 0.424 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.666      ;
; 0.496 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.327      ; 1.024      ;
; 0.510 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.752      ;
; 0.564 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.805      ;
; 0.572 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.166      ;
; 0.575 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.816      ;
; 0.580 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.822      ;
; 0.582 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.838      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.838      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.601 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; counter:audio_counter|cnt[19]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[19]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; counter:audio_counter|cnt[21]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[21]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.399 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.643      ;
; 0.578 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.821      ;
; 0.588 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.835      ;
; 0.599 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.613 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.856      ;
; 0.615 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.858      ;
; 0.623 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.868      ;
; 0.631 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.876      ;
; 0.727 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.969      ;
; 0.743 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.985      ;
; 0.749 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.991      ;
; 0.760 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.002      ;
; 0.760 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.002      ;
; 0.760 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.002      ;
; 0.770 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.012      ;
; 0.803 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.046      ;
; 0.852 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.095      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.099      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.099      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.103      ;
; 0.862 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.104      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.113      ;
; 0.873 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.116      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.120      ;
; 0.881 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.123      ;
; 0.885 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.130      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.137      ;
; 0.897 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.901 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.144      ;
; 0.901 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.149      ;
; 0.910 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.153      ;
; 0.912 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.155      ;
; 0.912 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.156      ;
; 0.913 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.155      ;
; 0.913 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.155      ;
; 0.917 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.160      ;
; 0.919 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.162      ;
; 0.923 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.167      ;
; 0.924 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.166      ;
; 0.930 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.173      ;
; 0.933 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.175      ;
; 0.966 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.208      ;
; 0.966 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.208      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 13.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.944      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 14.114 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.263     ; 3.572      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.338     ; 1.889      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
; 15.927 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.339     ; 1.683      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.065 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.786     ; 1.550      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 3.225 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.785     ; 1.711      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 4.821 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.707     ; 3.385      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
; 5.173 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.708     ; 3.736      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.668 ; -57.230       ;
; avconf:avc|LUT_INDEX[1]        ; -1.313 ; -18.294       ;
; CLOCK_50                       ; -0.497 ; -0.497        ;
; p1|altpll_component|pll|clk[2] ; 13.586 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.003 ; 0.000         ;
; CLOCK_50                       ; 0.147 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.182 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.199 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 16.209 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 1.663 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.000 ; -59.000       ;
; avconf:avc|LUT_INDEX[1]        ; 0.417  ; 0.000         ;
; CLOCK_50                       ; 9.202  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.760 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                             ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.668 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.053     ; 2.554      ;
; -1.565 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.053     ; 2.451      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.053     ; 2.358      ;
; -1.469 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.357      ;
; -1.452 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.340      ;
; -1.439 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.327      ;
; -1.406 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 2.360      ;
; -1.374 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.262      ;
; -1.364 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.934     ; 1.417      ;
; -1.364 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.934     ; 1.417      ;
; -1.364 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.934     ; 1.417      ;
; -1.364 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.934     ; 1.417      ;
; -1.355 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.245      ;
; -1.331 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.219      ;
; -1.327 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.215      ;
; -1.297 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.185      ;
; -1.277 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.167      ;
; -1.275 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.163      ;
; -1.249 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.137      ;
; -1.247 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.135      ;
; -1.213 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.993      ;
; -1.187 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.967      ;
; -1.182 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.053     ; 2.068      ;
; -1.166 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.053     ; 2.052      ;
; -1.159 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.047      ;
; -1.155 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 2.043      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.129 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 2.073      ;
; -1.088 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 2.030      ;
; -1.088 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 2.030      ;
; -1.076 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 1.964      ;
; -1.069 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 1.957      ;
; -1.048 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.057     ; 1.978      ;
; -1.044 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.031     ; 2.000      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.987      ;
; -1.030 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.810      ;
; -1.030 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.810      ;
; -1.030 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.810      ;
; -1.030 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.793      ; 2.810      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.951      ;
; -1.002 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.944      ;
; -1.002 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.944      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -1.000 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.021     ; 1.966      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.989 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.933      ;
; -0.988 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.051     ; 1.876      ;
; -0.988 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.934      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.313 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.587      ; 3.557      ;
; -1.245 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.700      ; 2.522      ;
; -1.236 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.696      ; 2.282      ;
; -1.230 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.698      ; 2.491      ;
; -1.215 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.641      ; 3.811      ;
; -1.197 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.698      ; 2.458      ;
; -1.196 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.696      ; 2.467      ;
; -1.192 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.708      ; 2.464      ;
; -1.171 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.708      ; 2.452      ;
; -1.171 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.708      ; 2.442      ;
; -1.115 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.698      ; 2.387      ;
; -1.115 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.590      ; 3.282      ;
; -1.113 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.707      ; 2.477      ;
; -1.096 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.695      ; 2.355      ;
; -1.087 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.703      ; 2.352      ;
; -1.039 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 3.200      ;
; -1.038 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.701      ; 2.312      ;
; -1.013 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 3.258      ;
; -1.005 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.590      ; 3.172      ;
; -0.994 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 3.239      ;
; -0.990 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 3.152      ;
; -0.976 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.585      ; 3.125      ;
; -0.974 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 3.125      ;
; -0.953 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.653      ; 3.775      ;
; -0.953 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.643      ; 3.775      ;
; -0.952 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 3.197      ;
; -0.947 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 3.109      ;
; -0.942 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 3.113      ;
; -0.937 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.641      ; 3.758      ;
; -0.923 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.643      ; 3.734      ;
; -0.913 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.645      ; 3.740      ;
; -0.901 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.585      ; 3.050      ;
; -0.901 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.648      ; 3.716      ;
; -0.889 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.643      ; 3.700      ;
; -0.881 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.690      ; 2.225      ;
; -0.876 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.640      ; 3.685      ;
; -0.869 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.642      ; 3.773      ;
; -0.868 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.696      ; 2.223      ;
; -0.860 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 3.011      ;
; -0.858 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.593      ; 3.013      ;
; -0.850 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.641      ; 3.755      ;
; -0.847 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 3.009      ;
; -0.838 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.587      ; 3.082      ;
; -0.828 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.652      ; 3.742      ;
; -0.820 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.646      ; 3.644      ;
; -0.799 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.950      ;
; -0.796 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.958      ;
; -0.783 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.635      ; 3.677      ;
; -0.782 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 3.016      ;
; -0.777 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.587      ; 3.021      ;
; -0.771 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.653      ; 3.592      ;
; -0.765 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.591      ; 2.929      ;
; -0.746 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.653      ; 3.577      ;
; -0.717 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.888      ;
; -0.711 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 2.945      ;
; -0.705 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.867      ;
; -0.668 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.593      ; 2.823      ;
; -0.654 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.697      ; 2.008      ;
; -0.633 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.794      ;
; -0.631 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.792      ;
; -0.620 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.597      ; 2.874      ;
; -0.563 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.724      ;
; -0.511 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.756      ;
; -0.507 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.597      ; 2.761      ;
; -0.482 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 2.716      ;
; -0.471 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.407      ;
; -0.452 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.613      ;
; -0.452 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.593      ; 2.607      ;
; -0.424 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.575      ;
; -0.422 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.358      ;
; -0.419 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.580      ;
; -0.405 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.556      ;
; -0.397 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.333      ;
; -0.394 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.330      ;
; -0.386 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.537      ;
; -0.338 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.585      ; 2.487      ;
; -0.332 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.494      ;
; -0.297 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.591      ; 2.461      ;
; -0.292 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.463      ;
; -0.282 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.641      ; 3.378      ;
; -0.279 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.597      ; 2.533      ;
; -0.271 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 2.505      ;
; -0.262 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.433      ;
; -0.244 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.587      ; 2.488      ;
; -0.241 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.590      ; 2.408      ;
; -0.232 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.383      ;
; -0.231 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.393      ;
; -0.229 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.653      ; 3.551      ;
; -0.228 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.591      ; 2.392      ;
; -0.226 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.591      ; 2.390      ;
; -0.217 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.368      ;
; -0.207 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.590      ; 2.374      ;
; -0.199 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.598      ; 2.360      ;
; -0.198 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.642      ; 3.602      ;
; -0.195 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.588      ; 2.357      ;
; -0.187 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.645      ; 3.514      ;
; -0.186 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.641      ; 3.507      ;
; -0.184 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.586      ; 2.345      ;
; -0.178 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.585      ; 2.327      ;
; -0.171 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.643      ; 3.482      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.497 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.468      ; 2.547      ;
; 0.139  ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.468      ; 2.411      ;
; 15.884 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 4.017      ;
; 16.154 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.008     ; 3.825      ;
; 16.187 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.772      ;
; 16.262 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.697      ;
; 16.289 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.017     ; 3.681      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.352 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.007     ; 3.628      ;
; 16.394 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.565      ;
; 16.415 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.544      ;
; 16.450 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.012     ; 3.525      ;
; 16.450 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.012     ; 3.525      ;
; 16.466 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.493      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.502 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.005     ; 3.480      ;
; 16.503 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.456      ;
; 16.510 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.449      ;
; 16.510 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.449      ;
; 16.514 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.445      ;
; 16.563 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.396      ;
; 16.571 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.388      ;
; 16.575 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.008     ; 3.404      ;
; 16.598 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.361      ;
; 16.599 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.360      ;
; 16.601 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.358      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.017     ; 3.330      ;
; 16.683 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.276      ;
; 16.688 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.270      ;
; 16.692 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.266      ;
; 16.713 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.017     ; 3.257      ;
; 16.756 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.202      ;
; 16.760 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.198      ;
; 16.789 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.169      ;
; 16.789 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.169      ;
; 16.789 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.169      ;
; 16.805 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.028     ; 3.154      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.859 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.009     ; 3.119      ;
; 16.867 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.023     ; 3.097      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.870 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.014     ; 3.103      ;
; 16.876 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 3.082      ;
; 16.911 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.131      ; 3.229      ;
; 16.921 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.016     ; 3.050      ;
; 16.925 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.016     ; 3.046      ;
; 16.929 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.012     ; 3.046      ;
; 16.941 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.023     ; 3.023      ;
; 16.962 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.015     ; 3.010      ;
; 16.974 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.008     ; 3.005      ;
; 16.978 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.023     ; 2.986      ;
; 16.989 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.016     ; 2.982      ;
; 16.993 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.016     ; 2.978      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
; 17.044 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.904      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 13.586 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 6.348      ;
; 13.691 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a13~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.007     ; 6.311      ;
; 13.696 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 6.251      ;
; 13.746 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 6.169      ;
; 13.839 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a29~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 6.105      ;
; 13.878 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 6.039      ;
; 14.020 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.919      ;
; 14.045 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a9~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 5.892      ;
; 14.058 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.893      ;
; 14.090 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 5.834      ;
; 14.143 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 5.821      ;
; 14.144 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.818      ;
; 14.147 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.775      ;
; 14.153 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 5.807      ;
; 14.158 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 5.791      ;
; 14.167 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.821      ;
; 14.174 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 5.759      ;
; 14.176 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 5.745      ;
; 14.199 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 5.732      ;
; 14.204 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.747      ;
; 14.208 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.007     ; 5.794      ;
; 14.220 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.768      ;
; 14.238 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 5.736      ;
; 14.239 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 5.674      ;
; 14.243 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a11~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 5.742      ;
; 14.245 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a11~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 5.749      ;
; 14.255 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.007     ; 5.747      ;
; 14.264 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a23~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.680      ;
; 14.274 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.688      ;
; 14.275 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 5.636      ;
; 14.275 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.648      ;
; 14.308 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.635      ;
; 14.318 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.641      ;
; 14.328 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.660      ;
; 14.331 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a90~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 5.638      ;
; 14.331 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 5.568      ;
; 14.331 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a15~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 5.661      ;
; 14.332 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.629      ;
; 14.332 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.638      ;
; 14.332 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 5.573      ;
; 14.352 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 5.616      ;
; 14.374 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a38~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 5.542      ;
; 14.377 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a84~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.552      ;
; 14.381 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.553      ;
; 14.389 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|address_reg_a[0]                  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.068      ; 5.688      ;
; 14.390 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a72~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.580      ;
; 14.394 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.559      ;
; 14.397 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a73~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.548      ;
; 14.402 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.010     ; 5.597      ;
; 14.414 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.529      ;
; 14.415 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.528      ;
; 14.421 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 5.570      ;
; 14.426 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 5.557      ;
; 14.433 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 5.560      ;
; 14.450 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.502      ;
; 14.459 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.475      ;
; 14.463 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.014     ; 5.532      ;
; 14.479 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a52~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 5.459      ;
; 14.479 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.464      ;
; 14.486 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a58~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 5.472      ;
; 14.493 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a62~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 5.435      ;
; 14.502 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 5.481      ;
; 14.506 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 5.477      ;
; 14.514 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a60~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 5.471      ;
; 14.521 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.000      ; 5.488      ;
; 14.522 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a51~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.435      ;
; 14.526 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a58~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 5.385      ;
; 14.534 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a33~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.418      ;
; 14.543 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 5.436      ;
; 14.545 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a50~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 5.434      ;
; 14.549 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a39~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.385      ;
; 14.554 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 5.395      ;
; 14.560 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a49~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 5.352      ;
; 14.572 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|address_reg_a[1]                  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.068      ; 5.505      ;
; 14.586 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.343      ;
; 14.599 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.340      ;
; 14.608 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.292      ;
; 14.609 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.330      ;
; 14.609 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.291      ;
; 14.620 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 5.371      ;
; 14.629 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.297      ;
; 14.631 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 5.304      ;
; 14.639 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 5.352      ;
; 14.641 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a32~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.298      ;
; 14.642 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 5.332      ;
; 14.645 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 5.295      ;
; 14.652 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.282      ;
; 14.658 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.274      ;
; 14.665 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.278      ;
; 14.675 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.282      ;
; 14.678 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a54~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.256      ;
; 14.686 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a40~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.266      ;
; 14.692 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.269      ;
; 14.692 ; vga_controller:vga_ins|ADDR[2]                                                                                                                                         ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a68~porta_address_reg0                          ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.129      ; 5.446      ;
; 14.693 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 5.265      ;
; 14.694 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a123~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 5.205      ;
; 14.698 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a46~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 5.243      ;
; 14.706 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.023     ; 5.280      ;
; 14.725 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_o0d1:auto_generated|ram_block1a94~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.201      ;
; 14.728 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a67~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 5.205      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.003 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.755      ; 2.863      ;
; 0.063 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 1.836      ;
; 0.088 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 1.858      ;
; 0.099 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.752      ; 2.956      ;
; 0.099 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 2.967      ;
; 0.108 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.749      ; 2.962      ;
; 0.109 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 1.882      ;
; 0.110 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.749      ; 1.879      ;
; 0.110 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 1.878      ;
; 0.118 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.750      ; 2.973      ;
; 0.122 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 1.890      ;
; 0.142 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.759      ; 1.921      ;
; 0.152 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.747      ; 1.919      ;
; 0.152 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.020      ;
; 0.159 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.753      ; 3.017      ;
; 0.161 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 1.942      ;
; 0.166 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 1.947      ;
; 0.169 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.755      ; 1.944      ;
; 0.171 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 1.952      ;
; 0.175 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 1.943      ;
; 0.181 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 1.954      ;
; 0.182 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.761      ; 3.048      ;
; 0.182 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.757      ; 3.044      ;
; 0.184 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 1.954      ;
; 0.185 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 1.958      ;
; 0.191 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.750      ; 3.046      ;
; 0.200 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 1.968      ;
; 0.200 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.763      ; 3.068      ;
; 0.205 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.751      ; 1.976      ;
; 0.205 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.750      ; 3.060      ;
; 0.208 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.751      ; 3.064      ;
; 0.211 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.751      ; 1.982      ;
; 0.212 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.742      ; 1.974      ;
; 0.212 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.752      ; 3.069      ;
; 0.213 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.742      ; 1.975      ;
; 0.216 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 1.997      ;
; 0.218 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.744      ; 3.067      ;
; 0.226 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.751      ; 1.997      ;
; 0.227 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 1.995      ;
; 0.228 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.009      ;
; 0.230 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.755      ; 3.090      ;
; 0.232 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.742      ; 1.994      ;
; 0.234 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.002      ;
; 0.239 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.020      ;
; 0.241 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.759      ; 2.020      ;
; 0.246 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.759      ; 2.025      ;
; 0.247 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.017      ;
; 0.251 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 2.024      ;
; 0.252 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.749      ; 2.021      ;
; 0.253 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.034      ;
; 0.254 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.759      ; 2.033      ;
; 0.256 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.742      ; 2.018      ;
; 0.279 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.060      ;
; 0.281 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.751      ; 2.052      ;
; 0.290 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.058      ;
; 0.292 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.749      ; 2.061      ;
; 0.298 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.068      ;
; 0.302 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.747      ; 2.069      ;
; 0.359 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.127      ;
; 0.376 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.146      ;
; 0.383 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.153      ;
; 0.431 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.201      ;
; 0.445 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.755      ; 2.220      ;
; 0.445 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.213      ;
; 0.458 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.239      ;
; 0.463 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.886      ; 1.369      ;
; 0.472 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 2.245      ;
; 0.472 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.903      ; 1.395      ;
; 0.511 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.747      ; 2.278      ;
; 0.514 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.750      ; 2.284      ;
; 0.525 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.293      ;
; 0.550 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.318      ;
; 0.551 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.755      ; 2.326      ;
; 0.552 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.755      ; 2.932      ;
; 0.592 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 2.365      ;
; 0.613 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.394      ;
; 0.614 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.763      ; 3.002      ;
; 0.616 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.747      ; 2.383      ;
; 0.633 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.748      ; 2.401      ;
; 0.667 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.750      ; 3.042      ;
; 0.669 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.755      ; 2.444      ;
; 0.674 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.752      ; 3.051      ;
; 0.680 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.749      ; 3.054      ;
; 0.690 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.750      ; 3.065      ;
; 0.695 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.476      ;
; 0.698 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.753      ; 3.076      ;
; 0.721 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.753      ; 2.494      ;
; 0.755 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.761      ; 2.536      ;
; 0.771 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.749      ; 2.540      ;
; 0.777 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.893      ; 1.690      ;
; 0.801 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.905      ; 1.726      ;
; 0.805 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.763      ; 3.193      ;
; 0.820 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.752      ; 3.197      ;
; 0.844 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.897      ; 1.761      ;
; 0.857 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.751      ; 3.233      ;
; 0.873 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.905      ; 1.798      ;
; 0.882 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.761      ; 3.268      ;
; 0.886 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.755      ; 3.266      ;
; 0.887 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.894      ; 1.801      ;
; 0.893 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.891      ; 1.804      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.147 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.153 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.159 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.489      ;
; 0.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.493      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.198 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.328      ;
; 0.214 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 0.502      ;
; 0.216 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.340      ;
; 0.250 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.261 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.590      ;
; 0.268 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.557      ;
; 0.270 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.559      ;
; 0.270 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.393      ;
; 0.274 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 0.562      ;
; 0.275 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.398      ;
; 0.280 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.405      ;
; 0.284 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.408      ;
; 0.289 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.581      ;
; 0.291 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; Reset_Delay:r0|Cont[1]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.182 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.315      ;
; 0.204 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.329      ;
; 0.262 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.945      ; 2.418      ;
; 0.284 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.407      ;
; 0.285 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.408      ;
; 0.289 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.412      ;
; 0.306 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.435      ;
; 0.316 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.441      ;
; 0.320 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.448      ;
; 0.326 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.471      ;
; 0.339 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.445      ;
; 0.345 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.472      ;
; 0.346 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.941      ; 2.496      ;
; 0.346 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.941      ; 2.496      ;
; 0.346 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.941      ; 2.496      ;
; 0.348 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.473      ;
; 0.351 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.457      ;
; 0.351 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.457      ;
; 0.351 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.496      ;
; 0.351 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.496      ;
; 0.351 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.496      ;
; 0.351 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.496      ;
; 0.353 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.478      ;
; 0.354 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.483      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.947      ; 2.511      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.947      ; 2.511      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.950      ; 2.514      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.947      ; 2.511      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.950      ; 2.514      ;
; 0.355 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.947      ; 2.511      ;
; 0.361 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.055      ; 1.625      ;
; 0.361 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.055      ; 1.625      ;
; 0.361 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.055      ; 1.625      ;
; 0.361 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.055      ; 1.625      ;
; 0.362 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.491      ;
; 0.370 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.939      ; 2.518      ;
; 0.370 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.939      ; 2.518      ;
; 0.371 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.500      ;
; 0.376 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.952      ; 2.537      ;
; 0.376 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.952      ; 2.537      ;
; 0.377 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.943      ; 2.529      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.937      ; 2.529      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.937      ; 2.529      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.937      ; 2.529      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.516      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.516      ;
; 0.394 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.517      ;
; 0.394 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.936      ; 2.539      ;
; 0.419 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 0.550      ;
; 0.429 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 0.560      ;
; 0.436 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.561      ;
; 0.441 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 0.572      ;
; 0.454 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.579      ;
; 0.461 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.059      ; 0.604      ;
; 0.464 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.589      ;
; 0.478 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.604      ;
; 0.481 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.589      ;
; 0.481 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.057      ; 0.622      ;
; 0.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.607      ;
; 0.486 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.594      ;
; 0.488 ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.055      ; 0.627      ;
; 0.498 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.606      ;
; 0.527 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.655      ;
; 0.530 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.655      ;
; 0.549 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.053      ; 0.686      ;
; 0.550 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.675      ;
; 0.551 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.055      ; 0.690      ;
; 0.553 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.678      ;
; 0.556 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.053      ; 0.693      ;
; 0.560 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.053      ; 0.697      ;
; 0.561 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.669      ;
; 0.562 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.057      ; 0.703      ;
; 0.564 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.672      ;
; 0.565 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.057      ; 0.706      ;
; 0.565 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.059      ; 0.708      ;
; 0.593 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.718      ;
; 0.596 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.721      ;
; 0.601 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.724      ;
; 0.611 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.734      ;
; 0.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.741      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.744      ;
; 0.627 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.752      ;
; 0.639 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.764      ;
; 0.645 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.768      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.199 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.273 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.400      ;
; 0.280 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.405      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.429      ;
; 0.309 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.435      ;
; 0.313 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.441      ;
; 0.317 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.443      ;
; 0.351 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.476      ;
; 0.352 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.477      ;
; 0.359 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.485      ;
; 0.372 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.498      ;
; 0.378 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.504      ;
; 0.378 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.504      ;
; 0.378 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.504      ;
; 0.398 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.524      ;
; 0.419 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.546      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.552      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.552      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.552      ;
; 0.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.554      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.564      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.566      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.581      ;
; 0.457 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.590      ;
; 0.467 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.596      ;
; 0.471 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.598      ;
; 0.474 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.601      ;
; 0.478 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.604      ;
; 0.479 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.606      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.209 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.350      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 16.438 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.378     ; 2.121      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.514 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.392     ; 1.031      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
; 17.613 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.394     ; 0.930      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.055     ; 0.792      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 1.760 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.053     ; 0.891      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.628 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.773      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
; 2.820 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.039     ; 1.965      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Clock                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -4.528   ; 0.003 ; 12.995   ; 1.663   ; -1.285              ;
;  CLOCK_50                       ; -1.289   ; 0.147 ; N/A      ; N/A     ; 9.202               ;
;  avconf:avc|LUT_INDEX[1]        ; -3.657   ; 0.003 ; N/A      ; N/A     ; 0.417               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -4.528   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  p1|altpll_component|pll|clk[2] ; 7.383    ; 0.199 ; 12.995   ; 1.663   ; 19.704              ;
; Design-wide TNS                 ; -230.784 ; 0.0   ; 0.0      ; 0.0     ; -75.815             ;
;  CLOCK_50                       ; -1.289   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]        ; -53.884  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -175.611 ; 0.000 ; N/A      ; N/A     ; -75.815             ;
;  p1|altpll_component|pll|clk[2] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; free_play_mode          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; learn_song_mode         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 50       ; 50       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 221      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 585      ; 4328     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 50       ; 50       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 221      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 585      ; 4328     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 686   ; 686  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 663   ; 663  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; avconf:avc|LUT_INDEX[1]                                  ; avconf:avc|LUT_INDEX[1]                                  ; Base      ; Constrained ;
; avconf:avc|mI2C_CTRL_CLK                                 ; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                           ; p1|altpll_component|pll|clk[2]                           ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; free_play_mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; learn_song_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; free_play_mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; learn_song_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File reallow.qip not found
    Info (125063): set_global_assignment -name QIP_FILE reallow.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 02 06:49:01 2019
Info: Command: quartus_sta DE2_Audio_Example -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 1 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.528            -175.611 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -3.657             -53.884 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.289              -1.289 CLOCK_50 
    Info (332119):     7.383               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.349               0.000 CLOCK_50 
    Info (332119):     0.403               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.442               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 12.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.995               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.442               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.441               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.556               0.000 CLOCK_50 
    Info (332119):    19.704               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.105            -159.721 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -3.426             -49.941 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.152              -1.152 CLOCK_50 
    Info (332119):     8.336               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.354               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     0.399               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 13.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.742               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.065               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.439               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.561               0.000 CLOCK_50 
    Info (332119):    19.705               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.668             -57.230 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.313             -18.294 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -0.497              -0.497 CLOCK_50 
    Info (332119):    13.586               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.003               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.147               0.000 CLOCK_50 
    Info (332119):     0.182               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.199               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 16.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.209               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.663               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -59.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.417               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    19.760               0.000 p1|altpll_component|pll|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 966 megabytes
    Info: Processing ended: Mon Dec 02 06:49:08 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


