{"vcs1":{"timestamp_begin":1739094598.817401277, "rt":0.23, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1739094599.127455893, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739094599.440547745, "rt":0.14, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739094598.588227843}
{"VCS_COMP_START_TIME": 1739094598.588227843}
{"VCS_COMP_END_TIME": 1739094599.656375658}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265324}}
{"vcselab": {"peak_mem": 150348}}
