GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\components.v'
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v'
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v'
Compiling module 'LOAD_DATA_SEQ'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":46)
Compiling module 'ROM(INIT_FILE="mem_plane_test.mem",READ_MODE="B",OUTPUT_WIDTH=49)'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v":1)
Extracting RAM for identifier 'mem'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v":9)
WARN  (EX3988) : Cannot open file 'mem_plane_test.mem'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v":15)
Compiling module 'LOAD_DATA'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":93)
NOTE  (EX0101) : Current top module is "LOAD_DATA_SEQ"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "ROM" instantiated to "MEM1" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":64)
[95%] Generate netlist file "C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\impl\gwsynthesis\Prototype1.vg" completed
[100%] Generate report file "C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\impl\gwsynthesis\Prototype1_syn.rpt.html" completed
GowinSynthesis finish
