#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 29 14:20:59 2019
# Process ID: 457064
# Current directory: /home/necryotiks/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/necryotiks/WSU-CPTE/EE324/vivado.log
# Journal file: /home/necryotiks/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/necryotiks/WSU-CPTE/EE324/Module_5/Module_5.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/necryotiks/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
open_run synth_2 -name synth_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/necryotiks/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:RESOLUTION_CONTROLLER:1.0 RESOLUTION_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RESOLUTION_CONTROLLER_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RESOLUTION_CONTROLLER_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins VGA_controller_0/i_HA_END] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HA_END]
connect_bd_net [get_bd_pins VGA_controller_0/i_VA_END] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VA_END]
connect_bd_net [get_bd_pins VGA_controller_0/i_HORIZONTAL_FRONT_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HORIZONTAL_FRONT_PORCH]
connect_bd_net [get_bd_pins VGA_controller_0/i_HORIZONTAL_SYNC_WIDTH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HORIZONTAL_SYNC_WIDTH]
connect_bd_net [get_bd_pins VGA_controller_0/i_VERTICAL_FRONT_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VERTICAL_FRONT_PORCH]
connect_bd_net [get_bd_pins VGA_controller_0/i_VERTICAL_SYNC_WIDTH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VERTICAL_SYNC_WIDTH]
connect_bd_net [get_bd_pins VGA_controller_0/i_END_OF_LINE] [get_bd_pins RESOLUTION_CONTROLLER_0/o_END_OF_LINE]
connect_bd_net [get_bd_pins VGA_controller_0/i_END_OF_SCREEN] [get_bd_pins RESOLUTION_CONTROLLER_0/o_END_OF_SCREEN]
regenerate_bd_layout
save_bd_design
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 5 [get_runs synth_2]
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY full [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 4 [get_runs synth_2]
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 0 [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.BUFG 40 [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE 7 [get_runs synth_2]
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[12]/CE}] 6.0
save_constraints
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[15]/CE}] 6.0
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[13]/CE}] 6.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[2]/CE}] 5.0
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[2]/CE}] 5.0
set_multicycle_path -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[2]/CE}] 5
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[1]/CE}] 5.0
set_max_delay -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT_reg[11]/CE}] 5.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
