-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/05/2019 15:07:39"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fluxo_dados IS
    PORT (
	clk : IN std_logic;
	instrucao : OUT std_logic_vector(31 DOWNTO 0);
	out_ula : OUT std_logic_vector(31 DOWNTO 0);
	out_entradaAula : OUT std_logic_vector(31 DOWNTO 0);
	out_entradaBula : OUT std_logic_vector(31 DOWNTO 0);
	out_ULAop : OUT std_logic_vector(2 DOWNTO 0);
	out_selecionaULA : OUT std_logic_vector(3 DOWNTO 0);
	out_pc : OUT std_logic_vector(31 DOWNTO 0);
	out_MEMWB_mem : OUT std_logic_vector(31 DOWNTO 0);
	out_MEMWB_ula : OUT std_logic_vector(31 DOWNTO 0);
	out_select_mem_ula : OUT std_logic;
	out_WB_escreve_rc : OUT std_logic;
	out_enderecoEscrita : OUT std_logic_vector(4 DOWNTO 0);
	out_sel_mux_beq : OUT std_logic;
	M_sel_beq_WF : OUT std_logic;
	EXMEM_Z_out_WF : OUT std_logic;
	out_sel_mux_jump : OUT std_logic
	);
END fluxo_dados;

ARCHITECTURE structure OF fluxo_dados IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_instrucao : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_ula : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_entradaAula : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_entradaBula : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_ULAop : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_out_selecionaULA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_pc : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_MEMWB_mem : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_MEMWB_ula : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_select_mem_ula : std_logic;
SIGNAL ww_out_WB_escreve_rc : std_logic;
SIGNAL ww_out_enderecoEscrita : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_out_sel_mux_beq : std_logic;
SIGNAL ww_M_sel_beq_WF : std_logic;
SIGNAL ww_EXMEM_Z_out_WF : std_logic;
SIGNAL ww_out_sel_mux_jump : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \instrucao[0]~output_o\ : std_logic;
SIGNAL \instrucao[1]~output_o\ : std_logic;
SIGNAL \instrucao[2]~output_o\ : std_logic;
SIGNAL \instrucao[3]~output_o\ : std_logic;
SIGNAL \instrucao[4]~output_o\ : std_logic;
SIGNAL \instrucao[5]~output_o\ : std_logic;
SIGNAL \instrucao[6]~output_o\ : std_logic;
SIGNAL \instrucao[7]~output_o\ : std_logic;
SIGNAL \instrucao[8]~output_o\ : std_logic;
SIGNAL \instrucao[9]~output_o\ : std_logic;
SIGNAL \instrucao[10]~output_o\ : std_logic;
SIGNAL \instrucao[11]~output_o\ : std_logic;
SIGNAL \instrucao[12]~output_o\ : std_logic;
SIGNAL \instrucao[13]~output_o\ : std_logic;
SIGNAL \instrucao[14]~output_o\ : std_logic;
SIGNAL \instrucao[15]~output_o\ : std_logic;
SIGNAL \instrucao[16]~output_o\ : std_logic;
SIGNAL \instrucao[17]~output_o\ : std_logic;
SIGNAL \instrucao[18]~output_o\ : std_logic;
SIGNAL \instrucao[19]~output_o\ : std_logic;
SIGNAL \instrucao[20]~output_o\ : std_logic;
SIGNAL \instrucao[21]~output_o\ : std_logic;
SIGNAL \instrucao[22]~output_o\ : std_logic;
SIGNAL \instrucao[23]~output_o\ : std_logic;
SIGNAL \instrucao[24]~output_o\ : std_logic;
SIGNAL \instrucao[25]~output_o\ : std_logic;
SIGNAL \instrucao[26]~output_o\ : std_logic;
SIGNAL \instrucao[27]~output_o\ : std_logic;
SIGNAL \instrucao[28]~output_o\ : std_logic;
SIGNAL \instrucao[29]~output_o\ : std_logic;
SIGNAL \instrucao[30]~output_o\ : std_logic;
SIGNAL \instrucao[31]~output_o\ : std_logic;
SIGNAL \out_ula[0]~output_o\ : std_logic;
SIGNAL \out_ula[1]~output_o\ : std_logic;
SIGNAL \out_ula[2]~output_o\ : std_logic;
SIGNAL \out_ula[3]~output_o\ : std_logic;
SIGNAL \out_ula[4]~output_o\ : std_logic;
SIGNAL \out_ula[5]~output_o\ : std_logic;
SIGNAL \out_ula[6]~output_o\ : std_logic;
SIGNAL \out_ula[7]~output_o\ : std_logic;
SIGNAL \out_ula[8]~output_o\ : std_logic;
SIGNAL \out_ula[9]~output_o\ : std_logic;
SIGNAL \out_ula[10]~output_o\ : std_logic;
SIGNAL \out_ula[11]~output_o\ : std_logic;
SIGNAL \out_ula[12]~output_o\ : std_logic;
SIGNAL \out_ula[13]~output_o\ : std_logic;
SIGNAL \out_ula[14]~output_o\ : std_logic;
SIGNAL \out_ula[15]~output_o\ : std_logic;
SIGNAL \out_ula[16]~output_o\ : std_logic;
SIGNAL \out_ula[17]~output_o\ : std_logic;
SIGNAL \out_ula[18]~output_o\ : std_logic;
SIGNAL \out_ula[19]~output_o\ : std_logic;
SIGNAL \out_ula[20]~output_o\ : std_logic;
SIGNAL \out_ula[21]~output_o\ : std_logic;
SIGNAL \out_ula[22]~output_o\ : std_logic;
SIGNAL \out_ula[23]~output_o\ : std_logic;
SIGNAL \out_ula[24]~output_o\ : std_logic;
SIGNAL \out_ula[25]~output_o\ : std_logic;
SIGNAL \out_ula[26]~output_o\ : std_logic;
SIGNAL \out_ula[27]~output_o\ : std_logic;
SIGNAL \out_ula[28]~output_o\ : std_logic;
SIGNAL \out_ula[29]~output_o\ : std_logic;
SIGNAL \out_ula[30]~output_o\ : std_logic;
SIGNAL \out_ula[31]~output_o\ : std_logic;
SIGNAL \out_entradaAula[0]~output_o\ : std_logic;
SIGNAL \out_entradaAula[1]~output_o\ : std_logic;
SIGNAL \out_entradaAula[2]~output_o\ : std_logic;
SIGNAL \out_entradaAula[3]~output_o\ : std_logic;
SIGNAL \out_entradaAula[4]~output_o\ : std_logic;
SIGNAL \out_entradaAula[5]~output_o\ : std_logic;
SIGNAL \out_entradaAula[6]~output_o\ : std_logic;
SIGNAL \out_entradaAula[7]~output_o\ : std_logic;
SIGNAL \out_entradaAula[8]~output_o\ : std_logic;
SIGNAL \out_entradaAula[9]~output_o\ : std_logic;
SIGNAL \out_entradaAula[10]~output_o\ : std_logic;
SIGNAL \out_entradaAula[11]~output_o\ : std_logic;
SIGNAL \out_entradaAula[12]~output_o\ : std_logic;
SIGNAL \out_entradaAula[13]~output_o\ : std_logic;
SIGNAL \out_entradaAula[14]~output_o\ : std_logic;
SIGNAL \out_entradaAula[15]~output_o\ : std_logic;
SIGNAL \out_entradaAula[16]~output_o\ : std_logic;
SIGNAL \out_entradaAula[17]~output_o\ : std_logic;
SIGNAL \out_entradaAula[18]~output_o\ : std_logic;
SIGNAL \out_entradaAula[19]~output_o\ : std_logic;
SIGNAL \out_entradaAula[20]~output_o\ : std_logic;
SIGNAL \out_entradaAula[21]~output_o\ : std_logic;
SIGNAL \out_entradaAula[22]~output_o\ : std_logic;
SIGNAL \out_entradaAula[23]~output_o\ : std_logic;
SIGNAL \out_entradaAula[24]~output_o\ : std_logic;
SIGNAL \out_entradaAula[25]~output_o\ : std_logic;
SIGNAL \out_entradaAula[26]~output_o\ : std_logic;
SIGNAL \out_entradaAula[27]~output_o\ : std_logic;
SIGNAL \out_entradaAula[28]~output_o\ : std_logic;
SIGNAL \out_entradaAula[29]~output_o\ : std_logic;
SIGNAL \out_entradaAula[30]~output_o\ : std_logic;
SIGNAL \out_entradaAula[31]~output_o\ : std_logic;
SIGNAL \out_entradaBula[0]~output_o\ : std_logic;
SIGNAL \out_entradaBula[1]~output_o\ : std_logic;
SIGNAL \out_entradaBula[2]~output_o\ : std_logic;
SIGNAL \out_entradaBula[3]~output_o\ : std_logic;
SIGNAL \out_entradaBula[4]~output_o\ : std_logic;
SIGNAL \out_entradaBula[5]~output_o\ : std_logic;
SIGNAL \out_entradaBula[6]~output_o\ : std_logic;
SIGNAL \out_entradaBula[7]~output_o\ : std_logic;
SIGNAL \out_entradaBula[8]~output_o\ : std_logic;
SIGNAL \out_entradaBula[9]~output_o\ : std_logic;
SIGNAL \out_entradaBula[10]~output_o\ : std_logic;
SIGNAL \out_entradaBula[11]~output_o\ : std_logic;
SIGNAL \out_entradaBula[12]~output_o\ : std_logic;
SIGNAL \out_entradaBula[13]~output_o\ : std_logic;
SIGNAL \out_entradaBula[14]~output_o\ : std_logic;
SIGNAL \out_entradaBula[15]~output_o\ : std_logic;
SIGNAL \out_entradaBula[16]~output_o\ : std_logic;
SIGNAL \out_entradaBula[17]~output_o\ : std_logic;
SIGNAL \out_entradaBula[18]~output_o\ : std_logic;
SIGNAL \out_entradaBula[19]~output_o\ : std_logic;
SIGNAL \out_entradaBula[20]~output_o\ : std_logic;
SIGNAL \out_entradaBula[21]~output_o\ : std_logic;
SIGNAL \out_entradaBula[22]~output_o\ : std_logic;
SIGNAL \out_entradaBula[23]~output_o\ : std_logic;
SIGNAL \out_entradaBula[24]~output_o\ : std_logic;
SIGNAL \out_entradaBula[25]~output_o\ : std_logic;
SIGNAL \out_entradaBula[26]~output_o\ : std_logic;
SIGNAL \out_entradaBula[27]~output_o\ : std_logic;
SIGNAL \out_entradaBula[28]~output_o\ : std_logic;
SIGNAL \out_entradaBula[29]~output_o\ : std_logic;
SIGNAL \out_entradaBula[30]~output_o\ : std_logic;
SIGNAL \out_entradaBula[31]~output_o\ : std_logic;
SIGNAL \out_ULAop[0]~output_o\ : std_logic;
SIGNAL \out_ULAop[1]~output_o\ : std_logic;
SIGNAL \out_ULAop[2]~output_o\ : std_logic;
SIGNAL \out_selecionaULA[0]~output_o\ : std_logic;
SIGNAL \out_selecionaULA[1]~output_o\ : std_logic;
SIGNAL \out_selecionaULA[2]~output_o\ : std_logic;
SIGNAL \out_selecionaULA[3]~output_o\ : std_logic;
SIGNAL \out_pc[0]~output_o\ : std_logic;
SIGNAL \out_pc[1]~output_o\ : std_logic;
SIGNAL \out_pc[2]~output_o\ : std_logic;
SIGNAL \out_pc[3]~output_o\ : std_logic;
SIGNAL \out_pc[4]~output_o\ : std_logic;
SIGNAL \out_pc[5]~output_o\ : std_logic;
SIGNAL \out_pc[6]~output_o\ : std_logic;
SIGNAL \out_pc[7]~output_o\ : std_logic;
SIGNAL \out_pc[8]~output_o\ : std_logic;
SIGNAL \out_pc[9]~output_o\ : std_logic;
SIGNAL \out_pc[10]~output_o\ : std_logic;
SIGNAL \out_pc[11]~output_o\ : std_logic;
SIGNAL \out_pc[12]~output_o\ : std_logic;
SIGNAL \out_pc[13]~output_o\ : std_logic;
SIGNAL \out_pc[14]~output_o\ : std_logic;
SIGNAL \out_pc[15]~output_o\ : std_logic;
SIGNAL \out_pc[16]~output_o\ : std_logic;
SIGNAL \out_pc[17]~output_o\ : std_logic;
SIGNAL \out_pc[18]~output_o\ : std_logic;
SIGNAL \out_pc[19]~output_o\ : std_logic;
SIGNAL \out_pc[20]~output_o\ : std_logic;
SIGNAL \out_pc[21]~output_o\ : std_logic;
SIGNAL \out_pc[22]~output_o\ : std_logic;
SIGNAL \out_pc[23]~output_o\ : std_logic;
SIGNAL \out_pc[24]~output_o\ : std_logic;
SIGNAL \out_pc[25]~output_o\ : std_logic;
SIGNAL \out_pc[26]~output_o\ : std_logic;
SIGNAL \out_pc[27]~output_o\ : std_logic;
SIGNAL \out_pc[28]~output_o\ : std_logic;
SIGNAL \out_pc[29]~output_o\ : std_logic;
SIGNAL \out_pc[30]~output_o\ : std_logic;
SIGNAL \out_pc[31]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[0]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[1]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[2]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[3]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[4]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[5]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[6]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[7]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[8]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[9]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[10]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[11]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[12]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[13]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[14]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[15]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[16]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[17]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[18]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[19]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[20]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[21]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[22]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[23]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[24]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[25]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[26]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[27]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[28]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[29]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[30]~output_o\ : std_logic;
SIGNAL \out_MEMWB_mem[31]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[0]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[1]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[2]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[3]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[4]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[5]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[6]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[7]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[8]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[9]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[10]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[11]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[12]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[13]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[14]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[15]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[16]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[17]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[18]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[19]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[20]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[21]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[22]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[23]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[24]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[25]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[26]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[27]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[28]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[29]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[30]~output_o\ : std_logic;
SIGNAL \out_MEMWB_ula[31]~output_o\ : std_logic;
SIGNAL \out_select_mem_ula~output_o\ : std_logic;
SIGNAL \out_WB_escreve_rc~output_o\ : std_logic;
SIGNAL \out_enderecoEscrita[0]~output_o\ : std_logic;
SIGNAL \out_enderecoEscrita[1]~output_o\ : std_logic;
SIGNAL \out_enderecoEscrita[2]~output_o\ : std_logic;
SIGNAL \out_enderecoEscrita[3]~output_o\ : std_logic;
SIGNAL \out_enderecoEscrita[4]~output_o\ : std_logic;
SIGNAL \out_sel_mux_beq~output_o\ : std_logic;
SIGNAL \M_sel_beq_WF~output_o\ : std_logic;
SIGNAL \EXMEM_Z_out_WF~output_o\ : std_logic;
SIGNAL \out_sel_mux_jump~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \Somador|saida[2]~0_combout\ : std_logic;
SIGNAL \EXMEM|data_s[72]~30_combout\ : std_logic;
SIGNAL \Somador|saida[2]~1\ : std_logic;
SIGNAL \Somador|saida[3]~2_combout\ : std_logic;
SIGNAL \Somador|saida[3]~3\ : std_logic;
SIGNAL \Somador|saida[4]~4_combout\ : std_logic;
SIGNAL \Somador|saida[4]~5\ : std_logic;
SIGNAL \Somador|saida[5]~6_combout\ : std_logic;
SIGNAL \Somador|saida[5]~7\ : std_logic;
SIGNAL \Somador|saida[6]~8_combout\ : std_logic;
SIGNAL \Somador|saida[6]~9\ : std_logic;
SIGNAL \Somador|saida[7]~10_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \EXMEM|data_s[72]~31\ : std_logic;
SIGNAL \EXMEM|data_s[73]~33\ : std_logic;
SIGNAL \EXMEM|data_s[74]~35\ : std_logic;
SIGNAL \EXMEM|data_s[75]~37\ : std_logic;
SIGNAL \EXMEM|data_s[76]~39\ : std_logic;
SIGNAL \EXMEM|data_s[77]~40_combout\ : std_logic;
SIGNAL \PC|data_s[7]~5_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~3_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~6_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \EXMEM|data_s[76]~38_combout\ : std_logic;
SIGNAL \PC|data_s[6]~4_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \EXMEM|data_s[75]~36_combout\ : std_logic;
SIGNAL \PC|data_s[5]~3_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \EXMEM|data_s[74]~34_combout\ : std_logic;
SIGNAL \PC|data_s[4]~2_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \EXMEM|data_s[73]~32_combout\ : std_logic;
SIGNAL \PC|data_s[3]~1_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \UC|Equal1~0_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~2_combout\ : std_logic;
SIGNAL \UC|Equal2~0_combout\ : std_logic;
SIGNAL \UC|Equal2~1_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \UC|Equal3~0_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[7]~25_combout\ : std_logic;
SIGNAL \UC|Equal4~0_combout\ : std_logic;
SIGNAL \IDEX|data_s[143]~0_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \mux_Rd_Rt|saida[4]~4_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \mux_Rd_Rt|saida[0]~0_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \mux_Rd_Rt|saida[1]~1_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \mux_Rd_Rt|saida[2]~2_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \mux_Rd_Rt|saida[3]~3_combout\ : std_logic;
SIGNAL \BR|bancoReg~2352_combout\ : std_logic;
SIGNAL \BR|bancoReg~2353_combout\ : std_logic;
SIGNAL \BR|bancoReg~717_q\ : std_logic;
SIGNAL \BR|bancoReg~2350_combout\ : std_logic;
SIGNAL \BR|bancoReg~2351_combout\ : std_logic;
SIGNAL \BR|bancoReg~845_q\ : std_logic;
SIGNAL \BR|bancoReg~2354_combout\ : std_logic;
SIGNAL \BR|bancoReg~2355_combout\ : std_logic;
SIGNAL \BR|bancoReg~589_q\ : std_logic;
SIGNAL \BR|bancoReg~2062_combout\ : std_logic;
SIGNAL \BR|bancoReg~2356_combout\ : std_logic;
SIGNAL \BR|bancoReg~2357_combout\ : std_logic;
SIGNAL \BR|bancoReg~973_q\ : std_logic;
SIGNAL \BR|bancoReg~2063_combout\ : std_logic;
SIGNAL \BR|bancoReg~2344_combout\ : std_logic;
SIGNAL \BR|bancoReg~2345_combout\ : std_logic;
SIGNAL \BR|bancoReg~877_q\ : std_logic;
SIGNAL \BR|bancoReg~2342_combout\ : std_logic;
SIGNAL \BR|bancoReg~2343_combout\ : std_logic;
SIGNAL \BR|bancoReg~749_q\ : std_logic;
SIGNAL \BR|bancoReg~2346_combout\ : std_logic;
SIGNAL \BR|bancoReg~2347_combout\ : std_logic;
SIGNAL \BR|bancoReg~621_q\ : std_logic;
SIGNAL \BR|bancoReg~2064_combout\ : std_logic;
SIGNAL \BR|bancoReg~2348_combout\ : std_logic;
SIGNAL \BR|bancoReg~2349_combout\ : std_logic;
SIGNAL \BR|bancoReg~1005_q\ : std_logic;
SIGNAL \BR|bancoReg~2065_combout\ : std_logic;
SIGNAL \BR|bancoReg~2360_combout\ : std_logic;
SIGNAL \BR|bancoReg~2361_combout\ : std_logic;
SIGNAL \BR|bancoReg~813_q\ : std_logic;
SIGNAL \BR|bancoReg~2358_combout\ : std_logic;
SIGNAL \BR|bancoReg~2359_combout\ : std_logic;
SIGNAL \BR|bancoReg~685_q\ : std_logic;
SIGNAL \BR|bancoReg~2362_combout\ : std_logic;
SIGNAL \BR|bancoReg~2363_combout\ : std_logic;
SIGNAL \BR|bancoReg~557_q\ : std_logic;
SIGNAL \BR|bancoReg~2066_combout\ : std_logic;
SIGNAL \BR|bancoReg~2364_combout\ : std_logic;
SIGNAL \BR|bancoReg~2365_combout\ : std_logic;
SIGNAL \BR|bancoReg~941_q\ : std_logic;
SIGNAL \BR|bancoReg~2067_combout\ : std_logic;
SIGNAL \BR|bancoReg~2068_combout\ : std_logic;
SIGNAL \BR|bancoReg~2368_combout\ : std_logic;
SIGNAL \BR|bancoReg~2369_combout\ : std_logic;
SIGNAL \BR|bancoReg~781_q\ : std_logic;
SIGNAL \BR|bancoReg~2366_combout\ : std_logic;
SIGNAL \BR|bancoReg~2367_combout\ : std_logic;
SIGNAL \BR|bancoReg~909_q\ : std_logic;
SIGNAL \BR|bancoReg~2370_combout\ : std_logic;
SIGNAL \BR|bancoReg~2371_combout\ : std_logic;
SIGNAL \BR|bancoReg~653_q\ : std_logic;
SIGNAL \BR|bancoReg~2069_combout\ : std_logic;
SIGNAL \BR|bancoReg~2372_combout\ : std_logic;
SIGNAL \BR|bancoReg~2373_combout\ : std_logic;
SIGNAL \BR|bancoReg~1037_q\ : std_logic;
SIGNAL \BR|bancoReg~2070_combout\ : std_logic;
SIGNAL \BR|bancoReg~2071_combout\ : std_logic;
SIGNAL \BR|bancoReg~2379_combout\ : std_logic;
SIGNAL \BR|bancoReg~237_q\ : std_logic;
SIGNAL \BR|bancoReg~2378_combout\ : std_logic;
SIGNAL \BR|bancoReg~205_q\ : std_logic;
SIGNAL \BR|bancoReg~2380_combout\ : std_logic;
SIGNAL \BR|bancoReg~173_q\ : std_logic;
SIGNAL \BR|bancoReg~2072_combout\ : std_logic;
SIGNAL \BR|bancoReg~2381_combout\ : std_logic;
SIGNAL \BR|bancoReg~269_q\ : std_logic;
SIGNAL \BR|bancoReg~2073_combout\ : std_logic;
SIGNAL \BR|bancoReg~2375_combout\ : std_logic;
SIGNAL \BR|bancoReg~333_q\ : std_logic;
SIGNAL \BR|bancoReg~2374_combout\ : std_logic;
SIGNAL \BR|bancoReg~365_q\ : std_logic;
SIGNAL \BR|bancoReg~2376_combout\ : std_logic;
SIGNAL \BR|bancoReg~301_q\ : std_logic;
SIGNAL \BR|bancoReg~2074_combout\ : std_logic;
SIGNAL \BR|bancoReg~2377_combout\ : std_logic;
SIGNAL \BR|bancoReg~397_q\ : std_logic;
SIGNAL \BR|bancoReg~2075_combout\ : std_logic;
SIGNAL \BR|bancoReg~2383_combout\ : std_logic;
SIGNAL \BR|bancoReg~77_q\ : std_logic;
SIGNAL \BR|bancoReg~2382_combout\ : std_logic;
SIGNAL \BR|bancoReg~109_q\ : std_logic;
SIGNAL \BR|bancoReg~2384_combout\ : std_logic;
SIGNAL \BR|bancoReg~45_q\ : std_logic;
SIGNAL \BR|bancoReg~2076_combout\ : std_logic;
SIGNAL \BR|bancoReg~2385_combout\ : std_logic;
SIGNAL \BR|bancoReg~141_q\ : std_logic;
SIGNAL \BR|bancoReg~2077_combout\ : std_logic;
SIGNAL \BR|bancoReg~2078_combout\ : std_logic;
SIGNAL \BR|bancoReg~2387_combout\ : std_logic;
SIGNAL \BR|bancoReg~493_q\ : std_logic;
SIGNAL \BR|bancoReg~2386_combout\ : std_logic;
SIGNAL \BR|bancoReg~461_q\ : std_logic;
SIGNAL \BR|bancoReg~2388_combout\ : std_logic;
SIGNAL \BR|bancoReg~429_q\ : std_logic;
SIGNAL \BR|bancoReg~2079_combout\ : std_logic;
SIGNAL \BR|bancoReg~2389_combout\ : std_logic;
SIGNAL \BR|bancoReg~525_q\ : std_logic;
SIGNAL \BR|bancoReg~2080_combout\ : std_logic;
SIGNAL \BR|bancoReg~2081_combout\ : std_logic;
SIGNAL \BR|Equal1~0_combout\ : std_logic;
SIGNAL \BR|saidaB[7]~25_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[7]~25_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~2082_combout\ : std_logic;
SIGNAL \BR|bancoReg~2083_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~2084_combout\ : std_logic;
SIGNAL \BR|bancoReg~2085_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~2086_combout\ : std_logic;
SIGNAL \BR|bancoReg~2087_combout\ : std_logic;
SIGNAL \BR|bancoReg~2088_combout\ : std_logic;
SIGNAL \BR|bancoReg~2089_combout\ : std_logic;
SIGNAL \BR|bancoReg~2090_combout\ : std_logic;
SIGNAL \BR|bancoReg~2091_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~2092_combout\ : std_logic;
SIGNAL \BR|bancoReg~2093_combout\ : std_logic;
SIGNAL \BR|bancoReg~2094_combout\ : std_logic;
SIGNAL \BR|bancoReg~2095_combout\ : std_logic;
SIGNAL \BR|bancoReg~2096_combout\ : std_logic;
SIGNAL \BR|bancoReg~2097_combout\ : std_logic;
SIGNAL \BR|bancoReg~2098_combout\ : std_logic;
SIGNAL \BR|bancoReg~2099_combout\ : std_logic;
SIGNAL \BR|bancoReg~2100_combout\ : std_logic;
SIGNAL \BR|bancoReg~2101_combout\ : std_logic;
SIGNAL \BR|Equal0~0_combout\ : std_logic;
SIGNAL \BR|saidaA[7]~25_combout\ : std_logic;
SIGNAL \BR|bancoReg~876_q\ : std_logic;
SIGNAL \BR|bancoReg~620_q\ : std_logic;
SIGNAL \BR|bancoReg~2122_combout\ : std_logic;
SIGNAL \BR|bancoReg~1004_q\ : std_logic;
SIGNAL \BR|bancoReg~2123_combout\ : std_logic;
SIGNAL \BR|bancoReg~844_q\ : std_logic;
SIGNAL \BR|bancoReg~716_q\ : std_logic;
SIGNAL \BR|bancoReg~588_q\ : std_logic;
SIGNAL \BR|bancoReg~2124_combout\ : std_logic;
SIGNAL \BR|bancoReg~972_q\ : std_logic;
SIGNAL \BR|bancoReg~2125_combout\ : std_logic;
SIGNAL \BR|bancoReg~684_q\ : std_logic;
SIGNAL \BR|bancoReg~812_q\ : std_logic;
SIGNAL \BR|bancoReg~556_q\ : std_logic;
SIGNAL \BR|bancoReg~2126_combout\ : std_logic;
SIGNAL \BR|bancoReg~940_q\ : std_logic;
SIGNAL \BR|bancoReg~2127_combout\ : std_logic;
SIGNAL \BR|bancoReg~2128_combout\ : std_logic;
SIGNAL \BR|bancoReg~908_q\ : std_logic;
SIGNAL \BR|bancoReg~780_q\ : std_logic;
SIGNAL \BR|bancoReg~652_q\ : std_logic;
SIGNAL \BR|bancoReg~2129_combout\ : std_logic;
SIGNAL \BR|bancoReg~1036_q\ : std_logic;
SIGNAL \BR|bancoReg~2130_combout\ : std_logic;
SIGNAL \BR|bancoReg~2131_combout\ : std_logic;
SIGNAL \BR|bancoReg~364_q\ : std_logic;
SIGNAL \BR|bancoReg~332_q\ : std_logic;
SIGNAL \BR|bancoReg~300_q\ : std_logic;
SIGNAL \BR|bancoReg~2132_combout\ : std_logic;
SIGNAL \BR|bancoReg~396_q\ : std_logic;
SIGNAL \BR|bancoReg~2133_combout\ : std_logic;
SIGNAL \BR|bancoReg~204_q\ : std_logic;
SIGNAL \BR|bancoReg~236_q\ : std_logic;
SIGNAL \BR|bancoReg~172_q\ : std_logic;
SIGNAL \BR|bancoReg~2134_combout\ : std_logic;
SIGNAL \BR|bancoReg~268_q\ : std_logic;
SIGNAL \BR|bancoReg~2135_combout\ : std_logic;
SIGNAL \BR|bancoReg~108_q\ : std_logic;
SIGNAL \BR|bancoReg~76_q\ : std_logic;
SIGNAL \BR|bancoReg~44_q\ : std_logic;
SIGNAL \BR|bancoReg~2136_combout\ : std_logic;
SIGNAL \BR|bancoReg~140_q\ : std_logic;
SIGNAL \BR|bancoReg~2137_combout\ : std_logic;
SIGNAL \BR|bancoReg~2138_combout\ : std_logic;
SIGNAL \BR|bancoReg~460_q\ : std_logic;
SIGNAL \BR|bancoReg~492_q\ : std_logic;
SIGNAL \BR|bancoReg~428_q\ : std_logic;
SIGNAL \BR|bancoReg~2139_combout\ : std_logic;
SIGNAL \BR|bancoReg~524_q\ : std_logic;
SIGNAL \BR|bancoReg~2140_combout\ : std_logic;
SIGNAL \BR|bancoReg~2141_combout\ : std_logic;
SIGNAL \BR|saidaA[6]~26_combout\ : std_logic;
SIGNAL \BR|bancoReg~843_q\ : std_logic;
SIGNAL \BR|bancoReg~587_q\ : std_logic;
SIGNAL \BR|bancoReg~2162_combout\ : std_logic;
SIGNAL \BR|bancoReg~971_q\ : std_logic;
SIGNAL \BR|bancoReg~2163_combout\ : std_logic;
SIGNAL \BR|bancoReg~875_q\ : std_logic;
SIGNAL \BR|bancoReg~747_q\ : std_logic;
SIGNAL \BR|bancoReg~619_q\ : std_logic;
SIGNAL \BR|bancoReg~2164_combout\ : std_logic;
SIGNAL \BR|bancoReg~1003_q\ : std_logic;
SIGNAL \BR|bancoReg~2165_combout\ : std_logic;
SIGNAL \BR|bancoReg~811_q\ : std_logic;
SIGNAL \BR|bancoReg~683_q\ : std_logic;
SIGNAL \BR|bancoReg~555_q\ : std_logic;
SIGNAL \BR|bancoReg~2166_combout\ : std_logic;
SIGNAL \BR|bancoReg~939_q\ : std_logic;
SIGNAL \BR|bancoReg~2167_combout\ : std_logic;
SIGNAL \BR|bancoReg~2168_combout\ : std_logic;
SIGNAL \BR|bancoReg~779_q\ : std_logic;
SIGNAL \BR|bancoReg~907_q\ : std_logic;
SIGNAL \BR|bancoReg~651_q\ : std_logic;
SIGNAL \BR|bancoReg~2169_combout\ : std_logic;
SIGNAL \BR|bancoReg~1035_q\ : std_logic;
SIGNAL \BR|bancoReg~2170_combout\ : std_logic;
SIGNAL \BR|bancoReg~2171_combout\ : std_logic;
SIGNAL \BR|bancoReg~235_q\ : std_logic;
SIGNAL \BR|bancoReg~203_q\ : std_logic;
SIGNAL \BR|bancoReg~171_q\ : std_logic;
SIGNAL \BR|bancoReg~2172_combout\ : std_logic;
SIGNAL \BR|bancoReg~267_q\ : std_logic;
SIGNAL \BR|bancoReg~2173_combout\ : std_logic;
SIGNAL \BR|bancoReg~331_q\ : std_logic;
SIGNAL \BR|bancoReg~363_q\ : std_logic;
SIGNAL \BR|bancoReg~299_q\ : std_logic;
SIGNAL \BR|bancoReg~2174_combout\ : std_logic;
SIGNAL \BR|bancoReg~395_q\ : std_logic;
SIGNAL \BR|bancoReg~2175_combout\ : std_logic;
SIGNAL \BR|bancoReg~75_q\ : std_logic;
SIGNAL \BR|bancoReg~107_q\ : std_logic;
SIGNAL \BR|bancoReg~43_q\ : std_logic;
SIGNAL \BR|bancoReg~2176_combout\ : std_logic;
SIGNAL \BR|bancoReg~139_q\ : std_logic;
SIGNAL \BR|bancoReg~2177_combout\ : std_logic;
SIGNAL \BR|bancoReg~2178_combout\ : std_logic;
SIGNAL \BR|bancoReg~491_q\ : std_logic;
SIGNAL \BR|bancoReg~459_q\ : std_logic;
SIGNAL \BR|bancoReg~427_q\ : std_logic;
SIGNAL \BR|bancoReg~2179_combout\ : std_logic;
SIGNAL \BR|bancoReg~523_q\ : std_logic;
SIGNAL \BR|bancoReg~2180_combout\ : std_logic;
SIGNAL \BR|bancoReg~2181_combout\ : std_logic;
SIGNAL \BR|saidaA[5]~27_combout\ : std_logic;
SIGNAL \BR|bancoReg~874_q\ : std_logic;
SIGNAL \BR|bancoReg~618_q\ : std_logic;
SIGNAL \BR|bancoReg~2202_combout\ : std_logic;
SIGNAL \BR|bancoReg~1002_q\ : std_logic;
SIGNAL \BR|bancoReg~2203_combout\ : std_logic;
SIGNAL \BR|bancoReg~842_q\ : std_logic;
SIGNAL \BR|bancoReg~714_q\ : std_logic;
SIGNAL \BR|bancoReg~586_q\ : std_logic;
SIGNAL \BR|bancoReg~2204_combout\ : std_logic;
SIGNAL \BR|bancoReg~970_q\ : std_logic;
SIGNAL \BR|bancoReg~2205_combout\ : std_logic;
SIGNAL \BR|bancoReg~682_q\ : std_logic;
SIGNAL \BR|bancoReg~810_q\ : std_logic;
SIGNAL \BR|bancoReg~554_q\ : std_logic;
SIGNAL \BR|bancoReg~2206_combout\ : std_logic;
SIGNAL \BR|bancoReg~938_q\ : std_logic;
SIGNAL \BR|bancoReg~2207_combout\ : std_logic;
SIGNAL \BR|bancoReg~2208_combout\ : std_logic;
SIGNAL \BR|bancoReg~906_q\ : std_logic;
SIGNAL \BR|bancoReg~778_q\ : std_logic;
SIGNAL \BR|bancoReg~650_q\ : std_logic;
SIGNAL \BR|bancoReg~2209_combout\ : std_logic;
SIGNAL \BR|bancoReg~1034_q\ : std_logic;
SIGNAL \BR|bancoReg~2210_combout\ : std_logic;
SIGNAL \BR|bancoReg~2211_combout\ : std_logic;
SIGNAL \BR|bancoReg~362_q\ : std_logic;
SIGNAL \BR|bancoReg~330_q\ : std_logic;
SIGNAL \BR|bancoReg~298_q\ : std_logic;
SIGNAL \BR|bancoReg~2212_combout\ : std_logic;
SIGNAL \BR|bancoReg~394_q\ : std_logic;
SIGNAL \BR|bancoReg~2213_combout\ : std_logic;
SIGNAL \BR|bancoReg~202_q\ : std_logic;
SIGNAL \BR|bancoReg~234_q\ : std_logic;
SIGNAL \BR|bancoReg~170_q\ : std_logic;
SIGNAL \BR|bancoReg~2214_combout\ : std_logic;
SIGNAL \BR|bancoReg~266_q\ : std_logic;
SIGNAL \BR|bancoReg~2215_combout\ : std_logic;
SIGNAL \BR|bancoReg~106_q\ : std_logic;
SIGNAL \BR|bancoReg~74_q\ : std_logic;
SIGNAL \BR|bancoReg~42_q\ : std_logic;
SIGNAL \BR|bancoReg~2216_combout\ : std_logic;
SIGNAL \BR|bancoReg~138_q\ : std_logic;
SIGNAL \BR|bancoReg~2217_combout\ : std_logic;
SIGNAL \BR|bancoReg~2218_combout\ : std_logic;
SIGNAL \BR|bancoReg~458_q\ : std_logic;
SIGNAL \BR|bancoReg~490_q\ : std_logic;
SIGNAL \BR|bancoReg~426_q\ : std_logic;
SIGNAL \BR|bancoReg~2219_combout\ : std_logic;
SIGNAL \BR|bancoReg~522_q\ : std_logic;
SIGNAL \BR|bancoReg~2220_combout\ : std_logic;
SIGNAL \BR|bancoReg~2221_combout\ : std_logic;
SIGNAL \BR|saidaA[4]~28_combout\ : std_logic;
SIGNAL \BR|bancoReg~841_q\ : std_logic;
SIGNAL \BR|bancoReg~585_q\ : std_logic;
SIGNAL \BR|bancoReg~2242_combout\ : std_logic;
SIGNAL \BR|bancoReg~969_q\ : std_logic;
SIGNAL \BR|bancoReg~2243_combout\ : std_logic;
SIGNAL \BR|bancoReg~873_q\ : std_logic;
SIGNAL \BR|bancoReg~745_q\ : std_logic;
SIGNAL \BR|bancoReg~617_q\ : std_logic;
SIGNAL \BR|bancoReg~2244_combout\ : std_logic;
SIGNAL \BR|bancoReg~1001_q\ : std_logic;
SIGNAL \BR|bancoReg~2245_combout\ : std_logic;
SIGNAL \BR|bancoReg~809_q\ : std_logic;
SIGNAL \BR|bancoReg~681_q\ : std_logic;
SIGNAL \BR|bancoReg~553_q\ : std_logic;
SIGNAL \BR|bancoReg~2246_combout\ : std_logic;
SIGNAL \BR|bancoReg~937_q\ : std_logic;
SIGNAL \BR|bancoReg~2247_combout\ : std_logic;
SIGNAL \BR|bancoReg~2248_combout\ : std_logic;
SIGNAL \BR|bancoReg~777_q\ : std_logic;
SIGNAL \BR|bancoReg~905_q\ : std_logic;
SIGNAL \BR|bancoReg~649_q\ : std_logic;
SIGNAL \BR|bancoReg~2249_combout\ : std_logic;
SIGNAL \BR|bancoReg~1033_q\ : std_logic;
SIGNAL \BR|bancoReg~2250_combout\ : std_logic;
SIGNAL \BR|bancoReg~2251_combout\ : std_logic;
SIGNAL \BR|bancoReg~233_q\ : std_logic;
SIGNAL \BR|bancoReg~201_q\ : std_logic;
SIGNAL \BR|bancoReg~169_q\ : std_logic;
SIGNAL \BR|bancoReg~2252_combout\ : std_logic;
SIGNAL \BR|bancoReg~2393_combout\ : std_logic;
SIGNAL \BR|bancoReg~265_q\ : std_logic;
SIGNAL \BR|bancoReg~2253_combout\ : std_logic;
SIGNAL \BR|bancoReg~2394_combout\ : std_logic;
SIGNAL \BR|bancoReg~329_q\ : std_logic;
SIGNAL \BR|bancoReg~2395_combout\ : std_logic;
SIGNAL \BR|bancoReg~361_q\ : std_logic;
SIGNAL \BR|bancoReg~2396_combout\ : std_logic;
SIGNAL \BR|bancoReg~297_q\ : std_logic;
SIGNAL \BR|bancoReg~2254_combout\ : std_logic;
SIGNAL \BR|bancoReg~2397_combout\ : std_logic;
SIGNAL \BR|bancoReg~393_q\ : std_logic;
SIGNAL \BR|bancoReg~2255_combout\ : std_logic;
SIGNAL \BR|bancoReg~73_q\ : std_logic;
SIGNAL \BR|bancoReg~105_q\ : std_logic;
SIGNAL \BR|bancoReg~41_q\ : std_logic;
SIGNAL \BR|bancoReg~2256_combout\ : std_logic;
SIGNAL \BR|bancoReg~137_q\ : std_logic;
SIGNAL \BR|bancoReg~2257_combout\ : std_logic;
SIGNAL \BR|bancoReg~2258_combout\ : std_logic;
SIGNAL \BR|bancoReg~489_q\ : std_logic;
SIGNAL \BR|bancoReg~2398_combout\ : std_logic;
SIGNAL \BR|bancoReg~457_q\ : std_logic;
SIGNAL \BR|bancoReg~2399_combout\ : std_logic;
SIGNAL \BR|bancoReg~425_q\ : std_logic;
SIGNAL \BR|bancoReg~2259_combout\ : std_logic;
SIGNAL \BR|bancoReg~521_q\ : std_logic;
SIGNAL \BR|bancoReg~2260_combout\ : std_logic;
SIGNAL \BR|bancoReg~2261_combout\ : std_logic;
SIGNAL \BR|saidaA[3]~29_combout\ : std_logic;
SIGNAL \BR|bancoReg~872_q\ : std_logic;
SIGNAL \BR|bancoReg~616_q\ : std_logic;
SIGNAL \BR|bancoReg~2282_combout\ : std_logic;
SIGNAL \BR|bancoReg~1000_q\ : std_logic;
SIGNAL \BR|bancoReg~2283_combout\ : std_logic;
SIGNAL \BR|bancoReg~840_q\ : std_logic;
SIGNAL \BR|bancoReg~712_q\ : std_logic;
SIGNAL \BR|bancoReg~584_q\ : std_logic;
SIGNAL \BR|bancoReg~2284_combout\ : std_logic;
SIGNAL \BR|bancoReg~968_q\ : std_logic;
SIGNAL \BR|bancoReg~2285_combout\ : std_logic;
SIGNAL \BR|bancoReg~680_q\ : std_logic;
SIGNAL \BR|bancoReg~808_q\ : std_logic;
SIGNAL \BR|bancoReg~552_q\ : std_logic;
SIGNAL \BR|bancoReg~2286_combout\ : std_logic;
SIGNAL \BR|bancoReg~936_q\ : std_logic;
SIGNAL \BR|bancoReg~2287_combout\ : std_logic;
SIGNAL \BR|bancoReg~2288_combout\ : std_logic;
SIGNAL \BR|bancoReg~904_q\ : std_logic;
SIGNAL \BR|bancoReg~776_q\ : std_logic;
SIGNAL \BR|bancoReg~648_q\ : std_logic;
SIGNAL \BR|bancoReg~2289_combout\ : std_logic;
SIGNAL \BR|bancoReg~1032_q\ : std_logic;
SIGNAL \BR|bancoReg~2290_combout\ : std_logic;
SIGNAL \BR|bancoReg~2291_combout\ : std_logic;
SIGNAL \BR|bancoReg~360_q\ : std_logic;
SIGNAL \BR|bancoReg~328_q\ : std_logic;
SIGNAL \BR|bancoReg~296_q\ : std_logic;
SIGNAL \BR|bancoReg~2292_combout\ : std_logic;
SIGNAL \BR|bancoReg~2400_combout\ : std_logic;
SIGNAL \BR|bancoReg~392_q\ : std_logic;
SIGNAL \BR|bancoReg~2293_combout\ : std_logic;
SIGNAL \BR|bancoReg~200_q\ : std_logic;
SIGNAL \BR|bancoReg~2401_combout\ : std_logic;
SIGNAL \BR|bancoReg~232_q\ : std_logic;
SIGNAL \BR|bancoReg~168_q\ : std_logic;
SIGNAL \BR|bancoReg~2294_combout\ : std_logic;
SIGNAL \BR|bancoReg~264_q\ : std_logic;
SIGNAL \BR|bancoReg~2295_combout\ : std_logic;
SIGNAL \BR|bancoReg~104_q\ : std_logic;
SIGNAL \BR|bancoReg~72_q\ : std_logic;
SIGNAL \BR|bancoReg~40_q\ : std_logic;
SIGNAL \BR|bancoReg~2296_combout\ : std_logic;
SIGNAL \BR|bancoReg~136_q\ : std_logic;
SIGNAL \BR|bancoReg~2297_combout\ : std_logic;
SIGNAL \BR|bancoReg~2298_combout\ : std_logic;
SIGNAL \BR|bancoReg~2402_combout\ : std_logic;
SIGNAL \BR|bancoReg~456_q\ : std_logic;
SIGNAL \BR|bancoReg~488_q\ : std_logic;
SIGNAL \BR|bancoReg~2403_combout\ : std_logic;
SIGNAL \BR|bancoReg~424_q\ : std_logic;
SIGNAL \BR|bancoReg~2299_combout\ : std_logic;
SIGNAL \BR|bancoReg~520_q\ : std_logic;
SIGNAL \BR|bancoReg~2300_combout\ : std_logic;
SIGNAL \BR|bancoReg~2301_combout\ : std_logic;
SIGNAL \BR|saidaA[2]~30_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~839_q\ : std_logic;
SIGNAL \BR|bancoReg~583_q\ : std_logic;
SIGNAL \BR|bancoReg~2322_combout\ : std_logic;
SIGNAL \BR|bancoReg~967_q\ : std_logic;
SIGNAL \BR|bancoReg~2323_combout\ : std_logic;
SIGNAL \BR|bancoReg~871_q\ : std_logic;
SIGNAL \BR|bancoReg~743_q\ : std_logic;
SIGNAL \BR|bancoReg~615_q\ : std_logic;
SIGNAL \BR|bancoReg~2324_combout\ : std_logic;
SIGNAL \BR|bancoReg~999_q\ : std_logic;
SIGNAL \BR|bancoReg~2325_combout\ : std_logic;
SIGNAL \BR|bancoReg~807_q\ : std_logic;
SIGNAL \BR|bancoReg~679_q\ : std_logic;
SIGNAL \BR|bancoReg~551_q\ : std_logic;
SIGNAL \BR|bancoReg~2326_combout\ : std_logic;
SIGNAL \BR|bancoReg~935_q\ : std_logic;
SIGNAL \BR|bancoReg~2327_combout\ : std_logic;
SIGNAL \BR|bancoReg~2328_combout\ : std_logic;
SIGNAL \BR|bancoReg~775_q\ : std_logic;
SIGNAL \BR|bancoReg~903_q\ : std_logic;
SIGNAL \BR|bancoReg~647_q\ : std_logic;
SIGNAL \BR|bancoReg~2329_combout\ : std_logic;
SIGNAL \BR|bancoReg~1031_q\ : std_logic;
SIGNAL \BR|bancoReg~2330_combout\ : std_logic;
SIGNAL \BR|bancoReg~2331_combout\ : std_logic;
SIGNAL \BR|bancoReg~2404_combout\ : std_logic;
SIGNAL \BR|bancoReg~231_q\ : std_logic;
SIGNAL \BR|bancoReg~199_q\ : std_logic;
SIGNAL \BR|bancoReg~167_q\ : std_logic;
SIGNAL \BR|bancoReg~2332_combout\ : std_logic;
SIGNAL \BR|bancoReg~2405_combout\ : std_logic;
SIGNAL \BR|bancoReg~263_q\ : std_logic;
SIGNAL \BR|bancoReg~2333_combout\ : std_logic;
SIGNAL \BR|bancoReg~2406_combout\ : std_logic;
SIGNAL \BR|bancoReg~327_q\ : std_logic;
SIGNAL \BR|bancoReg~2407_combout\ : std_logic;
SIGNAL \BR|bancoReg~359_q\ : std_logic;
SIGNAL \BR|bancoReg~295_q\ : std_logic;
SIGNAL \BR|bancoReg~2334_combout\ : std_logic;
SIGNAL \BR|bancoReg~391_q\ : std_logic;
SIGNAL \BR|bancoReg~2335_combout\ : std_logic;
SIGNAL \BR|bancoReg~71_q\ : std_logic;
SIGNAL \BR|bancoReg~103_q\ : std_logic;
SIGNAL \BR|bancoReg~39_q\ : std_logic;
SIGNAL \BR|bancoReg~2336_combout\ : std_logic;
SIGNAL \BR|bancoReg~135_q\ : std_logic;
SIGNAL \BR|bancoReg~2337_combout\ : std_logic;
SIGNAL \BR|bancoReg~2338_combout\ : std_logic;
SIGNAL \BR|bancoReg~487_q\ : std_logic;
SIGNAL \BR|bancoReg~2408_combout\ : std_logic;
SIGNAL \BR|bancoReg~455_q\ : std_logic;
SIGNAL \BR|bancoReg~423_q\ : std_logic;
SIGNAL \BR|bancoReg~2339_combout\ : std_logic;
SIGNAL \BR|bancoReg~519_q\ : std_logic;
SIGNAL \BR|bancoReg~2340_combout\ : std_logic;
SIGNAL \BR|bancoReg~2341_combout\ : std_logic;
SIGNAL \BR|saidaA[1]~31_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \UCULA|ALUctr[1]~16_combout\ : std_logic;
SIGNAL \UCULA|ALUctr[1]~13_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[8]~5_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~4_combout\ : std_logic;
SIGNAL \UCULA|ALUctr[1]~27_combout\ : std_logic;
SIGNAL \UCULA|ALUctr~28_combout\ : std_logic;
SIGNAL \UCULA|ALUctr~29_combout\ : std_logic;
SIGNAL \ULA|Mux31~2_combout\ : std_logic;
SIGNAL \BR|bancoReg~870_q\ : std_logic;
SIGNAL \BR|bancoReg~614_q\ : std_logic;
SIGNAL \BR|bancoReg~1062_combout\ : std_logic;
SIGNAL \BR|bancoReg~998_q\ : std_logic;
SIGNAL \BR|bancoReg~1063_combout\ : std_logic;
SIGNAL \BR|bancoReg~838_q\ : std_logic;
SIGNAL \BR|bancoReg~710_q\ : std_logic;
SIGNAL \BR|bancoReg~582_q\ : std_logic;
SIGNAL \BR|bancoReg~1064_combout\ : std_logic;
SIGNAL \BR|bancoReg~966_q\ : std_logic;
SIGNAL \BR|bancoReg~1065_combout\ : std_logic;
SIGNAL \BR|bancoReg~678_q\ : std_logic;
SIGNAL \BR|bancoReg~806_q\ : std_logic;
SIGNAL \BR|bancoReg~550_q\ : std_logic;
SIGNAL \BR|bancoReg~1066_combout\ : std_logic;
SIGNAL \BR|bancoReg~934_q\ : std_logic;
SIGNAL \BR|bancoReg~1067_combout\ : std_logic;
SIGNAL \BR|bancoReg~1068_combout\ : std_logic;
SIGNAL \BR|bancoReg~902_q\ : std_logic;
SIGNAL \BR|bancoReg~774_q\ : std_logic;
SIGNAL \BR|bancoReg~646_q\ : std_logic;
SIGNAL \BR|bancoReg~1069_combout\ : std_logic;
SIGNAL \BR|bancoReg~1030_q\ : std_logic;
SIGNAL \BR|bancoReg~1070_combout\ : std_logic;
SIGNAL \BR|bancoReg~1071_combout\ : std_logic;
SIGNAL \BR|bancoReg~2390_combout\ : std_logic;
SIGNAL \BR|bancoReg~358_q\ : std_logic;
SIGNAL \BR|bancoReg~326_q\ : std_logic;
SIGNAL \BR|bancoReg~2391_combout\ : std_logic;
SIGNAL \BR|bancoReg~294_q\ : std_logic;
SIGNAL \BR|bancoReg~1072_combout\ : std_logic;
SIGNAL \BR|bancoReg~390_q\ : std_logic;
SIGNAL \BR|bancoReg~1073_combout\ : std_logic;
SIGNAL \BR|bancoReg~198_q\ : std_logic;
SIGNAL \BR|bancoReg~230_q\ : std_logic;
SIGNAL \BR|bancoReg~166_q\ : std_logic;
SIGNAL \BR|bancoReg~1074_combout\ : std_logic;
SIGNAL \BR|bancoReg~262_q\ : std_logic;
SIGNAL \BR|bancoReg~1075_combout\ : std_logic;
SIGNAL \BR|bancoReg~102_q\ : std_logic;
SIGNAL \BR|bancoReg~70_q\ : std_logic;
SIGNAL \BR|bancoReg~38_q\ : std_logic;
SIGNAL \BR|bancoReg~1076_combout\ : std_logic;
SIGNAL \BR|bancoReg~134_q\ : std_logic;
SIGNAL \BR|bancoReg~1077_combout\ : std_logic;
SIGNAL \BR|bancoReg~1078_combout\ : std_logic;
SIGNAL \BR|bancoReg~454_q\ : std_logic;
SIGNAL \BR|bancoReg~486_q\ : std_logic;
SIGNAL \BR|bancoReg~2392_combout\ : std_logic;
SIGNAL \BR|bancoReg~422_q\ : std_logic;
SIGNAL \BR|bancoReg~1079_combout\ : std_logic;
SIGNAL \BR|bancoReg~518_q\ : std_logic;
SIGNAL \BR|bancoReg~1080_combout\ : std_logic;
SIGNAL \BR|bancoReg~1081_combout\ : std_logic;
SIGNAL \BR|saidaA[0]~0_combout\ : std_logic;
SIGNAL \UCULA|ALUctr[0]~5_combout\ : std_logic;
SIGNAL \UCULA|ALUctr[0]~3_combout\ : std_logic;
SIGNAL \UCULA|ALUctr[0]~26_combout\ : std_logic;
SIGNAL \ULA|Mux31~3_combout\ : std_logic;
SIGNAL \ULA|Add1~0_combout\ : std_logic;
SIGNAL \ULA|soma[0]~0_combout\ : std_logic;
SIGNAL \ULA|Mux31~4_combout\ : std_logic;
SIGNAL \ULA|Mux31~5_combout\ : std_logic;
SIGNAL \BR|bancoReg~869_q\ : std_logic;
SIGNAL \BR|bancoReg~613_q\ : std_logic;
SIGNAL \BR|bancoReg~1122_combout\ : std_logic;
SIGNAL \BR|bancoReg~997_q\ : std_logic;
SIGNAL \BR|bancoReg~1123_combout\ : std_logic;
SIGNAL \BR|bancoReg~901_q\ : std_logic;
SIGNAL \BR|bancoReg~773_q\ : std_logic;
SIGNAL \BR|bancoReg~645_q\ : std_logic;
SIGNAL \BR|bancoReg~1124_combout\ : std_logic;
SIGNAL \BR|bancoReg~1029_q\ : std_logic;
SIGNAL \BR|bancoReg~1125_combout\ : std_logic;
SIGNAL \BR|bancoReg~837_q\ : std_logic;
SIGNAL \BR|bancoReg~709_q\ : std_logic;
SIGNAL \BR|bancoReg~581_q\ : std_logic;
SIGNAL \BR|bancoReg~1126_combout\ : std_logic;
SIGNAL \BR|bancoReg~965_q\ : std_logic;
SIGNAL \BR|bancoReg~1127_combout\ : std_logic;
SIGNAL \BR|bancoReg~1128_combout\ : std_logic;
SIGNAL \BR|bancoReg~805_q\ : std_logic;
SIGNAL \BR|bancoReg~933_q\ : std_logic;
SIGNAL \BR|bancoReg~677_q\ : std_logic;
SIGNAL \BR|bancoReg~1129_combout\ : std_logic;
SIGNAL \BR|bancoReg~1061_q\ : std_logic;
SIGNAL \BR|bancoReg~1130_combout\ : std_logic;
SIGNAL \BR|bancoReg~1131_combout\ : std_logic;
SIGNAL \BR|bancoReg~261_q\ : std_logic;
SIGNAL \BR|bancoReg~229_q\ : std_logic;
SIGNAL \BR|bancoReg~197_q\ : std_logic;
SIGNAL \BR|bancoReg~1132_combout\ : std_logic;
SIGNAL \BR|bancoReg~293_q\ : std_logic;
SIGNAL \BR|bancoReg~1133_combout\ : std_logic;
SIGNAL \BR|bancoReg~357_q\ : std_logic;
SIGNAL \BR|bancoReg~389_q\ : std_logic;
SIGNAL \BR|bancoReg~325_q\ : std_logic;
SIGNAL \BR|bancoReg~1134_combout\ : std_logic;
SIGNAL \BR|bancoReg~421_q\ : std_logic;
SIGNAL \BR|bancoReg~1135_combout\ : std_logic;
SIGNAL \BR|bancoReg~101_q\ : std_logic;
SIGNAL \BR|bancoReg~133_q\ : std_logic;
SIGNAL \BR|bancoReg~69_q\ : std_logic;
SIGNAL \BR|bancoReg~1136_combout\ : std_logic;
SIGNAL \BR|bancoReg~165_q\ : std_logic;
SIGNAL \BR|bancoReg~1137_combout\ : std_logic;
SIGNAL \BR|bancoReg~1138_combout\ : std_logic;
SIGNAL \BR|bancoReg~517_q\ : std_logic;
SIGNAL \BR|bancoReg~485_q\ : std_logic;
SIGNAL \BR|bancoReg~453_q\ : std_logic;
SIGNAL \BR|bancoReg~1139_combout\ : std_logic;
SIGNAL \BR|bancoReg~549_q\ : std_logic;
SIGNAL \BR|bancoReg~1140_combout\ : std_logic;
SIGNAL \BR|bancoReg~1141_combout\ : std_logic;
SIGNAL \BR|saidaA[31]~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~6_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~900_q\ : std_logic;
SIGNAL \BR|bancoReg~644_q\ : std_logic;
SIGNAL \BR|bancoReg~1162_combout\ : std_logic;
SIGNAL \BR|bancoReg~1028_q\ : std_logic;
SIGNAL \BR|bancoReg~1163_combout\ : std_logic;
SIGNAL \BR|bancoReg~868_q\ : std_logic;
SIGNAL \BR|bancoReg~740_q\ : std_logic;
SIGNAL \BR|bancoReg~612_q\ : std_logic;
SIGNAL \BR|bancoReg~1164_combout\ : std_logic;
SIGNAL \BR|bancoReg~996_q\ : std_logic;
SIGNAL \BR|bancoReg~1165_combout\ : std_logic;
SIGNAL \BR|bancoReg~708_q\ : std_logic;
SIGNAL \BR|bancoReg~836_q\ : std_logic;
SIGNAL \BR|bancoReg~580_q\ : std_logic;
SIGNAL \BR|bancoReg~1166_combout\ : std_logic;
SIGNAL \BR|bancoReg~964_q\ : std_logic;
SIGNAL \BR|bancoReg~1167_combout\ : std_logic;
SIGNAL \BR|bancoReg~1168_combout\ : std_logic;
SIGNAL \BR|bancoReg~932_q\ : std_logic;
SIGNAL \BR|bancoReg~804_q\ : std_logic;
SIGNAL \BR|bancoReg~676_q\ : std_logic;
SIGNAL \BR|bancoReg~1169_combout\ : std_logic;
SIGNAL \BR|bancoReg~1060_q\ : std_logic;
SIGNAL \BR|bancoReg~1170_combout\ : std_logic;
SIGNAL \BR|bancoReg~1171_combout\ : std_logic;
SIGNAL \BR|bancoReg~388_q\ : std_logic;
SIGNAL \BR|bancoReg~356_q\ : std_logic;
SIGNAL \BR|bancoReg~324_q\ : std_logic;
SIGNAL \BR|bancoReg~1172_combout\ : std_logic;
SIGNAL \BR|bancoReg~420_q\ : std_logic;
SIGNAL \BR|bancoReg~1173_combout\ : std_logic;
SIGNAL \BR|bancoReg~228_q\ : std_logic;
SIGNAL \BR|bancoReg~260_q\ : std_logic;
SIGNAL \BR|bancoReg~196_q\ : std_logic;
SIGNAL \BR|bancoReg~1174_combout\ : std_logic;
SIGNAL \BR|bancoReg~292_q\ : std_logic;
SIGNAL \BR|bancoReg~1175_combout\ : std_logic;
SIGNAL \BR|bancoReg~132_q\ : std_logic;
SIGNAL \BR|bancoReg~100_q\ : std_logic;
SIGNAL \BR|bancoReg~68_q\ : std_logic;
SIGNAL \BR|bancoReg~1176_combout\ : std_logic;
SIGNAL \BR|bancoReg~164_q\ : std_logic;
SIGNAL \BR|bancoReg~1177_combout\ : std_logic;
SIGNAL \BR|bancoReg~1178_combout\ : std_logic;
SIGNAL \BR|bancoReg~484_q\ : std_logic;
SIGNAL \BR|bancoReg~516_q\ : std_logic;
SIGNAL \BR|bancoReg~452_q\ : std_logic;
SIGNAL \BR|bancoReg~1179_combout\ : std_logic;
SIGNAL \BR|bancoReg~548_q\ : std_logic;
SIGNAL \BR|bancoReg~1180_combout\ : std_logic;
SIGNAL \BR|bancoReg~1181_combout\ : std_logic;
SIGNAL \BR|saidaA[30]~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~867_q\ : std_logic;
SIGNAL \BR|bancoReg~611_q\ : std_logic;
SIGNAL \BR|bancoReg~1202_combout\ : std_logic;
SIGNAL \BR|bancoReg~995_q\ : std_logic;
SIGNAL \BR|bancoReg~1203_combout\ : std_logic;
SIGNAL \BR|bancoReg~899_q\ : std_logic;
SIGNAL \BR|bancoReg~771_q\ : std_logic;
SIGNAL \BR|bancoReg~643_q\ : std_logic;
SIGNAL \BR|bancoReg~1204_combout\ : std_logic;
SIGNAL \BR|bancoReg~1027_q\ : std_logic;
SIGNAL \BR|bancoReg~1205_combout\ : std_logic;
SIGNAL \BR|bancoReg~835_q\ : std_logic;
SIGNAL \BR|bancoReg~707_q\ : std_logic;
SIGNAL \BR|bancoReg~579_q\ : std_logic;
SIGNAL \BR|bancoReg~1206_combout\ : std_logic;
SIGNAL \BR|bancoReg~963_q\ : std_logic;
SIGNAL \BR|bancoReg~1207_combout\ : std_logic;
SIGNAL \BR|bancoReg~1208_combout\ : std_logic;
SIGNAL \BR|bancoReg~803_q\ : std_logic;
SIGNAL \BR|bancoReg~931_q\ : std_logic;
SIGNAL \BR|bancoReg~675_q\ : std_logic;
SIGNAL \BR|bancoReg~1209_combout\ : std_logic;
SIGNAL \BR|bancoReg~1059_q\ : std_logic;
SIGNAL \BR|bancoReg~1210_combout\ : std_logic;
SIGNAL \BR|bancoReg~1211_combout\ : std_logic;
SIGNAL \BR|bancoReg~259_q\ : std_logic;
SIGNAL \BR|bancoReg~227_q\ : std_logic;
SIGNAL \BR|bancoReg~195_q\ : std_logic;
SIGNAL \BR|bancoReg~1212_combout\ : std_logic;
SIGNAL \BR|bancoReg~291_q\ : std_logic;
SIGNAL \BR|bancoReg~1213_combout\ : std_logic;
SIGNAL \BR|bancoReg~355_q\ : std_logic;
SIGNAL \BR|bancoReg~387_q\ : std_logic;
SIGNAL \BR|bancoReg~323_q\ : std_logic;
SIGNAL \BR|bancoReg~1214_combout\ : std_logic;
SIGNAL \BR|bancoReg~419_q\ : std_logic;
SIGNAL \BR|bancoReg~1215_combout\ : std_logic;
SIGNAL \BR|bancoReg~99_q\ : std_logic;
SIGNAL \BR|bancoReg~131_q\ : std_logic;
SIGNAL \BR|bancoReg~67_q\ : std_logic;
SIGNAL \BR|bancoReg~1216_combout\ : std_logic;
SIGNAL \BR|bancoReg~163_q\ : std_logic;
SIGNAL \BR|bancoReg~1217_combout\ : std_logic;
SIGNAL \BR|bancoReg~1218_combout\ : std_logic;
SIGNAL \BR|bancoReg~515_q\ : std_logic;
SIGNAL \BR|bancoReg~483_q\ : std_logic;
SIGNAL \BR|bancoReg~451_q\ : std_logic;
SIGNAL \BR|bancoReg~1219_combout\ : std_logic;
SIGNAL \BR|bancoReg~547_q\ : std_logic;
SIGNAL \BR|bancoReg~1220_combout\ : std_logic;
SIGNAL \BR|bancoReg~1221_combout\ : std_logic;
SIGNAL \BR|saidaA[29]~3_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~898_q\ : std_logic;
SIGNAL \BR|bancoReg~642_q\ : std_logic;
SIGNAL \BR|bancoReg~1242_combout\ : std_logic;
SIGNAL \BR|bancoReg~1026_q\ : std_logic;
SIGNAL \BR|bancoReg~1243_combout\ : std_logic;
SIGNAL \BR|bancoReg~866_q\ : std_logic;
SIGNAL \BR|bancoReg~738_q\ : std_logic;
SIGNAL \BR|bancoReg~610_q\ : std_logic;
SIGNAL \BR|bancoReg~1244_combout\ : std_logic;
SIGNAL \BR|bancoReg~994_q\ : std_logic;
SIGNAL \BR|bancoReg~1245_combout\ : std_logic;
SIGNAL \BR|bancoReg~706_q\ : std_logic;
SIGNAL \BR|bancoReg~834_q\ : std_logic;
SIGNAL \BR|bancoReg~578_q\ : std_logic;
SIGNAL \BR|bancoReg~1246_combout\ : std_logic;
SIGNAL \BR|bancoReg~962_q\ : std_logic;
SIGNAL \BR|bancoReg~1247_combout\ : std_logic;
SIGNAL \BR|bancoReg~1248_combout\ : std_logic;
SIGNAL \BR|bancoReg~930_q\ : std_logic;
SIGNAL \BR|bancoReg~802_q\ : std_logic;
SIGNAL \BR|bancoReg~674_q\ : std_logic;
SIGNAL \BR|bancoReg~1249_combout\ : std_logic;
SIGNAL \BR|bancoReg~1058_q\ : std_logic;
SIGNAL \BR|bancoReg~1250_combout\ : std_logic;
SIGNAL \BR|bancoReg~1251_combout\ : std_logic;
SIGNAL \BR|bancoReg~386_q\ : std_logic;
SIGNAL \BR|bancoReg~354_q\ : std_logic;
SIGNAL \BR|bancoReg~322_q\ : std_logic;
SIGNAL \BR|bancoReg~1252_combout\ : std_logic;
SIGNAL \BR|bancoReg~418_q\ : std_logic;
SIGNAL \BR|bancoReg~1253_combout\ : std_logic;
SIGNAL \BR|bancoReg~226_q\ : std_logic;
SIGNAL \BR|bancoReg~258_q\ : std_logic;
SIGNAL \BR|bancoReg~194_q\ : std_logic;
SIGNAL \BR|bancoReg~1254_combout\ : std_logic;
SIGNAL \BR|bancoReg~290_q\ : std_logic;
SIGNAL \BR|bancoReg~1255_combout\ : std_logic;
SIGNAL \BR|bancoReg~130_q\ : std_logic;
SIGNAL \BR|bancoReg~98_q\ : std_logic;
SIGNAL \BR|bancoReg~66_q\ : std_logic;
SIGNAL \BR|bancoReg~1256_combout\ : std_logic;
SIGNAL \BR|bancoReg~162_q\ : std_logic;
SIGNAL \BR|bancoReg~1257_combout\ : std_logic;
SIGNAL \BR|bancoReg~1258_combout\ : std_logic;
SIGNAL \BR|bancoReg~482_q\ : std_logic;
SIGNAL \BR|bancoReg~514_q\ : std_logic;
SIGNAL \BR|bancoReg~450_q\ : std_logic;
SIGNAL \BR|bancoReg~1259_combout\ : std_logic;
SIGNAL \BR|bancoReg~546_q\ : std_logic;
SIGNAL \BR|bancoReg~1260_combout\ : std_logic;
SIGNAL \BR|bancoReg~1261_combout\ : std_logic;
SIGNAL \BR|saidaA[28]~4_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~865_q\ : std_logic;
SIGNAL \BR|bancoReg~609_q\ : std_logic;
SIGNAL \BR|bancoReg~1282_combout\ : std_logic;
SIGNAL \BR|bancoReg~993_q\ : std_logic;
SIGNAL \BR|bancoReg~1283_combout\ : std_logic;
SIGNAL \BR|bancoReg~897_q\ : std_logic;
SIGNAL \BR|bancoReg~769_q\ : std_logic;
SIGNAL \BR|bancoReg~641_q\ : std_logic;
SIGNAL \BR|bancoReg~1284_combout\ : std_logic;
SIGNAL \BR|bancoReg~1025_q\ : std_logic;
SIGNAL \BR|bancoReg~1285_combout\ : std_logic;
SIGNAL \BR|bancoReg~833_q\ : std_logic;
SIGNAL \BR|bancoReg~705_q\ : std_logic;
SIGNAL \BR|bancoReg~577_q\ : std_logic;
SIGNAL \BR|bancoReg~1286_combout\ : std_logic;
SIGNAL \BR|bancoReg~961_q\ : std_logic;
SIGNAL \BR|bancoReg~1287_combout\ : std_logic;
SIGNAL \BR|bancoReg~1288_combout\ : std_logic;
SIGNAL \BR|bancoReg~801_q\ : std_logic;
SIGNAL \BR|bancoReg~929_q\ : std_logic;
SIGNAL \BR|bancoReg~673_q\ : std_logic;
SIGNAL \BR|bancoReg~1289_combout\ : std_logic;
SIGNAL \BR|bancoReg~1057_q\ : std_logic;
SIGNAL \BR|bancoReg~1290_combout\ : std_logic;
SIGNAL \BR|bancoReg~1291_combout\ : std_logic;
SIGNAL \BR|bancoReg~257_q\ : std_logic;
SIGNAL \BR|bancoReg~225_q\ : std_logic;
SIGNAL \BR|bancoReg~193_q\ : std_logic;
SIGNAL \BR|bancoReg~1292_combout\ : std_logic;
SIGNAL \BR|bancoReg~289_q\ : std_logic;
SIGNAL \BR|bancoReg~1293_combout\ : std_logic;
SIGNAL \BR|bancoReg~353_q\ : std_logic;
SIGNAL \BR|bancoReg~385_q\ : std_logic;
SIGNAL \BR|bancoReg~321_q\ : std_logic;
SIGNAL \BR|bancoReg~1294_combout\ : std_logic;
SIGNAL \BR|bancoReg~417_q\ : std_logic;
SIGNAL \BR|bancoReg~1295_combout\ : std_logic;
SIGNAL \BR|bancoReg~97_q\ : std_logic;
SIGNAL \BR|bancoReg~129_q\ : std_logic;
SIGNAL \BR|bancoReg~65_q\ : std_logic;
SIGNAL \BR|bancoReg~1296_combout\ : std_logic;
SIGNAL \BR|bancoReg~161_q\ : std_logic;
SIGNAL \BR|bancoReg~1297_combout\ : std_logic;
SIGNAL \BR|bancoReg~1298_combout\ : std_logic;
SIGNAL \BR|bancoReg~513_q\ : std_logic;
SIGNAL \BR|bancoReg~481_q\ : std_logic;
SIGNAL \BR|bancoReg~449_q\ : std_logic;
SIGNAL \BR|bancoReg~1299_combout\ : std_logic;
SIGNAL \BR|bancoReg~545_q\ : std_logic;
SIGNAL \BR|bancoReg~1300_combout\ : std_logic;
SIGNAL \BR|bancoReg~1301_combout\ : std_logic;
SIGNAL \BR|saidaA[27]~5_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~896_q\ : std_logic;
SIGNAL \BR|bancoReg~640_q\ : std_logic;
SIGNAL \BR|bancoReg~1322_combout\ : std_logic;
SIGNAL \BR|bancoReg~1024_q\ : std_logic;
SIGNAL \BR|bancoReg~1323_combout\ : std_logic;
SIGNAL \BR|bancoReg~864_q\ : std_logic;
SIGNAL \BR|bancoReg~736_q\ : std_logic;
SIGNAL \BR|bancoReg~608_q\ : std_logic;
SIGNAL \BR|bancoReg~1324_combout\ : std_logic;
SIGNAL \BR|bancoReg~992_q\ : std_logic;
SIGNAL \BR|bancoReg~1325_combout\ : std_logic;
SIGNAL \BR|bancoReg~704_q\ : std_logic;
SIGNAL \BR|bancoReg~832_q\ : std_logic;
SIGNAL \BR|bancoReg~576_q\ : std_logic;
SIGNAL \BR|bancoReg~1326_combout\ : std_logic;
SIGNAL \BR|bancoReg~960_q\ : std_logic;
SIGNAL \BR|bancoReg~1327_combout\ : std_logic;
SIGNAL \BR|bancoReg~1328_combout\ : std_logic;
SIGNAL \BR|bancoReg~928_q\ : std_logic;
SIGNAL \BR|bancoReg~800_q\ : std_logic;
SIGNAL \BR|bancoReg~672_q\ : std_logic;
SIGNAL \BR|bancoReg~1329_combout\ : std_logic;
SIGNAL \BR|bancoReg~1056_q\ : std_logic;
SIGNAL \BR|bancoReg~1330_combout\ : std_logic;
SIGNAL \BR|bancoReg~1331_combout\ : std_logic;
SIGNAL \BR|bancoReg~384_q\ : std_logic;
SIGNAL \BR|bancoReg~352_q\ : std_logic;
SIGNAL \BR|bancoReg~320_q\ : std_logic;
SIGNAL \BR|bancoReg~1332_combout\ : std_logic;
SIGNAL \BR|bancoReg~416_q\ : std_logic;
SIGNAL \BR|bancoReg~1333_combout\ : std_logic;
SIGNAL \BR|bancoReg~224_q\ : std_logic;
SIGNAL \BR|bancoReg~256_q\ : std_logic;
SIGNAL \BR|bancoReg~192_q\ : std_logic;
SIGNAL \BR|bancoReg~1334_combout\ : std_logic;
SIGNAL \BR|bancoReg~288_q\ : std_logic;
SIGNAL \BR|bancoReg~1335_combout\ : std_logic;
SIGNAL \BR|bancoReg~128_q\ : std_logic;
SIGNAL \BR|bancoReg~96_q\ : std_logic;
SIGNAL \BR|bancoReg~64_q\ : std_logic;
SIGNAL \BR|bancoReg~1336_combout\ : std_logic;
SIGNAL \BR|bancoReg~160_q\ : std_logic;
SIGNAL \BR|bancoReg~1337_combout\ : std_logic;
SIGNAL \BR|bancoReg~1338_combout\ : std_logic;
SIGNAL \BR|bancoReg~480_q\ : std_logic;
SIGNAL \BR|bancoReg~512_q\ : std_logic;
SIGNAL \BR|bancoReg~448_q\ : std_logic;
SIGNAL \BR|bancoReg~1339_combout\ : std_logic;
SIGNAL \BR|bancoReg~544_q\ : std_logic;
SIGNAL \BR|bancoReg~1340_combout\ : std_logic;
SIGNAL \BR|bancoReg~1341_combout\ : std_logic;
SIGNAL \BR|saidaA[26]~6_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~863_q\ : std_logic;
SIGNAL \BR|bancoReg~607_q\ : std_logic;
SIGNAL \BR|bancoReg~1362_combout\ : std_logic;
SIGNAL \BR|bancoReg~991_q\ : std_logic;
SIGNAL \BR|bancoReg~1363_combout\ : std_logic;
SIGNAL \BR|bancoReg~895_q\ : std_logic;
SIGNAL \BR|bancoReg~767_q\ : std_logic;
SIGNAL \BR|bancoReg~639_q\ : std_logic;
SIGNAL \BR|bancoReg~1364_combout\ : std_logic;
SIGNAL \BR|bancoReg~1023_q\ : std_logic;
SIGNAL \BR|bancoReg~1365_combout\ : std_logic;
SIGNAL \BR|bancoReg~831_q\ : std_logic;
SIGNAL \BR|bancoReg~703_q\ : std_logic;
SIGNAL \BR|bancoReg~575_q\ : std_logic;
SIGNAL \BR|bancoReg~1366_combout\ : std_logic;
SIGNAL \BR|bancoReg~959_q\ : std_logic;
SIGNAL \BR|bancoReg~1367_combout\ : std_logic;
SIGNAL \BR|bancoReg~1368_combout\ : std_logic;
SIGNAL \BR|bancoReg~799_q\ : std_logic;
SIGNAL \BR|bancoReg~927_q\ : std_logic;
SIGNAL \BR|bancoReg~671_q\ : std_logic;
SIGNAL \BR|bancoReg~1369_combout\ : std_logic;
SIGNAL \BR|bancoReg~1055_q\ : std_logic;
SIGNAL \BR|bancoReg~1370_combout\ : std_logic;
SIGNAL \BR|bancoReg~1371_combout\ : std_logic;
SIGNAL \BR|bancoReg~255_q\ : std_logic;
SIGNAL \BR|bancoReg~223_q\ : std_logic;
SIGNAL \BR|bancoReg~191_q\ : std_logic;
SIGNAL \BR|bancoReg~1372_combout\ : std_logic;
SIGNAL \BR|bancoReg~287_q\ : std_logic;
SIGNAL \BR|bancoReg~1373_combout\ : std_logic;
SIGNAL \BR|bancoReg~351_q\ : std_logic;
SIGNAL \BR|bancoReg~383_q\ : std_logic;
SIGNAL \BR|bancoReg~319_q\ : std_logic;
SIGNAL \BR|bancoReg~1374_combout\ : std_logic;
SIGNAL \BR|bancoReg~415_q\ : std_logic;
SIGNAL \BR|bancoReg~1375_combout\ : std_logic;
SIGNAL \BR|bancoReg~95_q\ : std_logic;
SIGNAL \BR|bancoReg~127_q\ : std_logic;
SIGNAL \BR|bancoReg~63_q\ : std_logic;
SIGNAL \BR|bancoReg~1376_combout\ : std_logic;
SIGNAL \BR|bancoReg~159_q\ : std_logic;
SIGNAL \BR|bancoReg~1377_combout\ : std_logic;
SIGNAL \BR|bancoReg~1378_combout\ : std_logic;
SIGNAL \BR|bancoReg~511_q\ : std_logic;
SIGNAL \BR|bancoReg~479_q\ : std_logic;
SIGNAL \BR|bancoReg~447_q\ : std_logic;
SIGNAL \BR|bancoReg~1379_combout\ : std_logic;
SIGNAL \BR|bancoReg~543_q\ : std_logic;
SIGNAL \BR|bancoReg~1380_combout\ : std_logic;
SIGNAL \BR|bancoReg~1381_combout\ : std_logic;
SIGNAL \BR|saidaA[25]~7_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~894_q\ : std_logic;
SIGNAL \BR|bancoReg~638_q\ : std_logic;
SIGNAL \BR|bancoReg~1402_combout\ : std_logic;
SIGNAL \BR|bancoReg~1022_q\ : std_logic;
SIGNAL \BR|bancoReg~1403_combout\ : std_logic;
SIGNAL \BR|bancoReg~862_q\ : std_logic;
SIGNAL \BR|bancoReg~734_q\ : std_logic;
SIGNAL \BR|bancoReg~606_q\ : std_logic;
SIGNAL \BR|bancoReg~1404_combout\ : std_logic;
SIGNAL \BR|bancoReg~990_q\ : std_logic;
SIGNAL \BR|bancoReg~1405_combout\ : std_logic;
SIGNAL \BR|bancoReg~702_q\ : std_logic;
SIGNAL \BR|bancoReg~830_q\ : std_logic;
SIGNAL \BR|bancoReg~574_q\ : std_logic;
SIGNAL \BR|bancoReg~1406_combout\ : std_logic;
SIGNAL \BR|bancoReg~958_q\ : std_logic;
SIGNAL \BR|bancoReg~1407_combout\ : std_logic;
SIGNAL \BR|bancoReg~1408_combout\ : std_logic;
SIGNAL \BR|bancoReg~926_q\ : std_logic;
SIGNAL \BR|bancoReg~798_q\ : std_logic;
SIGNAL \BR|bancoReg~670_q\ : std_logic;
SIGNAL \BR|bancoReg~1409_combout\ : std_logic;
SIGNAL \BR|bancoReg~1054_q\ : std_logic;
SIGNAL \BR|bancoReg~1410_combout\ : std_logic;
SIGNAL \BR|bancoReg~1411_combout\ : std_logic;
SIGNAL \BR|bancoReg~382_q\ : std_logic;
SIGNAL \BR|bancoReg~350_q\ : std_logic;
SIGNAL \BR|bancoReg~318_q\ : std_logic;
SIGNAL \BR|bancoReg~1412_combout\ : std_logic;
SIGNAL \BR|bancoReg~414_q\ : std_logic;
SIGNAL \BR|bancoReg~1413_combout\ : std_logic;
SIGNAL \BR|bancoReg~222_q\ : std_logic;
SIGNAL \BR|bancoReg~254_q\ : std_logic;
SIGNAL \BR|bancoReg~190_q\ : std_logic;
SIGNAL \BR|bancoReg~1414_combout\ : std_logic;
SIGNAL \BR|bancoReg~286_q\ : std_logic;
SIGNAL \BR|bancoReg~1415_combout\ : std_logic;
SIGNAL \BR|bancoReg~126_q\ : std_logic;
SIGNAL \BR|bancoReg~94_q\ : std_logic;
SIGNAL \BR|bancoReg~62_q\ : std_logic;
SIGNAL \BR|bancoReg~1416_combout\ : std_logic;
SIGNAL \BR|bancoReg~158_q\ : std_logic;
SIGNAL \BR|bancoReg~1417_combout\ : std_logic;
SIGNAL \BR|bancoReg~1418_combout\ : std_logic;
SIGNAL \BR|bancoReg~478_q\ : std_logic;
SIGNAL \BR|bancoReg~510_q\ : std_logic;
SIGNAL \BR|bancoReg~446_q\ : std_logic;
SIGNAL \BR|bancoReg~1419_combout\ : std_logic;
SIGNAL \BR|bancoReg~542_q\ : std_logic;
SIGNAL \BR|bancoReg~1420_combout\ : std_logic;
SIGNAL \BR|bancoReg~1421_combout\ : std_logic;
SIGNAL \BR|saidaA[24]~8_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~861_q\ : std_logic;
SIGNAL \BR|bancoReg~605_q\ : std_logic;
SIGNAL \BR|bancoReg~1442_combout\ : std_logic;
SIGNAL \BR|bancoReg~989_q\ : std_logic;
SIGNAL \BR|bancoReg~1443_combout\ : std_logic;
SIGNAL \BR|bancoReg~893_q\ : std_logic;
SIGNAL \BR|bancoReg~765_q\ : std_logic;
SIGNAL \BR|bancoReg~637_q\ : std_logic;
SIGNAL \BR|bancoReg~1444_combout\ : std_logic;
SIGNAL \BR|bancoReg~1021_q\ : std_logic;
SIGNAL \BR|bancoReg~1445_combout\ : std_logic;
SIGNAL \BR|bancoReg~829_q\ : std_logic;
SIGNAL \BR|bancoReg~701_q\ : std_logic;
SIGNAL \BR|bancoReg~573_q\ : std_logic;
SIGNAL \BR|bancoReg~1446_combout\ : std_logic;
SIGNAL \BR|bancoReg~957_q\ : std_logic;
SIGNAL \BR|bancoReg~1447_combout\ : std_logic;
SIGNAL \BR|bancoReg~1448_combout\ : std_logic;
SIGNAL \BR|bancoReg~797_q\ : std_logic;
SIGNAL \BR|bancoReg~925_q\ : std_logic;
SIGNAL \BR|bancoReg~669_q\ : std_logic;
SIGNAL \BR|bancoReg~1449_combout\ : std_logic;
SIGNAL \BR|bancoReg~1053_q\ : std_logic;
SIGNAL \BR|bancoReg~1450_combout\ : std_logic;
SIGNAL \BR|bancoReg~1451_combout\ : std_logic;
SIGNAL \BR|bancoReg~253_q\ : std_logic;
SIGNAL \BR|bancoReg~221_q\ : std_logic;
SIGNAL \BR|bancoReg~189_q\ : std_logic;
SIGNAL \BR|bancoReg~1452_combout\ : std_logic;
SIGNAL \BR|bancoReg~285_q\ : std_logic;
SIGNAL \BR|bancoReg~1453_combout\ : std_logic;
SIGNAL \BR|bancoReg~349_q\ : std_logic;
SIGNAL \BR|bancoReg~381_q\ : std_logic;
SIGNAL \BR|bancoReg~317_q\ : std_logic;
SIGNAL \BR|bancoReg~1454_combout\ : std_logic;
SIGNAL \BR|bancoReg~413_q\ : std_logic;
SIGNAL \BR|bancoReg~1455_combout\ : std_logic;
SIGNAL \BR|bancoReg~93_q\ : std_logic;
SIGNAL \BR|bancoReg~125_q\ : std_logic;
SIGNAL \BR|bancoReg~61_q\ : std_logic;
SIGNAL \BR|bancoReg~1456_combout\ : std_logic;
SIGNAL \BR|bancoReg~157_q\ : std_logic;
SIGNAL \BR|bancoReg~1457_combout\ : std_logic;
SIGNAL \BR|bancoReg~1458_combout\ : std_logic;
SIGNAL \BR|bancoReg~509_q\ : std_logic;
SIGNAL \BR|bancoReg~477_q\ : std_logic;
SIGNAL \BR|bancoReg~445_q\ : std_logic;
SIGNAL \BR|bancoReg~1459_combout\ : std_logic;
SIGNAL \BR|bancoReg~541_q\ : std_logic;
SIGNAL \BR|bancoReg~1460_combout\ : std_logic;
SIGNAL \BR|bancoReg~1461_combout\ : std_logic;
SIGNAL \BR|saidaA[23]~9_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~892_q\ : std_logic;
SIGNAL \BR|bancoReg~636_q\ : std_logic;
SIGNAL \BR|bancoReg~1482_combout\ : std_logic;
SIGNAL \BR|bancoReg~1020_q\ : std_logic;
SIGNAL \BR|bancoReg~1483_combout\ : std_logic;
SIGNAL \BR|bancoReg~860_q\ : std_logic;
SIGNAL \BR|bancoReg~732_q\ : std_logic;
SIGNAL \BR|bancoReg~604_q\ : std_logic;
SIGNAL \BR|bancoReg~1484_combout\ : std_logic;
SIGNAL \BR|bancoReg~988_q\ : std_logic;
SIGNAL \BR|bancoReg~1485_combout\ : std_logic;
SIGNAL \BR|bancoReg~700_q\ : std_logic;
SIGNAL \BR|bancoReg~828_q\ : std_logic;
SIGNAL \BR|bancoReg~572_q\ : std_logic;
SIGNAL \BR|bancoReg~1486_combout\ : std_logic;
SIGNAL \BR|bancoReg~956_q\ : std_logic;
SIGNAL \BR|bancoReg~1487_combout\ : std_logic;
SIGNAL \BR|bancoReg~1488_combout\ : std_logic;
SIGNAL \BR|bancoReg~924_q\ : std_logic;
SIGNAL \BR|bancoReg~796_q\ : std_logic;
SIGNAL \BR|bancoReg~668_q\ : std_logic;
SIGNAL \BR|bancoReg~1489_combout\ : std_logic;
SIGNAL \BR|bancoReg~1052_q\ : std_logic;
SIGNAL \BR|bancoReg~1490_combout\ : std_logic;
SIGNAL \BR|bancoReg~1491_combout\ : std_logic;
SIGNAL \BR|bancoReg~380_q\ : std_logic;
SIGNAL \BR|bancoReg~348_q\ : std_logic;
SIGNAL \BR|bancoReg~316_q\ : std_logic;
SIGNAL \BR|bancoReg~1492_combout\ : std_logic;
SIGNAL \BR|bancoReg~412_q\ : std_logic;
SIGNAL \BR|bancoReg~1493_combout\ : std_logic;
SIGNAL \BR|bancoReg~220_q\ : std_logic;
SIGNAL \BR|bancoReg~252_q\ : std_logic;
SIGNAL \BR|bancoReg~188_q\ : std_logic;
SIGNAL \BR|bancoReg~1494_combout\ : std_logic;
SIGNAL \BR|bancoReg~284_q\ : std_logic;
SIGNAL \BR|bancoReg~1495_combout\ : std_logic;
SIGNAL \BR|bancoReg~124_q\ : std_logic;
SIGNAL \BR|bancoReg~92_q\ : std_logic;
SIGNAL \BR|bancoReg~60_q\ : std_logic;
SIGNAL \BR|bancoReg~1496_combout\ : std_logic;
SIGNAL \BR|bancoReg~156_q\ : std_logic;
SIGNAL \BR|bancoReg~1497_combout\ : std_logic;
SIGNAL \BR|bancoReg~1498_combout\ : std_logic;
SIGNAL \BR|bancoReg~476_q\ : std_logic;
SIGNAL \BR|bancoReg~508_q\ : std_logic;
SIGNAL \BR|bancoReg~444_q\ : std_logic;
SIGNAL \BR|bancoReg~1499_combout\ : std_logic;
SIGNAL \BR|bancoReg~540_q\ : std_logic;
SIGNAL \BR|bancoReg~1500_combout\ : std_logic;
SIGNAL \BR|bancoReg~1501_combout\ : std_logic;
SIGNAL \BR|saidaA[22]~10_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~859_q\ : std_logic;
SIGNAL \BR|bancoReg~603_q\ : std_logic;
SIGNAL \BR|bancoReg~1522_combout\ : std_logic;
SIGNAL \BR|bancoReg~987_q\ : std_logic;
SIGNAL \BR|bancoReg~1523_combout\ : std_logic;
SIGNAL \BR|bancoReg~891_q\ : std_logic;
SIGNAL \BR|bancoReg~763_q\ : std_logic;
SIGNAL \BR|bancoReg~635_q\ : std_logic;
SIGNAL \BR|bancoReg~1524_combout\ : std_logic;
SIGNAL \BR|bancoReg~1019_q\ : std_logic;
SIGNAL \BR|bancoReg~1525_combout\ : std_logic;
SIGNAL \BR|bancoReg~827_q\ : std_logic;
SIGNAL \BR|bancoReg~699_q\ : std_logic;
SIGNAL \BR|bancoReg~571_q\ : std_logic;
SIGNAL \BR|bancoReg~1526_combout\ : std_logic;
SIGNAL \BR|bancoReg~955_q\ : std_logic;
SIGNAL \BR|bancoReg~1527_combout\ : std_logic;
SIGNAL \BR|bancoReg~1528_combout\ : std_logic;
SIGNAL \BR|bancoReg~795_q\ : std_logic;
SIGNAL \BR|bancoReg~923_q\ : std_logic;
SIGNAL \BR|bancoReg~667_q\ : std_logic;
SIGNAL \BR|bancoReg~1529_combout\ : std_logic;
SIGNAL \BR|bancoReg~1051_q\ : std_logic;
SIGNAL \BR|bancoReg~1530_combout\ : std_logic;
SIGNAL \BR|bancoReg~1531_combout\ : std_logic;
SIGNAL \BR|bancoReg~251_q\ : std_logic;
SIGNAL \BR|bancoReg~219_q\ : std_logic;
SIGNAL \BR|bancoReg~187_q\ : std_logic;
SIGNAL \BR|bancoReg~1532_combout\ : std_logic;
SIGNAL \BR|bancoReg~283_q\ : std_logic;
SIGNAL \BR|bancoReg~1533_combout\ : std_logic;
SIGNAL \BR|bancoReg~347_q\ : std_logic;
SIGNAL \BR|bancoReg~379_q\ : std_logic;
SIGNAL \BR|bancoReg~315_q\ : std_logic;
SIGNAL \BR|bancoReg~1534_combout\ : std_logic;
SIGNAL \BR|bancoReg~411_q\ : std_logic;
SIGNAL \BR|bancoReg~1535_combout\ : std_logic;
SIGNAL \BR|bancoReg~91_q\ : std_logic;
SIGNAL \BR|bancoReg~123_q\ : std_logic;
SIGNAL \BR|bancoReg~59_q\ : std_logic;
SIGNAL \BR|bancoReg~1536_combout\ : std_logic;
SIGNAL \BR|bancoReg~155_q\ : std_logic;
SIGNAL \BR|bancoReg~1537_combout\ : std_logic;
SIGNAL \BR|bancoReg~1538_combout\ : std_logic;
SIGNAL \BR|bancoReg~507_q\ : std_logic;
SIGNAL \BR|bancoReg~475_q\ : std_logic;
SIGNAL \BR|bancoReg~443_q\ : std_logic;
SIGNAL \BR|bancoReg~1539_combout\ : std_logic;
SIGNAL \BR|bancoReg~539_q\ : std_logic;
SIGNAL \BR|bancoReg~1540_combout\ : std_logic;
SIGNAL \BR|bancoReg~1541_combout\ : std_logic;
SIGNAL \BR|saidaA[21]~11_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~890_q\ : std_logic;
SIGNAL \BR|bancoReg~634_q\ : std_logic;
SIGNAL \BR|bancoReg~1562_combout\ : std_logic;
SIGNAL \BR|bancoReg~1018_q\ : std_logic;
SIGNAL \BR|bancoReg~1563_combout\ : std_logic;
SIGNAL \BR|bancoReg~858_q\ : std_logic;
SIGNAL \BR|bancoReg~730_q\ : std_logic;
SIGNAL \BR|bancoReg~602_q\ : std_logic;
SIGNAL \BR|bancoReg~1564_combout\ : std_logic;
SIGNAL \BR|bancoReg~986_q\ : std_logic;
SIGNAL \BR|bancoReg~1565_combout\ : std_logic;
SIGNAL \BR|bancoReg~698_q\ : std_logic;
SIGNAL \BR|bancoReg~826_q\ : std_logic;
SIGNAL \BR|bancoReg~570_q\ : std_logic;
SIGNAL \BR|bancoReg~1566_combout\ : std_logic;
SIGNAL \BR|bancoReg~954_q\ : std_logic;
SIGNAL \BR|bancoReg~1567_combout\ : std_logic;
SIGNAL \BR|bancoReg~1568_combout\ : std_logic;
SIGNAL \BR|bancoReg~922_q\ : std_logic;
SIGNAL \BR|bancoReg~794_q\ : std_logic;
SIGNAL \BR|bancoReg~666_q\ : std_logic;
SIGNAL \BR|bancoReg~1569_combout\ : std_logic;
SIGNAL \BR|bancoReg~1050_q\ : std_logic;
SIGNAL \BR|bancoReg~1570_combout\ : std_logic;
SIGNAL \BR|bancoReg~1571_combout\ : std_logic;
SIGNAL \BR|bancoReg~378_q\ : std_logic;
SIGNAL \BR|bancoReg~346_q\ : std_logic;
SIGNAL \BR|bancoReg~314_q\ : std_logic;
SIGNAL \BR|bancoReg~1572_combout\ : std_logic;
SIGNAL \BR|bancoReg~410_q\ : std_logic;
SIGNAL \BR|bancoReg~1573_combout\ : std_logic;
SIGNAL \BR|bancoReg~218_q\ : std_logic;
SIGNAL \BR|bancoReg~250_q\ : std_logic;
SIGNAL \BR|bancoReg~186_q\ : std_logic;
SIGNAL \BR|bancoReg~1574_combout\ : std_logic;
SIGNAL \BR|bancoReg~282_q\ : std_logic;
SIGNAL \BR|bancoReg~1575_combout\ : std_logic;
SIGNAL \BR|bancoReg~122_q\ : std_logic;
SIGNAL \BR|bancoReg~90_q\ : std_logic;
SIGNAL \BR|bancoReg~58_q\ : std_logic;
SIGNAL \BR|bancoReg~1576_combout\ : std_logic;
SIGNAL \BR|bancoReg~154_q\ : std_logic;
SIGNAL \BR|bancoReg~1577_combout\ : std_logic;
SIGNAL \BR|bancoReg~1578_combout\ : std_logic;
SIGNAL \BR|bancoReg~474_q\ : std_logic;
SIGNAL \BR|bancoReg~506_q\ : std_logic;
SIGNAL \BR|bancoReg~442_q\ : std_logic;
SIGNAL \BR|bancoReg~1579_combout\ : std_logic;
SIGNAL \BR|bancoReg~538_q\ : std_logic;
SIGNAL \BR|bancoReg~1580_combout\ : std_logic;
SIGNAL \BR|bancoReg~1581_combout\ : std_logic;
SIGNAL \BR|saidaA[20]~12_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~857_q\ : std_logic;
SIGNAL \BR|bancoReg~601_q\ : std_logic;
SIGNAL \BR|bancoReg~1602_combout\ : std_logic;
SIGNAL \BR|bancoReg~985_q\ : std_logic;
SIGNAL \BR|bancoReg~1603_combout\ : std_logic;
SIGNAL \BR|bancoReg~889_q\ : std_logic;
SIGNAL \BR|bancoReg~761_q\ : std_logic;
SIGNAL \BR|bancoReg~633_q\ : std_logic;
SIGNAL \BR|bancoReg~1604_combout\ : std_logic;
SIGNAL \BR|bancoReg~1017_q\ : std_logic;
SIGNAL \BR|bancoReg~1605_combout\ : std_logic;
SIGNAL \BR|bancoReg~825_q\ : std_logic;
SIGNAL \BR|bancoReg~697_q\ : std_logic;
SIGNAL \BR|bancoReg~569_q\ : std_logic;
SIGNAL \BR|bancoReg~1606_combout\ : std_logic;
SIGNAL \BR|bancoReg~953_q\ : std_logic;
SIGNAL \BR|bancoReg~1607_combout\ : std_logic;
SIGNAL \BR|bancoReg~1608_combout\ : std_logic;
SIGNAL \BR|bancoReg~793_q\ : std_logic;
SIGNAL \BR|bancoReg~921_q\ : std_logic;
SIGNAL \BR|bancoReg~665_q\ : std_logic;
SIGNAL \BR|bancoReg~1609_combout\ : std_logic;
SIGNAL \BR|bancoReg~1049_q\ : std_logic;
SIGNAL \BR|bancoReg~1610_combout\ : std_logic;
SIGNAL \BR|bancoReg~1611_combout\ : std_logic;
SIGNAL \BR|bancoReg~249_q\ : std_logic;
SIGNAL \BR|bancoReg~217_q\ : std_logic;
SIGNAL \BR|bancoReg~185_q\ : std_logic;
SIGNAL \BR|bancoReg~1612_combout\ : std_logic;
SIGNAL \BR|bancoReg~281_q\ : std_logic;
SIGNAL \BR|bancoReg~1613_combout\ : std_logic;
SIGNAL \BR|bancoReg~345_q\ : std_logic;
SIGNAL \BR|bancoReg~377_q\ : std_logic;
SIGNAL \BR|bancoReg~313_q\ : std_logic;
SIGNAL \BR|bancoReg~1614_combout\ : std_logic;
SIGNAL \BR|bancoReg~409_q\ : std_logic;
SIGNAL \BR|bancoReg~1615_combout\ : std_logic;
SIGNAL \BR|bancoReg~89_q\ : std_logic;
SIGNAL \BR|bancoReg~121_q\ : std_logic;
SIGNAL \BR|bancoReg~57_q\ : std_logic;
SIGNAL \BR|bancoReg~1616_combout\ : std_logic;
SIGNAL \BR|bancoReg~153_q\ : std_logic;
SIGNAL \BR|bancoReg~1617_combout\ : std_logic;
SIGNAL \BR|bancoReg~1618_combout\ : std_logic;
SIGNAL \BR|bancoReg~505_q\ : std_logic;
SIGNAL \BR|bancoReg~473_q\ : std_logic;
SIGNAL \BR|bancoReg~441_q\ : std_logic;
SIGNAL \BR|bancoReg~1619_combout\ : std_logic;
SIGNAL \BR|bancoReg~537_q\ : std_logic;
SIGNAL \BR|bancoReg~1620_combout\ : std_logic;
SIGNAL \BR|bancoReg~1621_combout\ : std_logic;
SIGNAL \BR|saidaA[19]~13_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~888_q\ : std_logic;
SIGNAL \BR|bancoReg~632_q\ : std_logic;
SIGNAL \BR|bancoReg~1642_combout\ : std_logic;
SIGNAL \BR|bancoReg~1016_q\ : std_logic;
SIGNAL \BR|bancoReg~1643_combout\ : std_logic;
SIGNAL \BR|bancoReg~856_q\ : std_logic;
SIGNAL \BR|bancoReg~728_q\ : std_logic;
SIGNAL \BR|bancoReg~600_q\ : std_logic;
SIGNAL \BR|bancoReg~1644_combout\ : std_logic;
SIGNAL \BR|bancoReg~984_q\ : std_logic;
SIGNAL \BR|bancoReg~1645_combout\ : std_logic;
SIGNAL \BR|bancoReg~696_q\ : std_logic;
SIGNAL \BR|bancoReg~824_q\ : std_logic;
SIGNAL \BR|bancoReg~568_q\ : std_logic;
SIGNAL \BR|bancoReg~1646_combout\ : std_logic;
SIGNAL \BR|bancoReg~952_q\ : std_logic;
SIGNAL \BR|bancoReg~1647_combout\ : std_logic;
SIGNAL \BR|bancoReg~1648_combout\ : std_logic;
SIGNAL \BR|bancoReg~920_q\ : std_logic;
SIGNAL \BR|bancoReg~792_q\ : std_logic;
SIGNAL \BR|bancoReg~664_q\ : std_logic;
SIGNAL \BR|bancoReg~1649_combout\ : std_logic;
SIGNAL \BR|bancoReg~1048_q\ : std_logic;
SIGNAL \BR|bancoReg~1650_combout\ : std_logic;
SIGNAL \BR|bancoReg~1651_combout\ : std_logic;
SIGNAL \BR|bancoReg~376_q\ : std_logic;
SIGNAL \BR|bancoReg~344_q\ : std_logic;
SIGNAL \BR|bancoReg~312_q\ : std_logic;
SIGNAL \BR|bancoReg~1652_combout\ : std_logic;
SIGNAL \BR|bancoReg~408_q\ : std_logic;
SIGNAL \BR|bancoReg~1653_combout\ : std_logic;
SIGNAL \BR|bancoReg~216_q\ : std_logic;
SIGNAL \BR|bancoReg~248_q\ : std_logic;
SIGNAL \BR|bancoReg~184_q\ : std_logic;
SIGNAL \BR|bancoReg~1654_combout\ : std_logic;
SIGNAL \BR|bancoReg~280_q\ : std_logic;
SIGNAL \BR|bancoReg~1655_combout\ : std_logic;
SIGNAL \BR|bancoReg~120_q\ : std_logic;
SIGNAL \BR|bancoReg~88_q\ : std_logic;
SIGNAL \BR|bancoReg~56_q\ : std_logic;
SIGNAL \BR|bancoReg~1656_combout\ : std_logic;
SIGNAL \BR|bancoReg~152_q\ : std_logic;
SIGNAL \BR|bancoReg~1657_combout\ : std_logic;
SIGNAL \BR|bancoReg~1658_combout\ : std_logic;
SIGNAL \BR|bancoReg~472_q\ : std_logic;
SIGNAL \BR|bancoReg~504_q\ : std_logic;
SIGNAL \BR|bancoReg~440_q\ : std_logic;
SIGNAL \BR|bancoReg~1659_combout\ : std_logic;
SIGNAL \BR|bancoReg~536_q\ : std_logic;
SIGNAL \BR|bancoReg~1660_combout\ : std_logic;
SIGNAL \BR|bancoReg~1661_combout\ : std_logic;
SIGNAL \BR|saidaA[18]~14_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~855_q\ : std_logic;
SIGNAL \BR|bancoReg~599_q\ : std_logic;
SIGNAL \BR|bancoReg~1682_combout\ : std_logic;
SIGNAL \BR|bancoReg~983_q\ : std_logic;
SIGNAL \BR|bancoReg~1683_combout\ : std_logic;
SIGNAL \BR|bancoReg~887_q\ : std_logic;
SIGNAL \BR|bancoReg~759_q\ : std_logic;
SIGNAL \BR|bancoReg~631_q\ : std_logic;
SIGNAL \BR|bancoReg~1684_combout\ : std_logic;
SIGNAL \BR|bancoReg~1015_q\ : std_logic;
SIGNAL \BR|bancoReg~1685_combout\ : std_logic;
SIGNAL \BR|bancoReg~823_q\ : std_logic;
SIGNAL \BR|bancoReg~695_q\ : std_logic;
SIGNAL \BR|bancoReg~567_q\ : std_logic;
SIGNAL \BR|bancoReg~1686_combout\ : std_logic;
SIGNAL \BR|bancoReg~951_q\ : std_logic;
SIGNAL \BR|bancoReg~1687_combout\ : std_logic;
SIGNAL \BR|bancoReg~1688_combout\ : std_logic;
SIGNAL \BR|bancoReg~791_q\ : std_logic;
SIGNAL \BR|bancoReg~919_q\ : std_logic;
SIGNAL \BR|bancoReg~663_q\ : std_logic;
SIGNAL \BR|bancoReg~1689_combout\ : std_logic;
SIGNAL \BR|bancoReg~1047_q\ : std_logic;
SIGNAL \BR|bancoReg~1690_combout\ : std_logic;
SIGNAL \BR|bancoReg~1691_combout\ : std_logic;
SIGNAL \BR|bancoReg~247_q\ : std_logic;
SIGNAL \BR|bancoReg~215_q\ : std_logic;
SIGNAL \BR|bancoReg~183_q\ : std_logic;
SIGNAL \BR|bancoReg~1692_combout\ : std_logic;
SIGNAL \BR|bancoReg~279_q\ : std_logic;
SIGNAL \BR|bancoReg~1693_combout\ : std_logic;
SIGNAL \BR|bancoReg~343_q\ : std_logic;
SIGNAL \BR|bancoReg~375_q\ : std_logic;
SIGNAL \BR|bancoReg~311_q\ : std_logic;
SIGNAL \BR|bancoReg~1694_combout\ : std_logic;
SIGNAL \BR|bancoReg~407_q\ : std_logic;
SIGNAL \BR|bancoReg~1695_combout\ : std_logic;
SIGNAL \BR|bancoReg~87_q\ : std_logic;
SIGNAL \BR|bancoReg~119_q\ : std_logic;
SIGNAL \BR|bancoReg~55_q\ : std_logic;
SIGNAL \BR|bancoReg~1696_combout\ : std_logic;
SIGNAL \BR|bancoReg~151_q\ : std_logic;
SIGNAL \BR|bancoReg~1697_combout\ : std_logic;
SIGNAL \BR|bancoReg~1698_combout\ : std_logic;
SIGNAL \BR|bancoReg~503_q\ : std_logic;
SIGNAL \BR|bancoReg~471_q\ : std_logic;
SIGNAL \BR|bancoReg~439_q\ : std_logic;
SIGNAL \BR|bancoReg~1699_combout\ : std_logic;
SIGNAL \BR|bancoReg~535_q\ : std_logic;
SIGNAL \BR|bancoReg~1700_combout\ : std_logic;
SIGNAL \BR|bancoReg~1701_combout\ : std_logic;
SIGNAL \BR|saidaA[17]~15_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~886_q\ : std_logic;
SIGNAL \BR|bancoReg~630_q\ : std_logic;
SIGNAL \BR|bancoReg~1722_combout\ : std_logic;
SIGNAL \BR|bancoReg~1014_q\ : std_logic;
SIGNAL \BR|bancoReg~1723_combout\ : std_logic;
SIGNAL \BR|bancoReg~854_q\ : std_logic;
SIGNAL \BR|bancoReg~726_q\ : std_logic;
SIGNAL \BR|bancoReg~598_q\ : std_logic;
SIGNAL \BR|bancoReg~1724_combout\ : std_logic;
SIGNAL \BR|bancoReg~982_q\ : std_logic;
SIGNAL \BR|bancoReg~1725_combout\ : std_logic;
SIGNAL \BR|bancoReg~694_q\ : std_logic;
SIGNAL \BR|bancoReg~822_q\ : std_logic;
SIGNAL \BR|bancoReg~566_q\ : std_logic;
SIGNAL \BR|bancoReg~1726_combout\ : std_logic;
SIGNAL \BR|bancoReg~950_q\ : std_logic;
SIGNAL \BR|bancoReg~1727_combout\ : std_logic;
SIGNAL \BR|bancoReg~1728_combout\ : std_logic;
SIGNAL \BR|bancoReg~918_q\ : std_logic;
SIGNAL \BR|bancoReg~790_q\ : std_logic;
SIGNAL \BR|bancoReg~662_q\ : std_logic;
SIGNAL \BR|bancoReg~1729_combout\ : std_logic;
SIGNAL \BR|bancoReg~1046_q\ : std_logic;
SIGNAL \BR|bancoReg~1730_combout\ : std_logic;
SIGNAL \BR|bancoReg~1731_combout\ : std_logic;
SIGNAL \BR|bancoReg~374_q\ : std_logic;
SIGNAL \BR|bancoReg~342_q\ : std_logic;
SIGNAL \BR|bancoReg~310_q\ : std_logic;
SIGNAL \BR|bancoReg~1732_combout\ : std_logic;
SIGNAL \BR|bancoReg~406_q\ : std_logic;
SIGNAL \BR|bancoReg~1733_combout\ : std_logic;
SIGNAL \BR|bancoReg~214_q\ : std_logic;
SIGNAL \BR|bancoReg~246_q\ : std_logic;
SIGNAL \BR|bancoReg~182_q\ : std_logic;
SIGNAL \BR|bancoReg~1734_combout\ : std_logic;
SIGNAL \BR|bancoReg~278_q\ : std_logic;
SIGNAL \BR|bancoReg~1735_combout\ : std_logic;
SIGNAL \BR|bancoReg~118_q\ : std_logic;
SIGNAL \BR|bancoReg~86_q\ : std_logic;
SIGNAL \BR|bancoReg~54_q\ : std_logic;
SIGNAL \BR|bancoReg~1736_combout\ : std_logic;
SIGNAL \BR|bancoReg~150_q\ : std_logic;
SIGNAL \BR|bancoReg~1737_combout\ : std_logic;
SIGNAL \BR|bancoReg~1738_combout\ : std_logic;
SIGNAL \BR|bancoReg~470_q\ : std_logic;
SIGNAL \BR|bancoReg~502_q\ : std_logic;
SIGNAL \BR|bancoReg~438_q\ : std_logic;
SIGNAL \BR|bancoReg~1739_combout\ : std_logic;
SIGNAL \BR|bancoReg~534_q\ : std_logic;
SIGNAL \BR|bancoReg~1740_combout\ : std_logic;
SIGNAL \BR|bancoReg~1741_combout\ : std_logic;
SIGNAL \BR|saidaA[16]~16_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~853_q\ : std_logic;
SIGNAL \BR|bancoReg~597_q\ : std_logic;
SIGNAL \BR|bancoReg~1762_combout\ : std_logic;
SIGNAL \BR|bancoReg~981_q\ : std_logic;
SIGNAL \BR|bancoReg~1763_combout\ : std_logic;
SIGNAL \BR|bancoReg~885_q\ : std_logic;
SIGNAL \BR|bancoReg~757_q\ : std_logic;
SIGNAL \BR|bancoReg~629_q\ : std_logic;
SIGNAL \BR|bancoReg~1764_combout\ : std_logic;
SIGNAL \BR|bancoReg~1013_q\ : std_logic;
SIGNAL \BR|bancoReg~1765_combout\ : std_logic;
SIGNAL \BR|bancoReg~821_q\ : std_logic;
SIGNAL \BR|bancoReg~693_q\ : std_logic;
SIGNAL \BR|bancoReg~565_q\ : std_logic;
SIGNAL \BR|bancoReg~1766_combout\ : std_logic;
SIGNAL \BR|bancoReg~949_q\ : std_logic;
SIGNAL \BR|bancoReg~1767_combout\ : std_logic;
SIGNAL \BR|bancoReg~1768_combout\ : std_logic;
SIGNAL \BR|bancoReg~789_q\ : std_logic;
SIGNAL \BR|bancoReg~917_q\ : std_logic;
SIGNAL \BR|bancoReg~661_q\ : std_logic;
SIGNAL \BR|bancoReg~1769_combout\ : std_logic;
SIGNAL \BR|bancoReg~1045_q\ : std_logic;
SIGNAL \BR|bancoReg~1770_combout\ : std_logic;
SIGNAL \BR|bancoReg~1771_combout\ : std_logic;
SIGNAL \BR|bancoReg~245_q\ : std_logic;
SIGNAL \BR|bancoReg~213_q\ : std_logic;
SIGNAL \BR|bancoReg~181_q\ : std_logic;
SIGNAL \BR|bancoReg~1772_combout\ : std_logic;
SIGNAL \BR|bancoReg~277_q\ : std_logic;
SIGNAL \BR|bancoReg~1773_combout\ : std_logic;
SIGNAL \BR|bancoReg~341_q\ : std_logic;
SIGNAL \BR|bancoReg~373_q\ : std_logic;
SIGNAL \BR|bancoReg~309_q\ : std_logic;
SIGNAL \BR|bancoReg~1774_combout\ : std_logic;
SIGNAL \BR|bancoReg~405_q\ : std_logic;
SIGNAL \BR|bancoReg~1775_combout\ : std_logic;
SIGNAL \BR|bancoReg~85_q\ : std_logic;
SIGNAL \BR|bancoReg~117_q\ : std_logic;
SIGNAL \BR|bancoReg~53_q\ : std_logic;
SIGNAL \BR|bancoReg~1776_combout\ : std_logic;
SIGNAL \BR|bancoReg~149_q\ : std_logic;
SIGNAL \BR|bancoReg~1777_combout\ : std_logic;
SIGNAL \BR|bancoReg~1778_combout\ : std_logic;
SIGNAL \BR|bancoReg~501_q\ : std_logic;
SIGNAL \BR|bancoReg~469_q\ : std_logic;
SIGNAL \BR|bancoReg~437_q\ : std_logic;
SIGNAL \BR|bancoReg~1779_combout\ : std_logic;
SIGNAL \BR|bancoReg~533_q\ : std_logic;
SIGNAL \BR|bancoReg~1780_combout\ : std_logic;
SIGNAL \BR|bancoReg~1781_combout\ : std_logic;
SIGNAL \BR|saidaA[15]~17_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~884_q\ : std_logic;
SIGNAL \BR|bancoReg~628_q\ : std_logic;
SIGNAL \BR|bancoReg~1802_combout\ : std_logic;
SIGNAL \BR|bancoReg~1012_q\ : std_logic;
SIGNAL \BR|bancoReg~1803_combout\ : std_logic;
SIGNAL \BR|bancoReg~852_q\ : std_logic;
SIGNAL \BR|bancoReg~724_q\ : std_logic;
SIGNAL \BR|bancoReg~596_q\ : std_logic;
SIGNAL \BR|bancoReg~1804_combout\ : std_logic;
SIGNAL \BR|bancoReg~980_q\ : std_logic;
SIGNAL \BR|bancoReg~1805_combout\ : std_logic;
SIGNAL \BR|bancoReg~692_q\ : std_logic;
SIGNAL \BR|bancoReg~820_q\ : std_logic;
SIGNAL \BR|bancoReg~564_q\ : std_logic;
SIGNAL \BR|bancoReg~1806_combout\ : std_logic;
SIGNAL \BR|bancoReg~948_q\ : std_logic;
SIGNAL \BR|bancoReg~1807_combout\ : std_logic;
SIGNAL \BR|bancoReg~1808_combout\ : std_logic;
SIGNAL \BR|bancoReg~916_q\ : std_logic;
SIGNAL \BR|bancoReg~788_q\ : std_logic;
SIGNAL \BR|bancoReg~660_q\ : std_logic;
SIGNAL \BR|bancoReg~1809_combout\ : std_logic;
SIGNAL \BR|bancoReg~1044_q\ : std_logic;
SIGNAL \BR|bancoReg~1810_combout\ : std_logic;
SIGNAL \BR|bancoReg~1811_combout\ : std_logic;
SIGNAL \BR|bancoReg~372_q\ : std_logic;
SIGNAL \BR|bancoReg~340_q\ : std_logic;
SIGNAL \BR|bancoReg~308_q\ : std_logic;
SIGNAL \BR|bancoReg~1812_combout\ : std_logic;
SIGNAL \BR|bancoReg~404_q\ : std_logic;
SIGNAL \BR|bancoReg~1813_combout\ : std_logic;
SIGNAL \BR|bancoReg~212_q\ : std_logic;
SIGNAL \BR|bancoReg~244_q\ : std_logic;
SIGNAL \BR|bancoReg~180_q\ : std_logic;
SIGNAL \BR|bancoReg~1814_combout\ : std_logic;
SIGNAL \BR|bancoReg~276_q\ : std_logic;
SIGNAL \BR|bancoReg~1815_combout\ : std_logic;
SIGNAL \BR|bancoReg~116_q\ : std_logic;
SIGNAL \BR|bancoReg~84_q\ : std_logic;
SIGNAL \BR|bancoReg~52_q\ : std_logic;
SIGNAL \BR|bancoReg~1816_combout\ : std_logic;
SIGNAL \BR|bancoReg~148_q\ : std_logic;
SIGNAL \BR|bancoReg~1817_combout\ : std_logic;
SIGNAL \BR|bancoReg~1818_combout\ : std_logic;
SIGNAL \BR|bancoReg~468_q\ : std_logic;
SIGNAL \BR|bancoReg~500_q\ : std_logic;
SIGNAL \BR|bancoReg~436_q\ : std_logic;
SIGNAL \BR|bancoReg~1819_combout\ : std_logic;
SIGNAL \BR|bancoReg~532_q\ : std_logic;
SIGNAL \BR|bancoReg~1820_combout\ : std_logic;
SIGNAL \BR|bancoReg~1821_combout\ : std_logic;
SIGNAL \BR|saidaA[14]~18_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~851_q\ : std_logic;
SIGNAL \BR|bancoReg~595_q\ : std_logic;
SIGNAL \BR|bancoReg~1842_combout\ : std_logic;
SIGNAL \BR|bancoReg~979_q\ : std_logic;
SIGNAL \BR|bancoReg~1843_combout\ : std_logic;
SIGNAL \BR|bancoReg~883_q\ : std_logic;
SIGNAL \BR|bancoReg~755_q\ : std_logic;
SIGNAL \BR|bancoReg~627_q\ : std_logic;
SIGNAL \BR|bancoReg~1844_combout\ : std_logic;
SIGNAL \BR|bancoReg~1011_q\ : std_logic;
SIGNAL \BR|bancoReg~1845_combout\ : std_logic;
SIGNAL \BR|bancoReg~819_q\ : std_logic;
SIGNAL \BR|bancoReg~691_q\ : std_logic;
SIGNAL \BR|bancoReg~563_q\ : std_logic;
SIGNAL \BR|bancoReg~1846_combout\ : std_logic;
SIGNAL \BR|bancoReg~947_q\ : std_logic;
SIGNAL \BR|bancoReg~1847_combout\ : std_logic;
SIGNAL \BR|bancoReg~1848_combout\ : std_logic;
SIGNAL \BR|bancoReg~787_q\ : std_logic;
SIGNAL \BR|bancoReg~915_q\ : std_logic;
SIGNAL \BR|bancoReg~659_q\ : std_logic;
SIGNAL \BR|bancoReg~1849_combout\ : std_logic;
SIGNAL \BR|bancoReg~1043_q\ : std_logic;
SIGNAL \BR|bancoReg~1850_combout\ : std_logic;
SIGNAL \BR|bancoReg~1851_combout\ : std_logic;
SIGNAL \BR|bancoReg~243_q\ : std_logic;
SIGNAL \BR|bancoReg~211_q\ : std_logic;
SIGNAL \BR|bancoReg~179_q\ : std_logic;
SIGNAL \BR|bancoReg~1852_combout\ : std_logic;
SIGNAL \BR|bancoReg~275_q\ : std_logic;
SIGNAL \BR|bancoReg~1853_combout\ : std_logic;
SIGNAL \BR|bancoReg~339_q\ : std_logic;
SIGNAL \BR|bancoReg~371_q\ : std_logic;
SIGNAL \BR|bancoReg~307_q\ : std_logic;
SIGNAL \BR|bancoReg~1854_combout\ : std_logic;
SIGNAL \BR|bancoReg~403_q\ : std_logic;
SIGNAL \BR|bancoReg~1855_combout\ : std_logic;
SIGNAL \BR|bancoReg~83_q\ : std_logic;
SIGNAL \BR|bancoReg~115_q\ : std_logic;
SIGNAL \BR|bancoReg~51_q\ : std_logic;
SIGNAL \BR|bancoReg~1856_combout\ : std_logic;
SIGNAL \BR|bancoReg~147_q\ : std_logic;
SIGNAL \BR|bancoReg~1857_combout\ : std_logic;
SIGNAL \BR|bancoReg~1858_combout\ : std_logic;
SIGNAL \BR|bancoReg~499_q\ : std_logic;
SIGNAL \BR|bancoReg~467_q\ : std_logic;
SIGNAL \BR|bancoReg~435_q\ : std_logic;
SIGNAL \BR|bancoReg~1859_combout\ : std_logic;
SIGNAL \BR|bancoReg~531_q\ : std_logic;
SIGNAL \BR|bancoReg~1860_combout\ : std_logic;
SIGNAL \BR|bancoReg~1861_combout\ : std_logic;
SIGNAL \BR|saidaA[13]~19_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~882_q\ : std_logic;
SIGNAL \BR|bancoReg~626_q\ : std_logic;
SIGNAL \BR|bancoReg~1882_combout\ : std_logic;
SIGNAL \BR|bancoReg~1010_q\ : std_logic;
SIGNAL \BR|bancoReg~1883_combout\ : std_logic;
SIGNAL \BR|bancoReg~850_q\ : std_logic;
SIGNAL \BR|bancoReg~722_q\ : std_logic;
SIGNAL \BR|bancoReg~594_q\ : std_logic;
SIGNAL \BR|bancoReg~1884_combout\ : std_logic;
SIGNAL \BR|bancoReg~978_q\ : std_logic;
SIGNAL \BR|bancoReg~1885_combout\ : std_logic;
SIGNAL \BR|bancoReg~690_q\ : std_logic;
SIGNAL \BR|bancoReg~818_q\ : std_logic;
SIGNAL \BR|bancoReg~562_q\ : std_logic;
SIGNAL \BR|bancoReg~1886_combout\ : std_logic;
SIGNAL \BR|bancoReg~946_q\ : std_logic;
SIGNAL \BR|bancoReg~1887_combout\ : std_logic;
SIGNAL \BR|bancoReg~1888_combout\ : std_logic;
SIGNAL \BR|bancoReg~914_q\ : std_logic;
SIGNAL \BR|bancoReg~786_q\ : std_logic;
SIGNAL \BR|bancoReg~658_q\ : std_logic;
SIGNAL \BR|bancoReg~1889_combout\ : std_logic;
SIGNAL \BR|bancoReg~1042_q\ : std_logic;
SIGNAL \BR|bancoReg~1890_combout\ : std_logic;
SIGNAL \BR|bancoReg~1891_combout\ : std_logic;
SIGNAL \BR|bancoReg~370_q\ : std_logic;
SIGNAL \BR|bancoReg~338_q\ : std_logic;
SIGNAL \BR|bancoReg~306_q\ : std_logic;
SIGNAL \BR|bancoReg~1892_combout\ : std_logic;
SIGNAL \BR|bancoReg~402_q\ : std_logic;
SIGNAL \BR|bancoReg~1893_combout\ : std_logic;
SIGNAL \BR|bancoReg~210_q\ : std_logic;
SIGNAL \BR|bancoReg~242_q\ : std_logic;
SIGNAL \BR|bancoReg~178_q\ : std_logic;
SIGNAL \BR|bancoReg~1894_combout\ : std_logic;
SIGNAL \BR|bancoReg~274_q\ : std_logic;
SIGNAL \BR|bancoReg~1895_combout\ : std_logic;
SIGNAL \BR|bancoReg~114_q\ : std_logic;
SIGNAL \BR|bancoReg~82_q\ : std_logic;
SIGNAL \BR|bancoReg~50_q\ : std_logic;
SIGNAL \BR|bancoReg~1896_combout\ : std_logic;
SIGNAL \BR|bancoReg~146_q\ : std_logic;
SIGNAL \BR|bancoReg~1897_combout\ : std_logic;
SIGNAL \BR|bancoReg~1898_combout\ : std_logic;
SIGNAL \BR|bancoReg~466_q\ : std_logic;
SIGNAL \BR|bancoReg~498_q\ : std_logic;
SIGNAL \BR|bancoReg~434_q\ : std_logic;
SIGNAL \BR|bancoReg~1899_combout\ : std_logic;
SIGNAL \BR|bancoReg~530_q\ : std_logic;
SIGNAL \BR|bancoReg~1900_combout\ : std_logic;
SIGNAL \BR|bancoReg~1901_combout\ : std_logic;
SIGNAL \BR|saidaA[12]~20_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~849_q\ : std_logic;
SIGNAL \BR|bancoReg~593_q\ : std_logic;
SIGNAL \BR|bancoReg~1922_combout\ : std_logic;
SIGNAL \BR|bancoReg~977_q\ : std_logic;
SIGNAL \BR|bancoReg~1923_combout\ : std_logic;
SIGNAL \BR|bancoReg~881_q\ : std_logic;
SIGNAL \BR|bancoReg~753_q\ : std_logic;
SIGNAL \BR|bancoReg~625_q\ : std_logic;
SIGNAL \BR|bancoReg~1924_combout\ : std_logic;
SIGNAL \BR|bancoReg~1009_q\ : std_logic;
SIGNAL \BR|bancoReg~1925_combout\ : std_logic;
SIGNAL \BR|bancoReg~817_q\ : std_logic;
SIGNAL \BR|bancoReg~689_q\ : std_logic;
SIGNAL \BR|bancoReg~561_q\ : std_logic;
SIGNAL \BR|bancoReg~1926_combout\ : std_logic;
SIGNAL \BR|bancoReg~945_q\ : std_logic;
SIGNAL \BR|bancoReg~1927_combout\ : std_logic;
SIGNAL \BR|bancoReg~1928_combout\ : std_logic;
SIGNAL \BR|bancoReg~785_q\ : std_logic;
SIGNAL \BR|bancoReg~913_q\ : std_logic;
SIGNAL \BR|bancoReg~657_q\ : std_logic;
SIGNAL \BR|bancoReg~1929_combout\ : std_logic;
SIGNAL \BR|bancoReg~1041_q\ : std_logic;
SIGNAL \BR|bancoReg~1930_combout\ : std_logic;
SIGNAL \BR|bancoReg~1931_combout\ : std_logic;
SIGNAL \BR|bancoReg~241_q\ : std_logic;
SIGNAL \BR|bancoReg~209_q\ : std_logic;
SIGNAL \BR|bancoReg~177_q\ : std_logic;
SIGNAL \BR|bancoReg~1932_combout\ : std_logic;
SIGNAL \BR|bancoReg~273_q\ : std_logic;
SIGNAL \BR|bancoReg~1933_combout\ : std_logic;
SIGNAL \BR|bancoReg~337_q\ : std_logic;
SIGNAL \BR|bancoReg~369_q\ : std_logic;
SIGNAL \BR|bancoReg~305_q\ : std_logic;
SIGNAL \BR|bancoReg~1934_combout\ : std_logic;
SIGNAL \BR|bancoReg~401_q\ : std_logic;
SIGNAL \BR|bancoReg~1935_combout\ : std_logic;
SIGNAL \BR|bancoReg~81_q\ : std_logic;
SIGNAL \BR|bancoReg~113_q\ : std_logic;
SIGNAL \BR|bancoReg~49_q\ : std_logic;
SIGNAL \BR|bancoReg~1936_combout\ : std_logic;
SIGNAL \BR|bancoReg~145_q\ : std_logic;
SIGNAL \BR|bancoReg~1937_combout\ : std_logic;
SIGNAL \BR|bancoReg~1938_combout\ : std_logic;
SIGNAL \BR|bancoReg~497_q\ : std_logic;
SIGNAL \BR|bancoReg~465_q\ : std_logic;
SIGNAL \BR|bancoReg~433_q\ : std_logic;
SIGNAL \BR|bancoReg~1939_combout\ : std_logic;
SIGNAL \BR|bancoReg~529_q\ : std_logic;
SIGNAL \BR|bancoReg~1940_combout\ : std_logic;
SIGNAL \BR|bancoReg~1941_combout\ : std_logic;
SIGNAL \BR|saidaA[11]~21_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~880_q\ : std_logic;
SIGNAL \BR|bancoReg~624_q\ : std_logic;
SIGNAL \BR|bancoReg~1962_combout\ : std_logic;
SIGNAL \BR|bancoReg~1008_q\ : std_logic;
SIGNAL \BR|bancoReg~1963_combout\ : std_logic;
SIGNAL \BR|bancoReg~848_q\ : std_logic;
SIGNAL \BR|bancoReg~720_q\ : std_logic;
SIGNAL \BR|bancoReg~592_q\ : std_logic;
SIGNAL \BR|bancoReg~1964_combout\ : std_logic;
SIGNAL \BR|bancoReg~976_q\ : std_logic;
SIGNAL \BR|bancoReg~1965_combout\ : std_logic;
SIGNAL \BR|bancoReg~688_q\ : std_logic;
SIGNAL \BR|bancoReg~816_q\ : std_logic;
SIGNAL \BR|bancoReg~560_q\ : std_logic;
SIGNAL \BR|bancoReg~1966_combout\ : std_logic;
SIGNAL \BR|bancoReg~944_q\ : std_logic;
SIGNAL \BR|bancoReg~1967_combout\ : std_logic;
SIGNAL \BR|bancoReg~1968_combout\ : std_logic;
SIGNAL \BR|bancoReg~912_q\ : std_logic;
SIGNAL \BR|bancoReg~784_q\ : std_logic;
SIGNAL \BR|bancoReg~656_q\ : std_logic;
SIGNAL \BR|bancoReg~1969_combout\ : std_logic;
SIGNAL \BR|bancoReg~1040_q\ : std_logic;
SIGNAL \BR|bancoReg~1970_combout\ : std_logic;
SIGNAL \BR|bancoReg~1971_combout\ : std_logic;
SIGNAL \BR|bancoReg~368_q\ : std_logic;
SIGNAL \BR|bancoReg~336_q\ : std_logic;
SIGNAL \BR|bancoReg~304_q\ : std_logic;
SIGNAL \BR|bancoReg~1972_combout\ : std_logic;
SIGNAL \BR|bancoReg~400_q\ : std_logic;
SIGNAL \BR|bancoReg~1973_combout\ : std_logic;
SIGNAL \BR|bancoReg~208_q\ : std_logic;
SIGNAL \BR|bancoReg~240_q\ : std_logic;
SIGNAL \BR|bancoReg~176_q\ : std_logic;
SIGNAL \BR|bancoReg~1974_combout\ : std_logic;
SIGNAL \BR|bancoReg~272_q\ : std_logic;
SIGNAL \BR|bancoReg~1975_combout\ : std_logic;
SIGNAL \BR|bancoReg~112_q\ : std_logic;
SIGNAL \BR|bancoReg~80_q\ : std_logic;
SIGNAL \BR|bancoReg~48_q\ : std_logic;
SIGNAL \BR|bancoReg~1976_combout\ : std_logic;
SIGNAL \BR|bancoReg~144_q\ : std_logic;
SIGNAL \BR|bancoReg~1977_combout\ : std_logic;
SIGNAL \BR|bancoReg~1978_combout\ : std_logic;
SIGNAL \BR|bancoReg~464_q\ : std_logic;
SIGNAL \BR|bancoReg~496_q\ : std_logic;
SIGNAL \BR|bancoReg~432_q\ : std_logic;
SIGNAL \BR|bancoReg~1979_combout\ : std_logic;
SIGNAL \BR|bancoReg~528_q\ : std_logic;
SIGNAL \BR|bancoReg~1980_combout\ : std_logic;
SIGNAL \BR|bancoReg~1981_combout\ : std_logic;
SIGNAL \BR|saidaA[10]~22_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~847_q\ : std_logic;
SIGNAL \BR|bancoReg~591_q\ : std_logic;
SIGNAL \BR|bancoReg~2002_combout\ : std_logic;
SIGNAL \BR|bancoReg~975_q\ : std_logic;
SIGNAL \BR|bancoReg~2003_combout\ : std_logic;
SIGNAL \BR|bancoReg~879_q\ : std_logic;
SIGNAL \BR|bancoReg~751_q\ : std_logic;
SIGNAL \BR|bancoReg~623_q\ : std_logic;
SIGNAL \BR|bancoReg~2004_combout\ : std_logic;
SIGNAL \BR|bancoReg~1007_q\ : std_logic;
SIGNAL \BR|bancoReg~2005_combout\ : std_logic;
SIGNAL \BR|bancoReg~815_q\ : std_logic;
SIGNAL \BR|bancoReg~687_q\ : std_logic;
SIGNAL \BR|bancoReg~559_q\ : std_logic;
SIGNAL \BR|bancoReg~2006_combout\ : std_logic;
SIGNAL \BR|bancoReg~943_q\ : std_logic;
SIGNAL \BR|bancoReg~2007_combout\ : std_logic;
SIGNAL \BR|bancoReg~2008_combout\ : std_logic;
SIGNAL \BR|bancoReg~783_q\ : std_logic;
SIGNAL \BR|bancoReg~911_q\ : std_logic;
SIGNAL \BR|bancoReg~655_q\ : std_logic;
SIGNAL \BR|bancoReg~2009_combout\ : std_logic;
SIGNAL \BR|bancoReg~1039_q\ : std_logic;
SIGNAL \BR|bancoReg~2010_combout\ : std_logic;
SIGNAL \BR|bancoReg~2011_combout\ : std_logic;
SIGNAL \BR|bancoReg~239_q\ : std_logic;
SIGNAL \BR|bancoReg~207_q\ : std_logic;
SIGNAL \BR|bancoReg~175_q\ : std_logic;
SIGNAL \BR|bancoReg~2012_combout\ : std_logic;
SIGNAL \BR|bancoReg~271_q\ : std_logic;
SIGNAL \BR|bancoReg~2013_combout\ : std_logic;
SIGNAL \BR|bancoReg~335_q\ : std_logic;
SIGNAL \BR|bancoReg~367_q\ : std_logic;
SIGNAL \BR|bancoReg~303_q\ : std_logic;
SIGNAL \BR|bancoReg~2014_combout\ : std_logic;
SIGNAL \BR|bancoReg~399_q\ : std_logic;
SIGNAL \BR|bancoReg~2015_combout\ : std_logic;
SIGNAL \BR|bancoReg~79_q\ : std_logic;
SIGNAL \BR|bancoReg~111_q\ : std_logic;
SIGNAL \BR|bancoReg~47_q\ : std_logic;
SIGNAL \BR|bancoReg~2016_combout\ : std_logic;
SIGNAL \BR|bancoReg~143_q\ : std_logic;
SIGNAL \BR|bancoReg~2017_combout\ : std_logic;
SIGNAL \BR|bancoReg~2018_combout\ : std_logic;
SIGNAL \BR|bancoReg~495_q\ : std_logic;
SIGNAL \BR|bancoReg~463_q\ : std_logic;
SIGNAL \BR|bancoReg~431_q\ : std_logic;
SIGNAL \BR|bancoReg~2019_combout\ : std_logic;
SIGNAL \BR|bancoReg~527_q\ : std_logic;
SIGNAL \BR|bancoReg~2020_combout\ : std_logic;
SIGNAL \BR|bancoReg~2021_combout\ : std_logic;
SIGNAL \BR|saidaA[9]~23_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \BR|bancoReg~878_q\ : std_logic;
SIGNAL \BR|bancoReg~622_q\ : std_logic;
SIGNAL \BR|bancoReg~2042_combout\ : std_logic;
SIGNAL \BR|bancoReg~1006_q\ : std_logic;
SIGNAL \BR|bancoReg~2043_combout\ : std_logic;
SIGNAL \BR|bancoReg~846_q\ : std_logic;
SIGNAL \BR|bancoReg~718_q\ : std_logic;
SIGNAL \BR|bancoReg~590_q\ : std_logic;
SIGNAL \BR|bancoReg~2044_combout\ : std_logic;
SIGNAL \BR|bancoReg~974_q\ : std_logic;
SIGNAL \BR|bancoReg~2045_combout\ : std_logic;
SIGNAL \BR|bancoReg~686_q\ : std_logic;
SIGNAL \BR|bancoReg~814_q\ : std_logic;
SIGNAL \BR|bancoReg~558_q\ : std_logic;
SIGNAL \BR|bancoReg~2046_combout\ : std_logic;
SIGNAL \BR|bancoReg~942_q\ : std_logic;
SIGNAL \BR|bancoReg~2047_combout\ : std_logic;
SIGNAL \BR|bancoReg~2048_combout\ : std_logic;
SIGNAL \BR|bancoReg~910_q\ : std_logic;
SIGNAL \BR|bancoReg~782_q\ : std_logic;
SIGNAL \BR|bancoReg~654_q\ : std_logic;
SIGNAL \BR|bancoReg~2049_combout\ : std_logic;
SIGNAL \BR|bancoReg~1038_q\ : std_logic;
SIGNAL \BR|bancoReg~2050_combout\ : std_logic;
SIGNAL \BR|bancoReg~2051_combout\ : std_logic;
SIGNAL \BR|bancoReg~366_q\ : std_logic;
SIGNAL \BR|bancoReg~334_q\ : std_logic;
SIGNAL \BR|bancoReg~302_q\ : std_logic;
SIGNAL \BR|bancoReg~2052_combout\ : std_logic;
SIGNAL \BR|bancoReg~398_q\ : std_logic;
SIGNAL \BR|bancoReg~2053_combout\ : std_logic;
SIGNAL \BR|bancoReg~206_q\ : std_logic;
SIGNAL \BR|bancoReg~238_q\ : std_logic;
SIGNAL \BR|bancoReg~174_q\ : std_logic;
SIGNAL \BR|bancoReg~2054_combout\ : std_logic;
SIGNAL \BR|bancoReg~270_q\ : std_logic;
SIGNAL \BR|bancoReg~2055_combout\ : std_logic;
SIGNAL \BR|bancoReg~110_q\ : std_logic;
SIGNAL \BR|bancoReg~78_q\ : std_logic;
SIGNAL \BR|bancoReg~46_q\ : std_logic;
SIGNAL \BR|bancoReg~2056_combout\ : std_logic;
SIGNAL \BR|bancoReg~142_q\ : std_logic;
SIGNAL \BR|bancoReg~2057_combout\ : std_logic;
SIGNAL \BR|bancoReg~2058_combout\ : std_logic;
SIGNAL \BR|bancoReg~462_q\ : std_logic;
SIGNAL \BR|bancoReg~494_q\ : std_logic;
SIGNAL \BR|bancoReg~430_q\ : std_logic;
SIGNAL \BR|bancoReg~2059_combout\ : std_logic;
SIGNAL \BR|bancoReg~526_q\ : std_logic;
SIGNAL \BR|bancoReg~2060_combout\ : std_logic;
SIGNAL \BR|bancoReg~2061_combout\ : std_logic;
SIGNAL \BR|saidaA[8]~24_combout\ : std_logic;
SIGNAL \ULA|Add1~15\ : std_logic;
SIGNAL \ULA|Add1~16_combout\ : std_logic;
SIGNAL \ULA|soma[0]~1\ : std_logic;
SIGNAL \ULA|soma[1]~3\ : std_logic;
SIGNAL \ULA|soma[2]~5\ : std_logic;
SIGNAL \ULA|soma[3]~7\ : std_logic;
SIGNAL \ULA|soma[4]~9\ : std_logic;
SIGNAL \ULA|soma[5]~11\ : std_logic;
SIGNAL \ULA|soma[6]~13\ : std_logic;
SIGNAL \ULA|soma[7]~15\ : std_logic;
SIGNAL \ULA|soma[8]~16_combout\ : std_logic;
SIGNAL \ULA|Mux23~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~1_combout\ : std_logic;
SIGNAL \ULA|Mux23~1_combout\ : std_logic;
SIGNAL \ULA|Mux23~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[8]~24_combout\ : std_logic;
SIGNAL \BR|bancoReg~750_q\ : std_logic;
SIGNAL \BR|bancoReg~2022_combout\ : std_logic;
SIGNAL \BR|bancoReg~2023_combout\ : std_logic;
SIGNAL \BR|bancoReg~2024_combout\ : std_logic;
SIGNAL \BR|bancoReg~2025_combout\ : std_logic;
SIGNAL \BR|bancoReg~2026_combout\ : std_logic;
SIGNAL \BR|bancoReg~2027_combout\ : std_logic;
SIGNAL \BR|bancoReg~2028_combout\ : std_logic;
SIGNAL \BR|bancoReg~2029_combout\ : std_logic;
SIGNAL \BR|bancoReg~2030_combout\ : std_logic;
SIGNAL \BR|bancoReg~2031_combout\ : std_logic;
SIGNAL \BR|bancoReg~2032_combout\ : std_logic;
SIGNAL \BR|bancoReg~2033_combout\ : std_logic;
SIGNAL \BR|bancoReg~2034_combout\ : std_logic;
SIGNAL \BR|bancoReg~2035_combout\ : std_logic;
SIGNAL \BR|bancoReg~2036_combout\ : std_logic;
SIGNAL \BR|bancoReg~2037_combout\ : std_logic;
SIGNAL \BR|bancoReg~2038_combout\ : std_logic;
SIGNAL \BR|bancoReg~2039_combout\ : std_logic;
SIGNAL \BR|bancoReg~2040_combout\ : std_logic;
SIGNAL \BR|bancoReg~2041_combout\ : std_logic;
SIGNAL \BR|saidaB[8]~24_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[8]~24_combout\ : std_logic;
SIGNAL \ULA|Add1~17\ : std_logic;
SIGNAL \ULA|Add1~18_combout\ : std_logic;
SIGNAL \ULA|soma[8]~17\ : std_logic;
SIGNAL \ULA|soma[9]~18_combout\ : std_logic;
SIGNAL \ULA|Mux22~0_combout\ : std_logic;
SIGNAL \ULA|Mux22~1_combout\ : std_logic;
SIGNAL \ULA|Mux22~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[9]~23_combout\ : std_logic;
SIGNAL \BR|bancoReg~719_q\ : std_logic;
SIGNAL \BR|bancoReg~1982_combout\ : std_logic;
SIGNAL \BR|bancoReg~1983_combout\ : std_logic;
SIGNAL \BR|bancoReg~1984_combout\ : std_logic;
SIGNAL \BR|bancoReg~1985_combout\ : std_logic;
SIGNAL \BR|bancoReg~1986_combout\ : std_logic;
SIGNAL \BR|bancoReg~1987_combout\ : std_logic;
SIGNAL \BR|bancoReg~1988_combout\ : std_logic;
SIGNAL \BR|bancoReg~1989_combout\ : std_logic;
SIGNAL \BR|bancoReg~1990_combout\ : std_logic;
SIGNAL \BR|bancoReg~1991_combout\ : std_logic;
SIGNAL \BR|bancoReg~1992_combout\ : std_logic;
SIGNAL \BR|bancoReg~1993_combout\ : std_logic;
SIGNAL \BR|bancoReg~1994_combout\ : std_logic;
SIGNAL \BR|bancoReg~1995_combout\ : std_logic;
SIGNAL \BR|bancoReg~1996_combout\ : std_logic;
SIGNAL \BR|bancoReg~1997_combout\ : std_logic;
SIGNAL \BR|bancoReg~1998_combout\ : std_logic;
SIGNAL \BR|bancoReg~1999_combout\ : std_logic;
SIGNAL \BR|bancoReg~2000_combout\ : std_logic;
SIGNAL \BR|bancoReg~2001_combout\ : std_logic;
SIGNAL \BR|saidaB[9]~23_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[9]~23_combout\ : std_logic;
SIGNAL \ULA|Add1~19\ : std_logic;
SIGNAL \ULA|Add1~20_combout\ : std_logic;
SIGNAL \ULA|soma[9]~19\ : std_logic;
SIGNAL \ULA|soma[10]~20_combout\ : std_logic;
SIGNAL \ULA|Mux21~0_combout\ : std_logic;
SIGNAL \ULA|Mux21~1_combout\ : std_logic;
SIGNAL \ULA|Mux21~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[10]~22_combout\ : std_logic;
SIGNAL \BR|bancoReg~752_q\ : std_logic;
SIGNAL \BR|bancoReg~1942_combout\ : std_logic;
SIGNAL \BR|bancoReg~1943_combout\ : std_logic;
SIGNAL \BR|bancoReg~1944_combout\ : std_logic;
SIGNAL \BR|bancoReg~1945_combout\ : std_logic;
SIGNAL \BR|bancoReg~1946_combout\ : std_logic;
SIGNAL \BR|bancoReg~1947_combout\ : std_logic;
SIGNAL \BR|bancoReg~1948_combout\ : std_logic;
SIGNAL \BR|bancoReg~1949_combout\ : std_logic;
SIGNAL \BR|bancoReg~1950_combout\ : std_logic;
SIGNAL \BR|bancoReg~1951_combout\ : std_logic;
SIGNAL \BR|bancoReg~1952_combout\ : std_logic;
SIGNAL \BR|bancoReg~1953_combout\ : std_logic;
SIGNAL \BR|bancoReg~1954_combout\ : std_logic;
SIGNAL \BR|bancoReg~1955_combout\ : std_logic;
SIGNAL \BR|bancoReg~1956_combout\ : std_logic;
SIGNAL \BR|bancoReg~1957_combout\ : std_logic;
SIGNAL \BR|bancoReg~1958_combout\ : std_logic;
SIGNAL \BR|bancoReg~1959_combout\ : std_logic;
SIGNAL \BR|bancoReg~1960_combout\ : std_logic;
SIGNAL \BR|bancoReg~1961_combout\ : std_logic;
SIGNAL \BR|saidaB[10]~22_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[10]~22_combout\ : std_logic;
SIGNAL \ULA|Add1~21\ : std_logic;
SIGNAL \ULA|Add1~22_combout\ : std_logic;
SIGNAL \ULA|soma[10]~21\ : std_logic;
SIGNAL \ULA|soma[11]~22_combout\ : std_logic;
SIGNAL \ULA|Mux20~0_combout\ : std_logic;
SIGNAL \ULA|Mux20~1_combout\ : std_logic;
SIGNAL \ULA|Mux20~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[11]~21_combout\ : std_logic;
SIGNAL \BR|bancoReg~721_q\ : std_logic;
SIGNAL \BR|bancoReg~1902_combout\ : std_logic;
SIGNAL \BR|bancoReg~1903_combout\ : std_logic;
SIGNAL \BR|bancoReg~1904_combout\ : std_logic;
SIGNAL \BR|bancoReg~1905_combout\ : std_logic;
SIGNAL \BR|bancoReg~1906_combout\ : std_logic;
SIGNAL \BR|bancoReg~1907_combout\ : std_logic;
SIGNAL \BR|bancoReg~1908_combout\ : std_logic;
SIGNAL \BR|bancoReg~1909_combout\ : std_logic;
SIGNAL \BR|bancoReg~1910_combout\ : std_logic;
SIGNAL \BR|bancoReg~1911_combout\ : std_logic;
SIGNAL \BR|bancoReg~1912_combout\ : std_logic;
SIGNAL \BR|bancoReg~1913_combout\ : std_logic;
SIGNAL \BR|bancoReg~1914_combout\ : std_logic;
SIGNAL \BR|bancoReg~1915_combout\ : std_logic;
SIGNAL \BR|bancoReg~1916_combout\ : std_logic;
SIGNAL \BR|bancoReg~1917_combout\ : std_logic;
SIGNAL \BR|bancoReg~1918_combout\ : std_logic;
SIGNAL \BR|bancoReg~1919_combout\ : std_logic;
SIGNAL \BR|bancoReg~1920_combout\ : std_logic;
SIGNAL \BR|bancoReg~1921_combout\ : std_logic;
SIGNAL \BR|saidaB[11]~21_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[11]~21_combout\ : std_logic;
SIGNAL \ULA|Add1~23\ : std_logic;
SIGNAL \ULA|Add1~24_combout\ : std_logic;
SIGNAL \ULA|soma[11]~23\ : std_logic;
SIGNAL \ULA|soma[12]~24_combout\ : std_logic;
SIGNAL \ULA|Mux19~0_combout\ : std_logic;
SIGNAL \ULA|Mux19~1_combout\ : std_logic;
SIGNAL \ULA|Mux19~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[12]~20_combout\ : std_logic;
SIGNAL \BR|bancoReg~754_q\ : std_logic;
SIGNAL \BR|bancoReg~1862_combout\ : std_logic;
SIGNAL \BR|bancoReg~1863_combout\ : std_logic;
SIGNAL \BR|bancoReg~1864_combout\ : std_logic;
SIGNAL \BR|bancoReg~1865_combout\ : std_logic;
SIGNAL \BR|bancoReg~1866_combout\ : std_logic;
SIGNAL \BR|bancoReg~1867_combout\ : std_logic;
SIGNAL \BR|bancoReg~1868_combout\ : std_logic;
SIGNAL \BR|bancoReg~1869_combout\ : std_logic;
SIGNAL \BR|bancoReg~1870_combout\ : std_logic;
SIGNAL \BR|bancoReg~1871_combout\ : std_logic;
SIGNAL \BR|bancoReg~1872_combout\ : std_logic;
SIGNAL \BR|bancoReg~1873_combout\ : std_logic;
SIGNAL \BR|bancoReg~1874_combout\ : std_logic;
SIGNAL \BR|bancoReg~1875_combout\ : std_logic;
SIGNAL \BR|bancoReg~1876_combout\ : std_logic;
SIGNAL \BR|bancoReg~1877_combout\ : std_logic;
SIGNAL \BR|bancoReg~1878_combout\ : std_logic;
SIGNAL \BR|bancoReg~1879_combout\ : std_logic;
SIGNAL \BR|bancoReg~1880_combout\ : std_logic;
SIGNAL \BR|bancoReg~1881_combout\ : std_logic;
SIGNAL \BR|saidaB[12]~20_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[12]~20_combout\ : std_logic;
SIGNAL \ULA|Add1~25\ : std_logic;
SIGNAL \ULA|Add1~26_combout\ : std_logic;
SIGNAL \ULA|soma[12]~25\ : std_logic;
SIGNAL \ULA|soma[13]~26_combout\ : std_logic;
SIGNAL \ULA|Mux18~0_combout\ : std_logic;
SIGNAL \ULA|Mux18~1_combout\ : std_logic;
SIGNAL \ULA|Mux18~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[13]~19_combout\ : std_logic;
SIGNAL \BR|bancoReg~723_q\ : std_logic;
SIGNAL \BR|bancoReg~1822_combout\ : std_logic;
SIGNAL \BR|bancoReg~1823_combout\ : std_logic;
SIGNAL \BR|bancoReg~1824_combout\ : std_logic;
SIGNAL \BR|bancoReg~1825_combout\ : std_logic;
SIGNAL \BR|bancoReg~1826_combout\ : std_logic;
SIGNAL \BR|bancoReg~1827_combout\ : std_logic;
SIGNAL \BR|bancoReg~1828_combout\ : std_logic;
SIGNAL \BR|bancoReg~1829_combout\ : std_logic;
SIGNAL \BR|bancoReg~1830_combout\ : std_logic;
SIGNAL \BR|bancoReg~1831_combout\ : std_logic;
SIGNAL \BR|bancoReg~1832_combout\ : std_logic;
SIGNAL \BR|bancoReg~1833_combout\ : std_logic;
SIGNAL \BR|bancoReg~1834_combout\ : std_logic;
SIGNAL \BR|bancoReg~1835_combout\ : std_logic;
SIGNAL \BR|bancoReg~1836_combout\ : std_logic;
SIGNAL \BR|bancoReg~1837_combout\ : std_logic;
SIGNAL \BR|bancoReg~1838_combout\ : std_logic;
SIGNAL \BR|bancoReg~1839_combout\ : std_logic;
SIGNAL \BR|bancoReg~1840_combout\ : std_logic;
SIGNAL \BR|bancoReg~1841_combout\ : std_logic;
SIGNAL \BR|saidaB[13]~19_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[13]~19_combout\ : std_logic;
SIGNAL \ULA|Add1~27\ : std_logic;
SIGNAL \ULA|Add1~28_combout\ : std_logic;
SIGNAL \ULA|soma[13]~27\ : std_logic;
SIGNAL \ULA|soma[14]~28_combout\ : std_logic;
SIGNAL \ULA|Mux17~0_combout\ : std_logic;
SIGNAL \ULA|Mux17~1_combout\ : std_logic;
SIGNAL \ULA|Mux17~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[14]~18_combout\ : std_logic;
SIGNAL \BR|bancoReg~756_q\ : std_logic;
SIGNAL \BR|bancoReg~1782_combout\ : std_logic;
SIGNAL \BR|bancoReg~1783_combout\ : std_logic;
SIGNAL \BR|bancoReg~1784_combout\ : std_logic;
SIGNAL \BR|bancoReg~1785_combout\ : std_logic;
SIGNAL \BR|bancoReg~1786_combout\ : std_logic;
SIGNAL \BR|bancoReg~1787_combout\ : std_logic;
SIGNAL \BR|bancoReg~1788_combout\ : std_logic;
SIGNAL \BR|bancoReg~1789_combout\ : std_logic;
SIGNAL \BR|bancoReg~1790_combout\ : std_logic;
SIGNAL \BR|bancoReg~1791_combout\ : std_logic;
SIGNAL \BR|bancoReg~1792_combout\ : std_logic;
SIGNAL \BR|bancoReg~1793_combout\ : std_logic;
SIGNAL \BR|bancoReg~1794_combout\ : std_logic;
SIGNAL \BR|bancoReg~1795_combout\ : std_logic;
SIGNAL \BR|bancoReg~1796_combout\ : std_logic;
SIGNAL \BR|bancoReg~1797_combout\ : std_logic;
SIGNAL \BR|bancoReg~1798_combout\ : std_logic;
SIGNAL \BR|bancoReg~1799_combout\ : std_logic;
SIGNAL \BR|bancoReg~1800_combout\ : std_logic;
SIGNAL \BR|bancoReg~1801_combout\ : std_logic;
SIGNAL \BR|saidaB[14]~18_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[14]~18_combout\ : std_logic;
SIGNAL \ULA|Add1~29\ : std_logic;
SIGNAL \ULA|Add1~30_combout\ : std_logic;
SIGNAL \ULA|soma[14]~29\ : std_logic;
SIGNAL \ULA|soma[15]~30_combout\ : std_logic;
SIGNAL \ULA|Mux16~0_combout\ : std_logic;
SIGNAL \ULA|Mux16~1_combout\ : std_logic;
SIGNAL \ULA|Mux16~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[15]~17_combout\ : std_logic;
SIGNAL \BR|bancoReg~725_q\ : std_logic;
SIGNAL \BR|bancoReg~1742_combout\ : std_logic;
SIGNAL \BR|bancoReg~1743_combout\ : std_logic;
SIGNAL \BR|bancoReg~1744_combout\ : std_logic;
SIGNAL \BR|bancoReg~1745_combout\ : std_logic;
SIGNAL \BR|bancoReg~1746_combout\ : std_logic;
SIGNAL \BR|bancoReg~1747_combout\ : std_logic;
SIGNAL \BR|bancoReg~1748_combout\ : std_logic;
SIGNAL \BR|bancoReg~1749_combout\ : std_logic;
SIGNAL \BR|bancoReg~1750_combout\ : std_logic;
SIGNAL \BR|bancoReg~1751_combout\ : std_logic;
SIGNAL \BR|bancoReg~1752_combout\ : std_logic;
SIGNAL \BR|bancoReg~1753_combout\ : std_logic;
SIGNAL \BR|bancoReg~1754_combout\ : std_logic;
SIGNAL \BR|bancoReg~1755_combout\ : std_logic;
SIGNAL \BR|bancoReg~1756_combout\ : std_logic;
SIGNAL \BR|bancoReg~1757_combout\ : std_logic;
SIGNAL \BR|bancoReg~1758_combout\ : std_logic;
SIGNAL \BR|bancoReg~1759_combout\ : std_logic;
SIGNAL \BR|bancoReg~1760_combout\ : std_logic;
SIGNAL \BR|bancoReg~1761_combout\ : std_logic;
SIGNAL \BR|saidaB[15]~17_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[15]~17_combout\ : std_logic;
SIGNAL \ULA|Add1~31\ : std_logic;
SIGNAL \ULA|Add1~32_combout\ : std_logic;
SIGNAL \ULA|soma[15]~31\ : std_logic;
SIGNAL \ULA|soma[16]~32_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[16]~16_combout\ : std_logic;
SIGNAL \BR|bancoReg~758_q\ : std_logic;
SIGNAL \BR|bancoReg~1702_combout\ : std_logic;
SIGNAL \BR|bancoReg~1703_combout\ : std_logic;
SIGNAL \BR|bancoReg~1704_combout\ : std_logic;
SIGNAL \BR|bancoReg~1705_combout\ : std_logic;
SIGNAL \BR|bancoReg~1706_combout\ : std_logic;
SIGNAL \BR|bancoReg~1707_combout\ : std_logic;
SIGNAL \BR|bancoReg~1708_combout\ : std_logic;
SIGNAL \BR|bancoReg~1709_combout\ : std_logic;
SIGNAL \BR|bancoReg~1710_combout\ : std_logic;
SIGNAL \BR|bancoReg~1711_combout\ : std_logic;
SIGNAL \BR|bancoReg~1712_combout\ : std_logic;
SIGNAL \BR|bancoReg~1713_combout\ : std_logic;
SIGNAL \BR|bancoReg~1714_combout\ : std_logic;
SIGNAL \BR|bancoReg~1715_combout\ : std_logic;
SIGNAL \BR|bancoReg~1716_combout\ : std_logic;
SIGNAL \BR|bancoReg~1717_combout\ : std_logic;
SIGNAL \BR|bancoReg~1718_combout\ : std_logic;
SIGNAL \BR|bancoReg~1719_combout\ : std_logic;
SIGNAL \BR|bancoReg~1720_combout\ : std_logic;
SIGNAL \BR|bancoReg~1721_combout\ : std_logic;
SIGNAL \BR|saidaB[16]~16_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[16]~16_combout\ : std_logic;
SIGNAL \ULA|Add1~33\ : std_logic;
SIGNAL \ULA|Add1~34_combout\ : std_logic;
SIGNAL \ULA|soma[16]~33\ : std_logic;
SIGNAL \ULA|soma[17]~34_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[17]~15_combout\ : std_logic;
SIGNAL \BR|bancoReg~727_q\ : std_logic;
SIGNAL \BR|bancoReg~1662_combout\ : std_logic;
SIGNAL \BR|bancoReg~1663_combout\ : std_logic;
SIGNAL \BR|bancoReg~1664_combout\ : std_logic;
SIGNAL \BR|bancoReg~1665_combout\ : std_logic;
SIGNAL \BR|bancoReg~1666_combout\ : std_logic;
SIGNAL \BR|bancoReg~1667_combout\ : std_logic;
SIGNAL \BR|bancoReg~1668_combout\ : std_logic;
SIGNAL \BR|bancoReg~1669_combout\ : std_logic;
SIGNAL \BR|bancoReg~1670_combout\ : std_logic;
SIGNAL \BR|bancoReg~1671_combout\ : std_logic;
SIGNAL \BR|bancoReg~1672_combout\ : std_logic;
SIGNAL \BR|bancoReg~1673_combout\ : std_logic;
SIGNAL \BR|bancoReg~1674_combout\ : std_logic;
SIGNAL \BR|bancoReg~1675_combout\ : std_logic;
SIGNAL \BR|bancoReg~1676_combout\ : std_logic;
SIGNAL \BR|bancoReg~1677_combout\ : std_logic;
SIGNAL \BR|bancoReg~1678_combout\ : std_logic;
SIGNAL \BR|bancoReg~1679_combout\ : std_logic;
SIGNAL \BR|bancoReg~1680_combout\ : std_logic;
SIGNAL \BR|bancoReg~1681_combout\ : std_logic;
SIGNAL \BR|saidaB[17]~15_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[17]~15_combout\ : std_logic;
SIGNAL \ULA|Add1~35\ : std_logic;
SIGNAL \ULA|Add1~36_combout\ : std_logic;
SIGNAL \ULA|soma[17]~35\ : std_logic;
SIGNAL \ULA|soma[18]~36_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[18]~14_combout\ : std_logic;
SIGNAL \BR|bancoReg~760_q\ : std_logic;
SIGNAL \BR|bancoReg~1622_combout\ : std_logic;
SIGNAL \BR|bancoReg~1623_combout\ : std_logic;
SIGNAL \BR|bancoReg~1624_combout\ : std_logic;
SIGNAL \BR|bancoReg~1625_combout\ : std_logic;
SIGNAL \BR|bancoReg~1626_combout\ : std_logic;
SIGNAL \BR|bancoReg~1627_combout\ : std_logic;
SIGNAL \BR|bancoReg~1628_combout\ : std_logic;
SIGNAL \BR|bancoReg~1629_combout\ : std_logic;
SIGNAL \BR|bancoReg~1630_combout\ : std_logic;
SIGNAL \BR|bancoReg~1631_combout\ : std_logic;
SIGNAL \BR|bancoReg~1632_combout\ : std_logic;
SIGNAL \BR|bancoReg~1633_combout\ : std_logic;
SIGNAL \BR|bancoReg~1634_combout\ : std_logic;
SIGNAL \BR|bancoReg~1635_combout\ : std_logic;
SIGNAL \BR|bancoReg~1636_combout\ : std_logic;
SIGNAL \BR|bancoReg~1637_combout\ : std_logic;
SIGNAL \BR|bancoReg~1638_combout\ : std_logic;
SIGNAL \BR|bancoReg~1639_combout\ : std_logic;
SIGNAL \BR|bancoReg~1640_combout\ : std_logic;
SIGNAL \BR|bancoReg~1641_combout\ : std_logic;
SIGNAL \BR|saidaB[18]~14_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[18]~14_combout\ : std_logic;
SIGNAL \ULA|Add1~37\ : std_logic;
SIGNAL \ULA|Add1~38_combout\ : std_logic;
SIGNAL \ULA|soma[18]~37\ : std_logic;
SIGNAL \ULA|soma[19]~38_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|Mux12~1_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[19]~13_combout\ : std_logic;
SIGNAL \BR|bancoReg~729_q\ : std_logic;
SIGNAL \BR|bancoReg~1582_combout\ : std_logic;
SIGNAL \BR|bancoReg~1583_combout\ : std_logic;
SIGNAL \BR|bancoReg~1584_combout\ : std_logic;
SIGNAL \BR|bancoReg~1585_combout\ : std_logic;
SIGNAL \BR|bancoReg~1586_combout\ : std_logic;
SIGNAL \BR|bancoReg~1587_combout\ : std_logic;
SIGNAL \BR|bancoReg~1588_combout\ : std_logic;
SIGNAL \BR|bancoReg~1589_combout\ : std_logic;
SIGNAL \BR|bancoReg~1590_combout\ : std_logic;
SIGNAL \BR|bancoReg~1591_combout\ : std_logic;
SIGNAL \BR|bancoReg~1592_combout\ : std_logic;
SIGNAL \BR|bancoReg~1593_combout\ : std_logic;
SIGNAL \BR|bancoReg~1594_combout\ : std_logic;
SIGNAL \BR|bancoReg~1595_combout\ : std_logic;
SIGNAL \BR|bancoReg~1596_combout\ : std_logic;
SIGNAL \BR|bancoReg~1597_combout\ : std_logic;
SIGNAL \BR|bancoReg~1598_combout\ : std_logic;
SIGNAL \BR|bancoReg~1599_combout\ : std_logic;
SIGNAL \BR|bancoReg~1600_combout\ : std_logic;
SIGNAL \BR|bancoReg~1601_combout\ : std_logic;
SIGNAL \BR|saidaB[19]~13_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[19]~13_combout\ : std_logic;
SIGNAL \ULA|Add1~39\ : std_logic;
SIGNAL \ULA|Add1~40_combout\ : std_logic;
SIGNAL \ULA|soma[19]~39\ : std_logic;
SIGNAL \ULA|soma[20]~40_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Mux11~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[20]~12_combout\ : std_logic;
SIGNAL \BR|bancoReg~762_q\ : std_logic;
SIGNAL \BR|bancoReg~1542_combout\ : std_logic;
SIGNAL \BR|bancoReg~1543_combout\ : std_logic;
SIGNAL \BR|bancoReg~1544_combout\ : std_logic;
SIGNAL \BR|bancoReg~1545_combout\ : std_logic;
SIGNAL \BR|bancoReg~1546_combout\ : std_logic;
SIGNAL \BR|bancoReg~1547_combout\ : std_logic;
SIGNAL \BR|bancoReg~1548_combout\ : std_logic;
SIGNAL \BR|bancoReg~1549_combout\ : std_logic;
SIGNAL \BR|bancoReg~1550_combout\ : std_logic;
SIGNAL \BR|bancoReg~1551_combout\ : std_logic;
SIGNAL \BR|bancoReg~1552_combout\ : std_logic;
SIGNAL \BR|bancoReg~1553_combout\ : std_logic;
SIGNAL \BR|bancoReg~1554_combout\ : std_logic;
SIGNAL \BR|bancoReg~1555_combout\ : std_logic;
SIGNAL \BR|bancoReg~1556_combout\ : std_logic;
SIGNAL \BR|bancoReg~1557_combout\ : std_logic;
SIGNAL \BR|bancoReg~1558_combout\ : std_logic;
SIGNAL \BR|bancoReg~1559_combout\ : std_logic;
SIGNAL \BR|bancoReg~1560_combout\ : std_logic;
SIGNAL \BR|bancoReg~1561_combout\ : std_logic;
SIGNAL \BR|saidaB[20]~12_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[20]~12_combout\ : std_logic;
SIGNAL \ULA|Add1~41\ : std_logic;
SIGNAL \ULA|Add1~42_combout\ : std_logic;
SIGNAL \ULA|soma[20]~41\ : std_logic;
SIGNAL \ULA|soma[21]~42_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \ULA|Mux10~1_combout\ : std_logic;
SIGNAL \ULA|Mux10~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[21]~11_combout\ : std_logic;
SIGNAL \BR|bancoReg~731_q\ : std_logic;
SIGNAL \BR|bancoReg~1502_combout\ : std_logic;
SIGNAL \BR|bancoReg~1503_combout\ : std_logic;
SIGNAL \BR|bancoReg~1504_combout\ : std_logic;
SIGNAL \BR|bancoReg~1505_combout\ : std_logic;
SIGNAL \BR|bancoReg~1506_combout\ : std_logic;
SIGNAL \BR|bancoReg~1507_combout\ : std_logic;
SIGNAL \BR|bancoReg~1508_combout\ : std_logic;
SIGNAL \BR|bancoReg~1509_combout\ : std_logic;
SIGNAL \BR|bancoReg~1510_combout\ : std_logic;
SIGNAL \BR|bancoReg~1511_combout\ : std_logic;
SIGNAL \BR|bancoReg~1512_combout\ : std_logic;
SIGNAL \BR|bancoReg~1513_combout\ : std_logic;
SIGNAL \BR|bancoReg~1514_combout\ : std_logic;
SIGNAL \BR|bancoReg~1515_combout\ : std_logic;
SIGNAL \BR|bancoReg~1516_combout\ : std_logic;
SIGNAL \BR|bancoReg~1517_combout\ : std_logic;
SIGNAL \BR|bancoReg~1518_combout\ : std_logic;
SIGNAL \BR|bancoReg~1519_combout\ : std_logic;
SIGNAL \BR|bancoReg~1520_combout\ : std_logic;
SIGNAL \BR|bancoReg~1521_combout\ : std_logic;
SIGNAL \BR|saidaB[21]~11_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[21]~11_combout\ : std_logic;
SIGNAL \ULA|Add1~43\ : std_logic;
SIGNAL \ULA|Add1~44_combout\ : std_logic;
SIGNAL \ULA|soma[21]~43\ : std_logic;
SIGNAL \ULA|soma[22]~44_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[22]~10_combout\ : std_logic;
SIGNAL \BR|bancoReg~764_q\ : std_logic;
SIGNAL \BR|bancoReg~1462_combout\ : std_logic;
SIGNAL \BR|bancoReg~1463_combout\ : std_logic;
SIGNAL \BR|bancoReg~1464_combout\ : std_logic;
SIGNAL \BR|bancoReg~1465_combout\ : std_logic;
SIGNAL \BR|bancoReg~1466_combout\ : std_logic;
SIGNAL \BR|bancoReg~1467_combout\ : std_logic;
SIGNAL \BR|bancoReg~1468_combout\ : std_logic;
SIGNAL \BR|bancoReg~1469_combout\ : std_logic;
SIGNAL \BR|bancoReg~1470_combout\ : std_logic;
SIGNAL \BR|bancoReg~1471_combout\ : std_logic;
SIGNAL \BR|bancoReg~1472_combout\ : std_logic;
SIGNAL \BR|bancoReg~1473_combout\ : std_logic;
SIGNAL \BR|bancoReg~1474_combout\ : std_logic;
SIGNAL \BR|bancoReg~1475_combout\ : std_logic;
SIGNAL \BR|bancoReg~1476_combout\ : std_logic;
SIGNAL \BR|bancoReg~1477_combout\ : std_logic;
SIGNAL \BR|bancoReg~1478_combout\ : std_logic;
SIGNAL \BR|bancoReg~1479_combout\ : std_logic;
SIGNAL \BR|bancoReg~1480_combout\ : std_logic;
SIGNAL \BR|bancoReg~1481_combout\ : std_logic;
SIGNAL \BR|saidaB[22]~10_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[22]~10_combout\ : std_logic;
SIGNAL \ULA|Add1~45\ : std_logic;
SIGNAL \ULA|Add1~46_combout\ : std_logic;
SIGNAL \ULA|soma[22]~45\ : std_logic;
SIGNAL \ULA|soma[23]~46_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \ULA|Mux8~1_combout\ : std_logic;
SIGNAL \ULA|Mux8~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[23]~9_combout\ : std_logic;
SIGNAL \BR|bancoReg~733_q\ : std_logic;
SIGNAL \BR|bancoReg~1422_combout\ : std_logic;
SIGNAL \BR|bancoReg~1423_combout\ : std_logic;
SIGNAL \BR|bancoReg~1424_combout\ : std_logic;
SIGNAL \BR|bancoReg~1425_combout\ : std_logic;
SIGNAL \BR|bancoReg~1426_combout\ : std_logic;
SIGNAL \BR|bancoReg~1427_combout\ : std_logic;
SIGNAL \BR|bancoReg~1428_combout\ : std_logic;
SIGNAL \BR|bancoReg~1429_combout\ : std_logic;
SIGNAL \BR|bancoReg~1430_combout\ : std_logic;
SIGNAL \BR|bancoReg~1431_combout\ : std_logic;
SIGNAL \BR|bancoReg~1432_combout\ : std_logic;
SIGNAL \BR|bancoReg~1433_combout\ : std_logic;
SIGNAL \BR|bancoReg~1434_combout\ : std_logic;
SIGNAL \BR|bancoReg~1435_combout\ : std_logic;
SIGNAL \BR|bancoReg~1436_combout\ : std_logic;
SIGNAL \BR|bancoReg~1437_combout\ : std_logic;
SIGNAL \BR|bancoReg~1438_combout\ : std_logic;
SIGNAL \BR|bancoReg~1439_combout\ : std_logic;
SIGNAL \BR|bancoReg~1440_combout\ : std_logic;
SIGNAL \BR|bancoReg~1441_combout\ : std_logic;
SIGNAL \BR|saidaB[23]~9_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[23]~9_combout\ : std_logic;
SIGNAL \ULA|Add1~47\ : std_logic;
SIGNAL \ULA|Add1~48_combout\ : std_logic;
SIGNAL \ULA|soma[23]~47\ : std_logic;
SIGNAL \ULA|soma[24]~48_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[24]~8_combout\ : std_logic;
SIGNAL \BR|bancoReg~766_q\ : std_logic;
SIGNAL \BR|bancoReg~1382_combout\ : std_logic;
SIGNAL \BR|bancoReg~1383_combout\ : std_logic;
SIGNAL \BR|bancoReg~1384_combout\ : std_logic;
SIGNAL \BR|bancoReg~1385_combout\ : std_logic;
SIGNAL \BR|bancoReg~1386_combout\ : std_logic;
SIGNAL \BR|bancoReg~1387_combout\ : std_logic;
SIGNAL \BR|bancoReg~1388_combout\ : std_logic;
SIGNAL \BR|bancoReg~1389_combout\ : std_logic;
SIGNAL \BR|bancoReg~1390_combout\ : std_logic;
SIGNAL \BR|bancoReg~1391_combout\ : std_logic;
SIGNAL \BR|bancoReg~1392_combout\ : std_logic;
SIGNAL \BR|bancoReg~1393_combout\ : std_logic;
SIGNAL \BR|bancoReg~1394_combout\ : std_logic;
SIGNAL \BR|bancoReg~1395_combout\ : std_logic;
SIGNAL \BR|bancoReg~1396_combout\ : std_logic;
SIGNAL \BR|bancoReg~1397_combout\ : std_logic;
SIGNAL \BR|bancoReg~1398_combout\ : std_logic;
SIGNAL \BR|bancoReg~1399_combout\ : std_logic;
SIGNAL \BR|bancoReg~1400_combout\ : std_logic;
SIGNAL \BR|bancoReg~1401_combout\ : std_logic;
SIGNAL \BR|saidaB[24]~8_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[24]~8_combout\ : std_logic;
SIGNAL \ULA|Add1~49\ : std_logic;
SIGNAL \ULA|Add1~50_combout\ : std_logic;
SIGNAL \ULA|soma[24]~49\ : std_logic;
SIGNAL \ULA|soma[25]~50_combout\ : std_logic;
SIGNAL \ULA|Mux6~0_combout\ : std_logic;
SIGNAL \ULA|Mux6~1_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[25]~7_combout\ : std_logic;
SIGNAL \BR|bancoReg~735_q\ : std_logic;
SIGNAL \BR|bancoReg~1342_combout\ : std_logic;
SIGNAL \BR|bancoReg~1343_combout\ : std_logic;
SIGNAL \BR|bancoReg~1344_combout\ : std_logic;
SIGNAL \BR|bancoReg~1345_combout\ : std_logic;
SIGNAL \BR|bancoReg~1346_combout\ : std_logic;
SIGNAL \BR|bancoReg~1347_combout\ : std_logic;
SIGNAL \BR|bancoReg~1348_combout\ : std_logic;
SIGNAL \BR|bancoReg~1349_combout\ : std_logic;
SIGNAL \BR|bancoReg~1350_combout\ : std_logic;
SIGNAL \BR|bancoReg~1351_combout\ : std_logic;
SIGNAL \BR|bancoReg~1352_combout\ : std_logic;
SIGNAL \BR|bancoReg~1353_combout\ : std_logic;
SIGNAL \BR|bancoReg~1354_combout\ : std_logic;
SIGNAL \BR|bancoReg~1355_combout\ : std_logic;
SIGNAL \BR|bancoReg~1356_combout\ : std_logic;
SIGNAL \BR|bancoReg~1357_combout\ : std_logic;
SIGNAL \BR|bancoReg~1358_combout\ : std_logic;
SIGNAL \BR|bancoReg~1359_combout\ : std_logic;
SIGNAL \BR|bancoReg~1360_combout\ : std_logic;
SIGNAL \BR|bancoReg~1361_combout\ : std_logic;
SIGNAL \BR|saidaB[25]~7_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[25]~7_combout\ : std_logic;
SIGNAL \ULA|Add1~51\ : std_logic;
SIGNAL \ULA|Add1~52_combout\ : std_logic;
SIGNAL \ULA|soma[25]~51\ : std_logic;
SIGNAL \ULA|soma[26]~52_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[26]~6_combout\ : std_logic;
SIGNAL \BR|bancoReg~768_q\ : std_logic;
SIGNAL \BR|bancoReg~1302_combout\ : std_logic;
SIGNAL \BR|bancoReg~1303_combout\ : std_logic;
SIGNAL \BR|bancoReg~1304_combout\ : std_logic;
SIGNAL \BR|bancoReg~1305_combout\ : std_logic;
SIGNAL \BR|bancoReg~1306_combout\ : std_logic;
SIGNAL \BR|bancoReg~1307_combout\ : std_logic;
SIGNAL \BR|bancoReg~1308_combout\ : std_logic;
SIGNAL \BR|bancoReg~1309_combout\ : std_logic;
SIGNAL \BR|bancoReg~1310_combout\ : std_logic;
SIGNAL \BR|bancoReg~1311_combout\ : std_logic;
SIGNAL \BR|bancoReg~1312_combout\ : std_logic;
SIGNAL \BR|bancoReg~1313_combout\ : std_logic;
SIGNAL \BR|bancoReg~1314_combout\ : std_logic;
SIGNAL \BR|bancoReg~1315_combout\ : std_logic;
SIGNAL \BR|bancoReg~1316_combout\ : std_logic;
SIGNAL \BR|bancoReg~1317_combout\ : std_logic;
SIGNAL \BR|bancoReg~1318_combout\ : std_logic;
SIGNAL \BR|bancoReg~1319_combout\ : std_logic;
SIGNAL \BR|bancoReg~1320_combout\ : std_logic;
SIGNAL \BR|bancoReg~1321_combout\ : std_logic;
SIGNAL \BR|saidaB[26]~6_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[26]~6_combout\ : std_logic;
SIGNAL \ULA|Add1~53\ : std_logic;
SIGNAL \ULA|Add1~54_combout\ : std_logic;
SIGNAL \ULA|soma[26]~53\ : std_logic;
SIGNAL \ULA|soma[27]~54_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[27]~5_combout\ : std_logic;
SIGNAL \BR|bancoReg~737_q\ : std_logic;
SIGNAL \BR|bancoReg~1262_combout\ : std_logic;
SIGNAL \BR|bancoReg~1263_combout\ : std_logic;
SIGNAL \BR|bancoReg~1264_combout\ : std_logic;
SIGNAL \BR|bancoReg~1265_combout\ : std_logic;
SIGNAL \BR|bancoReg~1266_combout\ : std_logic;
SIGNAL \BR|bancoReg~1267_combout\ : std_logic;
SIGNAL \BR|bancoReg~1268_combout\ : std_logic;
SIGNAL \BR|bancoReg~1269_combout\ : std_logic;
SIGNAL \BR|bancoReg~1270_combout\ : std_logic;
SIGNAL \BR|bancoReg~1271_combout\ : std_logic;
SIGNAL \BR|bancoReg~1272_combout\ : std_logic;
SIGNAL \BR|bancoReg~1273_combout\ : std_logic;
SIGNAL \BR|bancoReg~1274_combout\ : std_logic;
SIGNAL \BR|bancoReg~1275_combout\ : std_logic;
SIGNAL \BR|bancoReg~1276_combout\ : std_logic;
SIGNAL \BR|bancoReg~1277_combout\ : std_logic;
SIGNAL \BR|bancoReg~1278_combout\ : std_logic;
SIGNAL \BR|bancoReg~1279_combout\ : std_logic;
SIGNAL \BR|bancoReg~1280_combout\ : std_logic;
SIGNAL \BR|bancoReg~1281_combout\ : std_logic;
SIGNAL \BR|saidaB[27]~5_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[27]~5_combout\ : std_logic;
SIGNAL \ULA|Add1~55\ : std_logic;
SIGNAL \ULA|Add1~56_combout\ : std_logic;
SIGNAL \ULA|soma[27]~55\ : std_logic;
SIGNAL \ULA|soma[28]~56_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA|Mux3~1_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[28]~4_combout\ : std_logic;
SIGNAL \BR|bancoReg~770_q\ : std_logic;
SIGNAL \BR|bancoReg~1222_combout\ : std_logic;
SIGNAL \BR|bancoReg~1223_combout\ : std_logic;
SIGNAL \BR|bancoReg~1224_combout\ : std_logic;
SIGNAL \BR|bancoReg~1225_combout\ : std_logic;
SIGNAL \BR|bancoReg~1226_combout\ : std_logic;
SIGNAL \BR|bancoReg~1227_combout\ : std_logic;
SIGNAL \BR|bancoReg~1228_combout\ : std_logic;
SIGNAL \BR|bancoReg~1229_combout\ : std_logic;
SIGNAL \BR|bancoReg~1230_combout\ : std_logic;
SIGNAL \BR|bancoReg~1231_combout\ : std_logic;
SIGNAL \BR|bancoReg~1232_combout\ : std_logic;
SIGNAL \BR|bancoReg~1233_combout\ : std_logic;
SIGNAL \BR|bancoReg~1234_combout\ : std_logic;
SIGNAL \BR|bancoReg~1235_combout\ : std_logic;
SIGNAL \BR|bancoReg~1236_combout\ : std_logic;
SIGNAL \BR|bancoReg~1237_combout\ : std_logic;
SIGNAL \BR|bancoReg~1238_combout\ : std_logic;
SIGNAL \BR|bancoReg~1239_combout\ : std_logic;
SIGNAL \BR|bancoReg~1240_combout\ : std_logic;
SIGNAL \BR|bancoReg~1241_combout\ : std_logic;
SIGNAL \BR|saidaB[28]~4_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[28]~4_combout\ : std_logic;
SIGNAL \ULA|Add1~57\ : std_logic;
SIGNAL \ULA|Add1~58_combout\ : std_logic;
SIGNAL \ULA|soma[28]~57\ : std_logic;
SIGNAL \ULA|soma[29]~58_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \ULA|Mux2~4_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[29]~3_combout\ : std_logic;
SIGNAL \BR|bancoReg~739_q\ : std_logic;
SIGNAL \BR|bancoReg~1182_combout\ : std_logic;
SIGNAL \BR|bancoReg~1183_combout\ : std_logic;
SIGNAL \BR|bancoReg~1184_combout\ : std_logic;
SIGNAL \BR|bancoReg~1185_combout\ : std_logic;
SIGNAL \BR|bancoReg~1186_combout\ : std_logic;
SIGNAL \BR|bancoReg~1187_combout\ : std_logic;
SIGNAL \BR|bancoReg~1188_combout\ : std_logic;
SIGNAL \BR|bancoReg~1189_combout\ : std_logic;
SIGNAL \BR|bancoReg~1190_combout\ : std_logic;
SIGNAL \BR|bancoReg~1191_combout\ : std_logic;
SIGNAL \BR|bancoReg~1192_combout\ : std_logic;
SIGNAL \BR|bancoReg~1193_combout\ : std_logic;
SIGNAL \BR|bancoReg~1194_combout\ : std_logic;
SIGNAL \BR|bancoReg~1195_combout\ : std_logic;
SIGNAL \BR|bancoReg~1196_combout\ : std_logic;
SIGNAL \BR|bancoReg~1197_combout\ : std_logic;
SIGNAL \BR|bancoReg~1198_combout\ : std_logic;
SIGNAL \BR|bancoReg~1199_combout\ : std_logic;
SIGNAL \BR|bancoReg~1200_combout\ : std_logic;
SIGNAL \BR|bancoReg~1201_combout\ : std_logic;
SIGNAL \BR|saidaB[29]~3_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[29]~3_combout\ : std_logic;
SIGNAL \ULA|Add1~59\ : std_logic;
SIGNAL \ULA|Add1~60_combout\ : std_logic;
SIGNAL \ULA|soma[29]~59\ : std_logic;
SIGNAL \ULA|soma[30]~60_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[30]~2_combout\ : std_logic;
SIGNAL \BR|bancoReg~772_q\ : std_logic;
SIGNAL \BR|bancoReg~1142_combout\ : std_logic;
SIGNAL \BR|bancoReg~1143_combout\ : std_logic;
SIGNAL \BR|bancoReg~1144_combout\ : std_logic;
SIGNAL \BR|bancoReg~1145_combout\ : std_logic;
SIGNAL \BR|bancoReg~1146_combout\ : std_logic;
SIGNAL \BR|bancoReg~1147_combout\ : std_logic;
SIGNAL \BR|bancoReg~1148_combout\ : std_logic;
SIGNAL \BR|bancoReg~1149_combout\ : std_logic;
SIGNAL \BR|bancoReg~1150_combout\ : std_logic;
SIGNAL \BR|bancoReg~1151_combout\ : std_logic;
SIGNAL \BR|bancoReg~1152_combout\ : std_logic;
SIGNAL \BR|bancoReg~1153_combout\ : std_logic;
SIGNAL \BR|bancoReg~1154_combout\ : std_logic;
SIGNAL \BR|bancoReg~1155_combout\ : std_logic;
SIGNAL \BR|bancoReg~1156_combout\ : std_logic;
SIGNAL \BR|bancoReg~1157_combout\ : std_logic;
SIGNAL \BR|bancoReg~1158_combout\ : std_logic;
SIGNAL \BR|bancoReg~1159_combout\ : std_logic;
SIGNAL \BR|bancoReg~1160_combout\ : std_logic;
SIGNAL \BR|bancoReg~1161_combout\ : std_logic;
SIGNAL \BR|saidaB[30]~2_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[30]~2_combout\ : std_logic;
SIGNAL \ULA|soma[30]~61\ : std_logic;
SIGNAL \ULA|soma[31]~62_combout\ : std_logic;
SIGNAL \ULA|Mux0~15_combout\ : std_logic;
SIGNAL \ULA|Mux0~13_combout\ : std_logic;
SIGNAL \ULA|Mux0~14_combout\ : std_logic;
SIGNAL \ULA|slt[0]~0_combout\ : std_logic;
SIGNAL \ULA|Mux31~6_combout\ : std_logic;
SIGNAL \ULA|Mux31~9_combout\ : std_logic;
SIGNAL \ULA|Mux31~7_combout\ : std_logic;
SIGNAL \ULA|Mux31~8_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[0]~0_combout\ : std_logic;
SIGNAL \BR|bancoReg~742_q\ : std_logic;
SIGNAL \BR|bancoReg~1082_combout\ : std_logic;
SIGNAL \BR|bancoReg~1083_combout\ : std_logic;
SIGNAL \BR|bancoReg~1084_combout\ : std_logic;
SIGNAL \BR|bancoReg~1085_combout\ : std_logic;
SIGNAL \BR|bancoReg~1086_combout\ : std_logic;
SIGNAL \BR|bancoReg~1087_combout\ : std_logic;
SIGNAL \BR|bancoReg~1088_combout\ : std_logic;
SIGNAL \BR|bancoReg~1089_combout\ : std_logic;
SIGNAL \BR|bancoReg~1090_combout\ : std_logic;
SIGNAL \BR|bancoReg~1091_combout\ : std_logic;
SIGNAL \BR|bancoReg~1092_combout\ : std_logic;
SIGNAL \BR|bancoReg~1093_combout\ : std_logic;
SIGNAL \BR|bancoReg~1094_combout\ : std_logic;
SIGNAL \BR|bancoReg~1095_combout\ : std_logic;
SIGNAL \BR|bancoReg~1096_combout\ : std_logic;
SIGNAL \BR|bancoReg~1097_combout\ : std_logic;
SIGNAL \BR|bancoReg~1098_combout\ : std_logic;
SIGNAL \BR|bancoReg~1099_combout\ : std_logic;
SIGNAL \BR|bancoReg~1100_combout\ : std_logic;
SIGNAL \BR|bancoReg~1101_combout\ : std_logic;
SIGNAL \BR|saidaB[0]~0_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[0]~0_combout\ : std_logic;
SIGNAL \ULA|Add1~1\ : std_logic;
SIGNAL \ULA|Add1~2_combout\ : std_logic;
SIGNAL \ULA|soma[1]~2_combout\ : std_logic;
SIGNAL \ULA|Mux30~0_combout\ : std_logic;
SIGNAL \ULA|Mux30~1_combout\ : std_logic;
SIGNAL \ULA|Mux30~2_combout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[1]~31_combout\ : std_logic;
SIGNAL \BR|bancoReg~711_q\ : std_logic;
SIGNAL \BR|bancoReg~2302_combout\ : std_logic;
SIGNAL \BR|bancoReg~2303_combout\ : std_logic;
SIGNAL \BR|bancoReg~2304_combout\ : std_logic;
SIGNAL \BR|bancoReg~2305_combout\ : std_logic;
SIGNAL \BR|bancoReg~2306_combout\ : std_logic;
SIGNAL \BR|bancoReg~2307_combout\ : std_logic;
SIGNAL \BR|bancoReg~2308_combout\ : std_logic;
SIGNAL \BR|bancoReg~2309_combout\ : std_logic;
SIGNAL \BR|bancoReg~2310_combout\ : std_logic;
SIGNAL \BR|bancoReg~2311_combout\ : std_logic;
SIGNAL \BR|bancoReg~2312_combout\ : std_logic;
SIGNAL \BR|bancoReg~2313_combout\ : std_logic;
SIGNAL \BR|bancoReg~2314_combout\ : std_logic;
SIGNAL \BR|bancoReg~2315_combout\ : std_logic;
SIGNAL \BR|bancoReg~2316_combout\ : std_logic;
SIGNAL \BR|bancoReg~2317_combout\ : std_logic;
SIGNAL \BR|bancoReg~2318_combout\ : std_logic;
SIGNAL \BR|bancoReg~2319_combout\ : std_logic;
SIGNAL \BR|bancoReg~2320_combout\ : std_logic;
SIGNAL \BR|bancoReg~2321_combout\ : std_logic;
SIGNAL \BR|saidaB[1]~31_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[1]~31_combout\ : std_logic;
SIGNAL \ULA|Add1~3\ : std_logic;
SIGNAL \ULA|Add1~5\ : std_logic;
SIGNAL \ULA|Add1~7\ : std_logic;
SIGNAL \ULA|Add1~9\ : std_logic;
SIGNAL \ULA|Add1~11\ : std_logic;
SIGNAL \ULA|Add1~13\ : std_logic;
SIGNAL \ULA|Add1~14_combout\ : std_logic;
SIGNAL \ULA|soma[7]~14_combout\ : std_logic;
SIGNAL \ULA|Mux24~0_combout\ : std_logic;
SIGNAL \ULA|Mux24~1_combout\ : std_logic;
SIGNAL \ULA|Mux24~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[6]~26_combout\ : std_logic;
SIGNAL \BR|bancoReg~748_q\ : std_logic;
SIGNAL \BR|bancoReg~2102_combout\ : std_logic;
SIGNAL \BR|bancoReg~2103_combout\ : std_logic;
SIGNAL \BR|bancoReg~2104_combout\ : std_logic;
SIGNAL \BR|bancoReg~2105_combout\ : std_logic;
SIGNAL \BR|bancoReg~2106_combout\ : std_logic;
SIGNAL \BR|bancoReg~2107_combout\ : std_logic;
SIGNAL \BR|bancoReg~2108_combout\ : std_logic;
SIGNAL \BR|bancoReg~2109_combout\ : std_logic;
SIGNAL \BR|bancoReg~2110_combout\ : std_logic;
SIGNAL \BR|bancoReg~2111_combout\ : std_logic;
SIGNAL \BR|bancoReg~2112_combout\ : std_logic;
SIGNAL \BR|bancoReg~2113_combout\ : std_logic;
SIGNAL \BR|bancoReg~2114_combout\ : std_logic;
SIGNAL \BR|bancoReg~2115_combout\ : std_logic;
SIGNAL \BR|bancoReg~2116_combout\ : std_logic;
SIGNAL \BR|bancoReg~2117_combout\ : std_logic;
SIGNAL \BR|bancoReg~2118_combout\ : std_logic;
SIGNAL \BR|bancoReg~2119_combout\ : std_logic;
SIGNAL \BR|bancoReg~2120_combout\ : std_logic;
SIGNAL \BR|bancoReg~2121_combout\ : std_logic;
SIGNAL \BR|saidaB[6]~26_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[6]~26_combout\ : std_logic;
SIGNAL \ULA|Add1~12_combout\ : std_logic;
SIGNAL \ULA|soma[6]~12_combout\ : std_logic;
SIGNAL \ULA|Mux25~0_combout\ : std_logic;
SIGNAL \ULA|Mux25~1_combout\ : std_logic;
SIGNAL \ULA|Mux25~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[5]~27_combout\ : std_logic;
SIGNAL \BR|bancoReg~715_q\ : std_logic;
SIGNAL \BR|bancoReg~2142_combout\ : std_logic;
SIGNAL \BR|bancoReg~2143_combout\ : std_logic;
SIGNAL \BR|bancoReg~2144_combout\ : std_logic;
SIGNAL \BR|bancoReg~2145_combout\ : std_logic;
SIGNAL \BR|bancoReg~2146_combout\ : std_logic;
SIGNAL \BR|bancoReg~2147_combout\ : std_logic;
SIGNAL \BR|bancoReg~2148_combout\ : std_logic;
SIGNAL \BR|bancoReg~2149_combout\ : std_logic;
SIGNAL \BR|bancoReg~2150_combout\ : std_logic;
SIGNAL \BR|bancoReg~2151_combout\ : std_logic;
SIGNAL \BR|bancoReg~2152_combout\ : std_logic;
SIGNAL \BR|bancoReg~2153_combout\ : std_logic;
SIGNAL \BR|bancoReg~2154_combout\ : std_logic;
SIGNAL \BR|bancoReg~2155_combout\ : std_logic;
SIGNAL \BR|bancoReg~2156_combout\ : std_logic;
SIGNAL \BR|bancoReg~2157_combout\ : std_logic;
SIGNAL \BR|bancoReg~2158_combout\ : std_logic;
SIGNAL \BR|bancoReg~2159_combout\ : std_logic;
SIGNAL \BR|bancoReg~2160_combout\ : std_logic;
SIGNAL \BR|bancoReg~2161_combout\ : std_logic;
SIGNAL \BR|saidaB[5]~27_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[5]~27_combout\ : std_logic;
SIGNAL \ULA|Add1~10_combout\ : std_logic;
SIGNAL \ULA|soma[5]~10_combout\ : std_logic;
SIGNAL \ULA|Mux26~0_combout\ : std_logic;
SIGNAL \ULA|Mux26~1_combout\ : std_logic;
SIGNAL \ULA|Mux26~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[4]~28_combout\ : std_logic;
SIGNAL \BR|bancoReg~746_q\ : std_logic;
SIGNAL \BR|bancoReg~2182_combout\ : std_logic;
SIGNAL \BR|bancoReg~2183_combout\ : std_logic;
SIGNAL \BR|bancoReg~2184_combout\ : std_logic;
SIGNAL \BR|bancoReg~2185_combout\ : std_logic;
SIGNAL \BR|bancoReg~2186_combout\ : std_logic;
SIGNAL \BR|bancoReg~2187_combout\ : std_logic;
SIGNAL \BR|bancoReg~2188_combout\ : std_logic;
SIGNAL \BR|bancoReg~2189_combout\ : std_logic;
SIGNAL \BR|bancoReg~2190_combout\ : std_logic;
SIGNAL \BR|bancoReg~2191_combout\ : std_logic;
SIGNAL \BR|bancoReg~2192_combout\ : std_logic;
SIGNAL \BR|bancoReg~2193_combout\ : std_logic;
SIGNAL \BR|bancoReg~2194_combout\ : std_logic;
SIGNAL \BR|bancoReg~2195_combout\ : std_logic;
SIGNAL \BR|bancoReg~2196_combout\ : std_logic;
SIGNAL \BR|bancoReg~2197_combout\ : std_logic;
SIGNAL \BR|bancoReg~2198_combout\ : std_logic;
SIGNAL \BR|bancoReg~2199_combout\ : std_logic;
SIGNAL \BR|bancoReg~2200_combout\ : std_logic;
SIGNAL \BR|bancoReg~2201_combout\ : std_logic;
SIGNAL \BR|saidaB[4]~28_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[4]~28_combout\ : std_logic;
SIGNAL \ULA|Add1~8_combout\ : std_logic;
SIGNAL \ULA|soma[4]~8_combout\ : std_logic;
SIGNAL \ULA|Mux27~0_combout\ : std_logic;
SIGNAL \ULA|Mux27~1_combout\ : std_logic;
SIGNAL \ULA|Mux27~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[3]~29_combout\ : std_logic;
SIGNAL \BR|bancoReg~713_q\ : std_logic;
SIGNAL \BR|bancoReg~2222_combout\ : std_logic;
SIGNAL \BR|bancoReg~2223_combout\ : std_logic;
SIGNAL \BR|bancoReg~2224_combout\ : std_logic;
SIGNAL \BR|bancoReg~2225_combout\ : std_logic;
SIGNAL \BR|bancoReg~2226_combout\ : std_logic;
SIGNAL \BR|bancoReg~2227_combout\ : std_logic;
SIGNAL \BR|bancoReg~2228_combout\ : std_logic;
SIGNAL \BR|bancoReg~2229_combout\ : std_logic;
SIGNAL \BR|bancoReg~2230_combout\ : std_logic;
SIGNAL \BR|bancoReg~2231_combout\ : std_logic;
SIGNAL \BR|bancoReg~2232_combout\ : std_logic;
SIGNAL \BR|bancoReg~2233_combout\ : std_logic;
SIGNAL \BR|bancoReg~2234_combout\ : std_logic;
SIGNAL \BR|bancoReg~2235_combout\ : std_logic;
SIGNAL \BR|bancoReg~2236_combout\ : std_logic;
SIGNAL \BR|bancoReg~2237_combout\ : std_logic;
SIGNAL \BR|bancoReg~2238_combout\ : std_logic;
SIGNAL \BR|bancoReg~2239_combout\ : std_logic;
SIGNAL \BR|bancoReg~2240_combout\ : std_logic;
SIGNAL \BR|bancoReg~2241_combout\ : std_logic;
SIGNAL \BR|saidaB[3]~29_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[3]~29_combout\ : std_logic;
SIGNAL \ULA|Add1~6_combout\ : std_logic;
SIGNAL \ULA|soma[3]~6_combout\ : std_logic;
SIGNAL \ULA|Mux28~0_combout\ : std_logic;
SIGNAL \ULA|Mux28~1_combout\ : std_logic;
SIGNAL \ULA|Mux28~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[2]~30_combout\ : std_logic;
SIGNAL \BR|bancoReg~744_q\ : std_logic;
SIGNAL \BR|bancoReg~2262_combout\ : std_logic;
SIGNAL \BR|bancoReg~2263_combout\ : std_logic;
SIGNAL \BR|bancoReg~2264_combout\ : std_logic;
SIGNAL \BR|bancoReg~2265_combout\ : std_logic;
SIGNAL \BR|bancoReg~2266_combout\ : std_logic;
SIGNAL \BR|bancoReg~2267_combout\ : std_logic;
SIGNAL \BR|bancoReg~2268_combout\ : std_logic;
SIGNAL \BR|bancoReg~2269_combout\ : std_logic;
SIGNAL \BR|bancoReg~2270_combout\ : std_logic;
SIGNAL \BR|bancoReg~2271_combout\ : std_logic;
SIGNAL \BR|bancoReg~2272_combout\ : std_logic;
SIGNAL \BR|bancoReg~2273_combout\ : std_logic;
SIGNAL \BR|bancoReg~2274_combout\ : std_logic;
SIGNAL \BR|bancoReg~2275_combout\ : std_logic;
SIGNAL \BR|bancoReg~2276_combout\ : std_logic;
SIGNAL \BR|bancoReg~2277_combout\ : std_logic;
SIGNAL \BR|bancoReg~2278_combout\ : std_logic;
SIGNAL \BR|bancoReg~2279_combout\ : std_logic;
SIGNAL \BR|bancoReg~2280_combout\ : std_logic;
SIGNAL \BR|bancoReg~2281_combout\ : std_logic;
SIGNAL \BR|saidaB[2]~30_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[2]~30_combout\ : std_logic;
SIGNAL \ULA|Add1~4_combout\ : std_logic;
SIGNAL \ULA|soma[2]~4_combout\ : std_logic;
SIGNAL \ULA|Mux29~0_combout\ : std_logic;
SIGNAL \ULA|Mux29~1_combout\ : std_logic;
SIGNAL \ULA|Mux29~2_combout\ : std_logic;
SIGNAL \RAM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \mux_Ula_Memoria|saida[31]~1_combout\ : std_logic;
SIGNAL \BR|bancoReg~741_q\ : std_logic;
SIGNAL \BR|bancoReg~1102_combout\ : std_logic;
SIGNAL \BR|bancoReg~1103_combout\ : std_logic;
SIGNAL \BR|bancoReg~1104_combout\ : std_logic;
SIGNAL \BR|bancoReg~1105_combout\ : std_logic;
SIGNAL \BR|bancoReg~1106_combout\ : std_logic;
SIGNAL \BR|bancoReg~1107_combout\ : std_logic;
SIGNAL \BR|bancoReg~1108_combout\ : std_logic;
SIGNAL \BR|bancoReg~1109_combout\ : std_logic;
SIGNAL \BR|bancoReg~1110_combout\ : std_logic;
SIGNAL \BR|bancoReg~1111_combout\ : std_logic;
SIGNAL \BR|bancoReg~1112_combout\ : std_logic;
SIGNAL \BR|bancoReg~1113_combout\ : std_logic;
SIGNAL \BR|bancoReg~1114_combout\ : std_logic;
SIGNAL \BR|bancoReg~1115_combout\ : std_logic;
SIGNAL \BR|bancoReg~1116_combout\ : std_logic;
SIGNAL \BR|bancoReg~1117_combout\ : std_logic;
SIGNAL \BR|bancoReg~1118_combout\ : std_logic;
SIGNAL \BR|bancoReg~1119_combout\ : std_logic;
SIGNAL \BR|bancoReg~1120_combout\ : std_logic;
SIGNAL \BR|bancoReg~1121_combout\ : std_logic;
SIGNAL \BR|saidaB[31]~1_combout\ : std_logic;
SIGNAL \mux_Banco_Ula|saida[31]~1_combout\ : std_logic;
SIGNAL \ULA|Add1~61\ : std_logic;
SIGNAL \ULA|Add1~62_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|Equal0~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ULA|Equal0~6_combout\ : std_logic;
SIGNAL \ULA|Equal0~7_combout\ : std_logic;
SIGNAL \ULA|Equal0~8_combout\ : std_logic;
SIGNAL \ULA|Equal0~9_combout\ : std_logic;
SIGNAL \ULA|Equal0~10_combout\ : std_logic;
SIGNAL \sel_mux_beq~combout\ : std_logic;
SIGNAL \PC|data_s[2]~0_combout\ : std_logic;
SIGNAL \ROM|memROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \mux_jump|saida[0]~0_combout\ : std_logic;
SIGNAL \Somador|saida[7]~11\ : std_logic;
SIGNAL \Somador|saida[8]~12_combout\ : std_logic;
SIGNAL \EXMEM|data_s[77]~41\ : std_logic;
SIGNAL \EXMEM|data_s[78]~42_combout\ : std_logic;
SIGNAL \PC|data_s[8]~6_combout\ : std_logic;
SIGNAL \Somador|saida[8]~13\ : std_logic;
SIGNAL \Somador|saida[9]~14_combout\ : std_logic;
SIGNAL \EXMEM|data_s[78]~43\ : std_logic;
SIGNAL \EXMEM|data_s[79]~44_combout\ : std_logic;
SIGNAL \PC|data_s[9]~7_combout\ : std_logic;
SIGNAL \Somador|saida[9]~15\ : std_logic;
SIGNAL \Somador|saida[10]~16_combout\ : std_logic;
SIGNAL \EXMEM|data_s[79]~45\ : std_logic;
SIGNAL \EXMEM|data_s[80]~46_combout\ : std_logic;
SIGNAL \PC|data_s[10]~8_combout\ : std_logic;
SIGNAL \Somador|saida[10]~17\ : std_logic;
SIGNAL \Somador|saida[11]~18_combout\ : std_logic;
SIGNAL \EXMEM|data_s[80]~47\ : std_logic;
SIGNAL \EXMEM|data_s[81]~48_combout\ : std_logic;
SIGNAL \PC|data_s[11]~9_combout\ : std_logic;
SIGNAL \Somador|saida[11]~19\ : std_logic;
SIGNAL \Somador|saida[12]~20_combout\ : std_logic;
SIGNAL \EXMEM|data_s[81]~49\ : std_logic;
SIGNAL \EXMEM|data_s[82]~50_combout\ : std_logic;
SIGNAL \PC|data_s[12]~10_combout\ : std_logic;
SIGNAL \Somador|saida[12]~21\ : std_logic;
SIGNAL \Somador|saida[13]~22_combout\ : std_logic;
SIGNAL \EXMEM|data_s[82]~51\ : std_logic;
SIGNAL \EXMEM|data_s[83]~52_combout\ : std_logic;
SIGNAL \PC|data_s[13]~11_combout\ : std_logic;
SIGNAL \Somador|saida[13]~23\ : std_logic;
SIGNAL \Somador|saida[14]~24_combout\ : std_logic;
SIGNAL \EXMEM|data_s[83]~53\ : std_logic;
SIGNAL \EXMEM|data_s[84]~54_combout\ : std_logic;
SIGNAL \PC|data_s[14]~12_combout\ : std_logic;
SIGNAL \Somador|saida[14]~25\ : std_logic;
SIGNAL \Somador|saida[15]~26_combout\ : std_logic;
SIGNAL \EXMEM|data_s[84]~55\ : std_logic;
SIGNAL \EXMEM|data_s[85]~56_combout\ : std_logic;
SIGNAL \PC|data_s[15]~13_combout\ : std_logic;
SIGNAL \Somador|saida[15]~27\ : std_logic;
SIGNAL \Somador|saida[16]~28_combout\ : std_logic;
SIGNAL \EXMEM|data_s[85]~57\ : std_logic;
SIGNAL \EXMEM|data_s[86]~58_combout\ : std_logic;
SIGNAL \PC|data_s[16]~14_combout\ : std_logic;
SIGNAL \Somador|saida[16]~29\ : std_logic;
SIGNAL \Somador|saida[17]~30_combout\ : std_logic;
SIGNAL \EXMEM|data_s[86]~59\ : std_logic;
SIGNAL \EXMEM|data_s[87]~60_combout\ : std_logic;
SIGNAL \PC|data_s[17]~15_combout\ : std_logic;
SIGNAL \Somador|saida[17]~31\ : std_logic;
SIGNAL \Somador|saida[18]~32_combout\ : std_logic;
SIGNAL \EXMEM|data_s[87]~61\ : std_logic;
SIGNAL \EXMEM|data_s[88]~62_combout\ : std_logic;
SIGNAL \PC|data_s[18]~16_combout\ : std_logic;
SIGNAL \Somador|saida[18]~33\ : std_logic;
SIGNAL \Somador|saida[19]~34_combout\ : std_logic;
SIGNAL \EXMEM|data_s[88]~63\ : std_logic;
SIGNAL \EXMEM|data_s[89]~64_combout\ : std_logic;
SIGNAL \PC|data_s[19]~17_combout\ : std_logic;
SIGNAL \Somador|saida[19]~35\ : std_logic;
SIGNAL \Somador|saida[20]~36_combout\ : std_logic;
SIGNAL \EXMEM|data_s[89]~65\ : std_logic;
SIGNAL \EXMEM|data_s[90]~66_combout\ : std_logic;
SIGNAL \PC|data_s[20]~18_combout\ : std_logic;
SIGNAL \Somador|saida[20]~37\ : std_logic;
SIGNAL \Somador|saida[21]~38_combout\ : std_logic;
SIGNAL \EXMEM|data_s[90]~67\ : std_logic;
SIGNAL \EXMEM|data_s[91]~68_combout\ : std_logic;
SIGNAL \PC|data_s[21]~19_combout\ : std_logic;
SIGNAL \Somador|saida[21]~39\ : std_logic;
SIGNAL \Somador|saida[22]~40_combout\ : std_logic;
SIGNAL \EXMEM|data_s[91]~69\ : std_logic;
SIGNAL \EXMEM|data_s[92]~70_combout\ : std_logic;
SIGNAL \PC|data_s[22]~20_combout\ : std_logic;
SIGNAL \Somador|saida[22]~41\ : std_logic;
SIGNAL \Somador|saida[23]~42_combout\ : std_logic;
SIGNAL \EXMEM|data_s[92]~71\ : std_logic;
SIGNAL \EXMEM|data_s[93]~72_combout\ : std_logic;
SIGNAL \PC|data_s[23]~21_combout\ : std_logic;
SIGNAL \Somador|saida[23]~43\ : std_logic;
SIGNAL \Somador|saida[24]~44_combout\ : std_logic;
SIGNAL \EXMEM|data_s[93]~73\ : std_logic;
SIGNAL \EXMEM|data_s[94]~74_combout\ : std_logic;
SIGNAL \PC|data_s[24]~22_combout\ : std_logic;
SIGNAL \Somador|saida[24]~45\ : std_logic;
SIGNAL \Somador|saida[25]~46_combout\ : std_logic;
SIGNAL \EXMEM|data_s[94]~75\ : std_logic;
SIGNAL \EXMEM|data_s[95]~76_combout\ : std_logic;
SIGNAL \PC|data_s[25]~23_combout\ : std_logic;
SIGNAL \Somador|saida[25]~47\ : std_logic;
SIGNAL \Somador|saida[26]~48_combout\ : std_logic;
SIGNAL \EXMEM|data_s[95]~77\ : std_logic;
SIGNAL \EXMEM|data_s[96]~78_combout\ : std_logic;
SIGNAL \PC|data_s[26]~24_combout\ : std_logic;
SIGNAL \Somador|saida[26]~49\ : std_logic;
SIGNAL \Somador|saida[27]~50_combout\ : std_logic;
SIGNAL \EXMEM|data_s[96]~79\ : std_logic;
SIGNAL \EXMEM|data_s[97]~80_combout\ : std_logic;
SIGNAL \PC|data_s[27]~25_combout\ : std_logic;
SIGNAL \Somador|saida[27]~51\ : std_logic;
SIGNAL \Somador|saida[28]~52_combout\ : std_logic;
SIGNAL \EXMEM|data_s[97]~81\ : std_logic;
SIGNAL \EXMEM|data_s[98]~82_combout\ : std_logic;
SIGNAL \mux_jump|saida[28]~1_combout\ : std_logic;
SIGNAL \Somador|saida[28]~53\ : std_logic;
SIGNAL \Somador|saida[29]~54_combout\ : std_logic;
SIGNAL \EXMEM|data_s[98]~83\ : std_logic;
SIGNAL \EXMEM|data_s[99]~84_combout\ : std_logic;
SIGNAL \mux_jump|saida[29]~2_combout\ : std_logic;
SIGNAL \Somador|saida[29]~55\ : std_logic;
SIGNAL \Somador|saida[30]~56_combout\ : std_logic;
SIGNAL \EXMEM|data_s[99]~85\ : std_logic;
SIGNAL \EXMEM|data_s[100]~86_combout\ : std_logic;
SIGNAL \mux_jump|saida[30]~3_combout\ : std_logic;
SIGNAL \Somador|saida[30]~57\ : std_logic;
SIGNAL \Somador|saida[31]~58_combout\ : std_logic;
SIGNAL \EXMEM|data_s[100]~87\ : std_logic;
SIGNAL \EXMEM|data_s[101]~88_combout\ : std_logic;
SIGNAL \mux_jump|saida[31]~4_combout\ : std_logic;
SIGNAL \MEMWB|data_s\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \IDEX|data_s\ : std_logic_vector(147 DOWNTO 0);
SIGNAL \IFID|data_s\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \EXMEM|data_s\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \PC|data_s\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_clk <= clk;
instrucao <= ww_instrucao;
out_ula <= ww_out_ula;
out_entradaAula <= ww_out_entradaAula;
out_entradaBula <= ww_out_entradaBula;
out_ULAop <= ww_out_ULAop;
out_selecionaULA <= ww_out_selecionaULA;
out_pc <= ww_out_pc;
out_MEMWB_mem <= ww_out_MEMWB_mem;
out_MEMWB_ula <= ww_out_MEMWB_ula;
out_select_mem_ula <= ww_out_select_mem_ula;
out_WB_escreve_rc <= ww_out_WB_escreve_rc;
out_enderecoEscrita <= ww_out_enderecoEscrita;
out_sel_mux_beq <= ww_out_sel_mux_beq;
M_sel_beq_WF <= ww_M_sel_beq_WF;
EXMEM_Z_out_WF <= ww_EXMEM_Z_out_WF;
out_sel_mux_jump <= ww_out_sel_mux_jump;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\PC|data_s\(7) & \PC|data_s\(6) & \PC|data_s\(5) & \PC|data_s\(4) & \PC|data_s\(3) & \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(5);

\RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(6);

\RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(7);

\RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(8);

\RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(9);

\RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(10);

\RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(11);

\RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(12);

\RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(13);

\RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(14);

\RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(15);

\RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(16);

\RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(17);

\RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(18);

\RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(19);

\RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(20);

\RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(21);

\RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(22);

\RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(23);

\RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(24);

\RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(25);

\RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(26);

\RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(27);

\RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(28);

\RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(29);

\RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(30);

\RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(31);

\RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(32);

\RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(33);

\RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(34);

\RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(35);

\RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \EXMEM|data_s\(36);

\RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\EXMEM|data_s\(44) & \EXMEM|data_s\(43) & \EXMEM|data_s\(42) & \EXMEM|data_s\(41) & \EXMEM|data_s\(40) & \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\instrucao[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[0]~output_o\);

\instrucao[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a1~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[1]~output_o\);

\instrucao[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[2]~output_o\);

\instrucao[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a3~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[3]~output_o\);

\instrucao[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a4~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[4]~output_o\);

\instrucao[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a5~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[5]~output_o\);

\instrucao[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a6~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[6]~output_o\);

\instrucao[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a7~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[7]~output_o\);

\instrucao[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a8~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[8]~output_o\);

\instrucao[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a9~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[9]~output_o\);

\instrucao[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a10~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[10]~output_o\);

\instrucao[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a11~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[11]~output_o\);

\instrucao[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[12]~output_o\);

\instrucao[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a13~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[13]~output_o\);

\instrucao[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a14~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[14]~output_o\);

\instrucao[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a15~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[15]~output_o\);

\instrucao[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[16]~output_o\);

\instrucao[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[17]~output_o\);

\instrucao[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[18]~output_o\);

\instrucao[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[19]~output_o\);

\instrucao[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[20]~output_o\);

\instrucao[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[21]~output_o\);

\instrucao[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[22]~output_o\);

\instrucao[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[23]~output_o\);

\instrucao[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[24]~output_o\);

\instrucao[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[25]~output_o\);

\instrucao[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[26]~output_o\);

\instrucao[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[27]~output_o\);

\instrucao[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[28]~output_o\);

\instrucao[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[29]~output_o\);

\instrucao[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[30]~output_o\);

\instrucao[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\,
	devoe => ww_devoe,
	o => \instrucao[31]~output_o\);

\out_ula[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux31~8_combout\,
	devoe => ww_devoe,
	o => \out_ula[0]~output_o\);

\out_ula[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux30~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[1]~output_o\);

\out_ula[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux29~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[2]~output_o\);

\out_ula[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux28~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[3]~output_o\);

\out_ula[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux27~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[4]~output_o\);

\out_ula[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux26~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[5]~output_o\);

\out_ula[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux25~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[6]~output_o\);

\out_ula[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux24~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[7]~output_o\);

\out_ula[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux23~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[8]~output_o\);

\out_ula[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux22~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[9]~output_o\);

\out_ula[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux21~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[10]~output_o\);

\out_ula[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux20~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[11]~output_o\);

\out_ula[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux19~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[12]~output_o\);

\out_ula[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux18~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[13]~output_o\);

\out_ula[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux17~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[14]~output_o\);

\out_ula[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux16~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[15]~output_o\);

\out_ula[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux15~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[16]~output_o\);

\out_ula[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux14~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[17]~output_o\);

\out_ula[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux13~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[18]~output_o\);

\out_ula[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux12~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[19]~output_o\);

\out_ula[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux11~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[20]~output_o\);

\out_ula[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux10~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[21]~output_o\);

\out_ula[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux9~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[22]~output_o\);

\out_ula[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux8~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[23]~output_o\);

\out_ula[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux7~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[24]~output_o\);

\out_ula[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux6~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[25]~output_o\);

\out_ula[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux5~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[26]~output_o\);

\out_ula[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux4~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[27]~output_o\);

\out_ula[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux3~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[28]~output_o\);

\out_ula[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux2~4_combout\,
	devoe => ww_devoe,
	o => \out_ula[29]~output_o\);

\out_ula[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux1~2_combout\,
	devoe => ww_devoe,
	o => \out_ula[30]~output_o\);

\out_ula[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux0~14_combout\,
	devoe => ww_devoe,
	o => \out_ula[31]~output_o\);

\out_entradaAula[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(74),
	devoe => ww_devoe,
	o => \out_entradaAula[0]~output_o\);

\out_entradaAula[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(75),
	devoe => ww_devoe,
	o => \out_entradaAula[1]~output_o\);

\out_entradaAula[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(76),
	devoe => ww_devoe,
	o => \out_entradaAula[2]~output_o\);

\out_entradaAula[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(77),
	devoe => ww_devoe,
	o => \out_entradaAula[3]~output_o\);

\out_entradaAula[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(78),
	devoe => ww_devoe,
	o => \out_entradaAula[4]~output_o\);

\out_entradaAula[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(79),
	devoe => ww_devoe,
	o => \out_entradaAula[5]~output_o\);

\out_entradaAula[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(80),
	devoe => ww_devoe,
	o => \out_entradaAula[6]~output_o\);

\out_entradaAula[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(81),
	devoe => ww_devoe,
	o => \out_entradaAula[7]~output_o\);

\out_entradaAula[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(82),
	devoe => ww_devoe,
	o => \out_entradaAula[8]~output_o\);

\out_entradaAula[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(83),
	devoe => ww_devoe,
	o => \out_entradaAula[9]~output_o\);

\out_entradaAula[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(84),
	devoe => ww_devoe,
	o => \out_entradaAula[10]~output_o\);

\out_entradaAula[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(85),
	devoe => ww_devoe,
	o => \out_entradaAula[11]~output_o\);

\out_entradaAula[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(86),
	devoe => ww_devoe,
	o => \out_entradaAula[12]~output_o\);

\out_entradaAula[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(87),
	devoe => ww_devoe,
	o => \out_entradaAula[13]~output_o\);

\out_entradaAula[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(88),
	devoe => ww_devoe,
	o => \out_entradaAula[14]~output_o\);

\out_entradaAula[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(89),
	devoe => ww_devoe,
	o => \out_entradaAula[15]~output_o\);

\out_entradaAula[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(90),
	devoe => ww_devoe,
	o => \out_entradaAula[16]~output_o\);

\out_entradaAula[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(91),
	devoe => ww_devoe,
	o => \out_entradaAula[17]~output_o\);

\out_entradaAula[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(92),
	devoe => ww_devoe,
	o => \out_entradaAula[18]~output_o\);

\out_entradaAula[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(93),
	devoe => ww_devoe,
	o => \out_entradaAula[19]~output_o\);

\out_entradaAula[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(94),
	devoe => ww_devoe,
	o => \out_entradaAula[20]~output_o\);

\out_entradaAula[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(95),
	devoe => ww_devoe,
	o => \out_entradaAula[21]~output_o\);

\out_entradaAula[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(96),
	devoe => ww_devoe,
	o => \out_entradaAula[22]~output_o\);

\out_entradaAula[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(97),
	devoe => ww_devoe,
	o => \out_entradaAula[23]~output_o\);

\out_entradaAula[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(98),
	devoe => ww_devoe,
	o => \out_entradaAula[24]~output_o\);

\out_entradaAula[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(99),
	devoe => ww_devoe,
	o => \out_entradaAula[25]~output_o\);

\out_entradaAula[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(100),
	devoe => ww_devoe,
	o => \out_entradaAula[26]~output_o\);

\out_entradaAula[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(101),
	devoe => ww_devoe,
	o => \out_entradaAula[27]~output_o\);

\out_entradaAula[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(102),
	devoe => ww_devoe,
	o => \out_entradaAula[28]~output_o\);

\out_entradaAula[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(103),
	devoe => ww_devoe,
	o => \out_entradaAula[29]~output_o\);

\out_entradaAula[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(104),
	devoe => ww_devoe,
	o => \out_entradaAula[30]~output_o\);

\out_entradaAula[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(105),
	devoe => ww_devoe,
	o => \out_entradaAula[31]~output_o\);

\out_entradaBula[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[0]~output_o\);

\out_entradaBula[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[1]~31_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[1]~output_o\);

\out_entradaBula[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[2]~30_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[2]~output_o\);

\out_entradaBula[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[3]~29_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[3]~output_o\);

\out_entradaBula[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[4]~28_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[4]~output_o\);

\out_entradaBula[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[5]~27_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[5]~output_o\);

\out_entradaBula[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[6]~26_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[6]~output_o\);

\out_entradaBula[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[7]~25_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[7]~output_o\);

\out_entradaBula[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[8]~24_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[8]~output_o\);

\out_entradaBula[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[9]~23_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[9]~output_o\);

\out_entradaBula[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[10]~22_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[10]~output_o\);

\out_entradaBula[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[11]~21_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[11]~output_o\);

\out_entradaBula[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[12]~20_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[12]~output_o\);

\out_entradaBula[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[13]~19_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[13]~output_o\);

\out_entradaBula[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[14]~18_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[14]~output_o\);

\out_entradaBula[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[15]~17_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[15]~output_o\);

\out_entradaBula[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[16]~16_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[16]~output_o\);

\out_entradaBula[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[17]~15_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[17]~output_o\);

\out_entradaBula[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[18]~14_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[18]~output_o\);

\out_entradaBula[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[19]~13_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[19]~output_o\);

\out_entradaBula[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[20]~12_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[20]~output_o\);

\out_entradaBula[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[21]~11_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[21]~output_o\);

\out_entradaBula[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[22]~10_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[22]~output_o\);

\out_entradaBula[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[23]~9_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[23]~output_o\);

\out_entradaBula[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[24]~8_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[24]~output_o\);

\out_entradaBula[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[25]~7_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[25]~output_o\);

\out_entradaBula[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[26]~6_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[26]~output_o\);

\out_entradaBula[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[27]~5_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[27]~output_o\);

\out_entradaBula[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[28]~4_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[28]~output_o\);

\out_entradaBula[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[29]~3_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[29]~output_o\);

\out_entradaBula[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[30]~2_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[30]~output_o\);

\out_entradaBula[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_Banco_Ula|saida[31]~1_combout\,
	devoe => ww_devoe,
	o => \out_entradaBula[31]~output_o\);

\out_ULAop[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(139),
	devoe => ww_devoe,
	o => \out_ULAop[0]~output_o\);

\out_ULAop[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IDEX|data_s\(140),
	devoe => ww_devoe,
	o => \out_ULAop[1]~output_o\);

\out_ULAop[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_ULAop[2]~output_o\);

\out_selecionaULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|ALUctr[0]~26_combout\,
	devoe => ww_devoe,
	o => \out_selecionaULA[0]~output_o\);

\out_selecionaULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|ALUctr[1]~27_combout\,
	devoe => ww_devoe,
	o => \out_selecionaULA[1]~output_o\);

\out_selecionaULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|ALUctr~29_combout\,
	devoe => ww_devoe,
	o => \out_selecionaULA[2]~output_o\);

\out_selecionaULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_selecionaULA[3]~output_o\);

\out_pc[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(0),
	devoe => ww_devoe,
	o => \out_pc[0]~output_o\);

\out_pc[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(0),
	devoe => ww_devoe,
	o => \out_pc[1]~output_o\);

\out_pc[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(2),
	devoe => ww_devoe,
	o => \out_pc[2]~output_o\);

\out_pc[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(3),
	devoe => ww_devoe,
	o => \out_pc[3]~output_o\);

\out_pc[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(4),
	devoe => ww_devoe,
	o => \out_pc[4]~output_o\);

\out_pc[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(5),
	devoe => ww_devoe,
	o => \out_pc[5]~output_o\);

\out_pc[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(6),
	devoe => ww_devoe,
	o => \out_pc[6]~output_o\);

\out_pc[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(7),
	devoe => ww_devoe,
	o => \out_pc[7]~output_o\);

\out_pc[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(8),
	devoe => ww_devoe,
	o => \out_pc[8]~output_o\);

\out_pc[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(9),
	devoe => ww_devoe,
	o => \out_pc[9]~output_o\);

\out_pc[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(10),
	devoe => ww_devoe,
	o => \out_pc[10]~output_o\);

\out_pc[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(11),
	devoe => ww_devoe,
	o => \out_pc[11]~output_o\);

\out_pc[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(12),
	devoe => ww_devoe,
	o => \out_pc[12]~output_o\);

\out_pc[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(13),
	devoe => ww_devoe,
	o => \out_pc[13]~output_o\);

\out_pc[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(14),
	devoe => ww_devoe,
	o => \out_pc[14]~output_o\);

\out_pc[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(15),
	devoe => ww_devoe,
	o => \out_pc[15]~output_o\);

\out_pc[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(16),
	devoe => ww_devoe,
	o => \out_pc[16]~output_o\);

\out_pc[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(17),
	devoe => ww_devoe,
	o => \out_pc[17]~output_o\);

\out_pc[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(18),
	devoe => ww_devoe,
	o => \out_pc[18]~output_o\);

\out_pc[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(19),
	devoe => ww_devoe,
	o => \out_pc[19]~output_o\);

\out_pc[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(20),
	devoe => ww_devoe,
	o => \out_pc[20]~output_o\);

\out_pc[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(21),
	devoe => ww_devoe,
	o => \out_pc[21]~output_o\);

\out_pc[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(22),
	devoe => ww_devoe,
	o => \out_pc[22]~output_o\);

\out_pc[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(23),
	devoe => ww_devoe,
	o => \out_pc[23]~output_o\);

\out_pc[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(24),
	devoe => ww_devoe,
	o => \out_pc[24]~output_o\);

\out_pc[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(25),
	devoe => ww_devoe,
	o => \out_pc[25]~output_o\);

\out_pc[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(26),
	devoe => ww_devoe,
	o => \out_pc[26]~output_o\);

\out_pc[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(27),
	devoe => ww_devoe,
	o => \out_pc[27]~output_o\);

\out_pc[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(28),
	devoe => ww_devoe,
	o => \out_pc[28]~output_o\);

\out_pc[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(29),
	devoe => ww_devoe,
	o => \out_pc[29]~output_o\);

\out_pc[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(30),
	devoe => ww_devoe,
	o => \out_pc[30]~output_o\);

\out_pc[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_s\(31),
	devoe => ww_devoe,
	o => \out_pc[31]~output_o\);

\out_MEMWB_mem[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[0]~output_o\);

\out_MEMWB_mem[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[1]~output_o\);

\out_MEMWB_mem[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[2]~output_o\);

\out_MEMWB_mem[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[3]~output_o\);

\out_MEMWB_mem[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[4]~output_o\);

\out_MEMWB_mem[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[5]~output_o\);

\out_MEMWB_mem[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[6]~output_o\);

\out_MEMWB_mem[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[7]~output_o\);

\out_MEMWB_mem[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[8]~output_o\);

\out_MEMWB_mem[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[9]~output_o\);

\out_MEMWB_mem[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[10]~output_o\);

\out_MEMWB_mem[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[11]~output_o\);

\out_MEMWB_mem[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[12]~output_o\);

\out_MEMWB_mem[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[13]~output_o\);

\out_MEMWB_mem[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[14]~output_o\);

\out_MEMWB_mem[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[15]~output_o\);

\out_MEMWB_mem[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[16]~output_o\);

\out_MEMWB_mem[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[17]~output_o\);

\out_MEMWB_mem[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[18]~output_o\);

\out_MEMWB_mem[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[19]~output_o\);

\out_MEMWB_mem[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[20]~output_o\);

\out_MEMWB_mem[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[21]~output_o\);

\out_MEMWB_mem[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[22]~output_o\);

\out_MEMWB_mem[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[23]~output_o\);

\out_MEMWB_mem[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[24]~output_o\);

\out_MEMWB_mem[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[25]~output_o\);

\out_MEMWB_mem[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[26]~output_o\);

\out_MEMWB_mem[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[27]~output_o\);

\out_MEMWB_mem[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[28]~output_o\);

\out_MEMWB_mem[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[29]~output_o\);

\out_MEMWB_mem[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[30]~output_o\);

\out_MEMWB_mem[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	devoe => ww_devoe,
	o => \out_MEMWB_mem[31]~output_o\);

\out_MEMWB_ula[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(5),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[0]~output_o\);

\out_MEMWB_ula[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(6),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[1]~output_o\);

\out_MEMWB_ula[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(7),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[2]~output_o\);

\out_MEMWB_ula[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(8),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[3]~output_o\);

\out_MEMWB_ula[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(9),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[4]~output_o\);

\out_MEMWB_ula[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(10),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[5]~output_o\);

\out_MEMWB_ula[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(11),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[6]~output_o\);

\out_MEMWB_ula[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(12),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[7]~output_o\);

\out_MEMWB_ula[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(13),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[8]~output_o\);

\out_MEMWB_ula[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(14),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[9]~output_o\);

\out_MEMWB_ula[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(15),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[10]~output_o\);

\out_MEMWB_ula[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(16),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[11]~output_o\);

\out_MEMWB_ula[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(17),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[12]~output_o\);

\out_MEMWB_ula[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(18),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[13]~output_o\);

\out_MEMWB_ula[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(19),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[14]~output_o\);

\out_MEMWB_ula[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(20),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[15]~output_o\);

\out_MEMWB_ula[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(21),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[16]~output_o\);

\out_MEMWB_ula[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(22),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[17]~output_o\);

\out_MEMWB_ula[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(23),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[18]~output_o\);

\out_MEMWB_ula[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(24),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[19]~output_o\);

\out_MEMWB_ula[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(25),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[20]~output_o\);

\out_MEMWB_ula[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(26),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[21]~output_o\);

\out_MEMWB_ula[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(27),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[22]~output_o\);

\out_MEMWB_ula[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(28),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[23]~output_o\);

\out_MEMWB_ula[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(29),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[24]~output_o\);

\out_MEMWB_ula[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(30),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[25]~output_o\);

\out_MEMWB_ula[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(31),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[26]~output_o\);

\out_MEMWB_ula[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(32),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[27]~output_o\);

\out_MEMWB_ula[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(33),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[28]~output_o\);

\out_MEMWB_ula[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(34),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[29]~output_o\);

\out_MEMWB_ula[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(35),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[30]~output_o\);

\out_MEMWB_ula[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(36),
	devoe => ww_devoe,
	o => \out_MEMWB_ula[31]~output_o\);

\out_select_mem_ula~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(69),
	devoe => ww_devoe,
	o => \out_select_mem_ula~output_o\);

\out_WB_escreve_rc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(70),
	devoe => ww_devoe,
	o => \out_WB_escreve_rc~output_o\);

\out_enderecoEscrita[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(0),
	devoe => ww_devoe,
	o => \out_enderecoEscrita[0]~output_o\);

\out_enderecoEscrita[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(1),
	devoe => ww_devoe,
	o => \out_enderecoEscrita[1]~output_o\);

\out_enderecoEscrita[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(2),
	devoe => ww_devoe,
	o => \out_enderecoEscrita[2]~output_o\);

\out_enderecoEscrita[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(3),
	devoe => ww_devoe,
	o => \out_enderecoEscrita[3]~output_o\);

\out_enderecoEscrita[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEMWB|data_s\(4),
	devoe => ww_devoe,
	o => \out_enderecoEscrita[4]~output_o\);

\out_sel_mux_beq~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sel_mux_beq~combout\,
	devoe => ww_devoe,
	o => \out_sel_mux_beq~output_o\);

\M_sel_beq_WF~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXMEM|data_s\(104),
	devoe => ww_devoe,
	o => \M_sel_beq_WF~output_o\);

\EXMEM_Z_out_WF~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXMEM|data_s\(69),
	devoe => ww_devoe,
	o => \EXMEM_Z_out_WF~output_o\);

\out_sel_mux_jump~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[0]~6_combout\,
	devoe => ww_devoe,
	o => \out_sel_mux_jump~output_o\);

\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\Somador|saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[2]~0_combout\ = \PC|data_s\(2) $ (VCC)
-- \Somador|saida[2]~1\ = CARRY(\PC|data_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(2),
	datad => VCC,
	combout => \Somador|saida[2]~0_combout\,
	cout => \Somador|saida[2]~1\);

\IDEX|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(10));

\IFID|data_s[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(34));

\IDEX|data_s[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(108));

\EXMEM|data_s[72]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[72]~30_combout\ = (\IDEX|data_s\(10) & (\IDEX|data_s\(108) $ (VCC))) # (!\IDEX|data_s\(10) & (\IDEX|data_s\(108) & VCC))
-- \EXMEM|data_s[72]~31\ = CARRY((\IDEX|data_s\(10) & \IDEX|data_s\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(10),
	datab => \IDEX|data_s\(108),
	datad => VCC,
	combout => \EXMEM|data_s[72]~30_combout\,
	cout => \EXMEM|data_s[72]~31\);

\EXMEM|data_s[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[72]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(72));

\Somador|saida[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[3]~2_combout\ = (\PC|data_s\(3) & (!\Somador|saida[2]~1\)) # (!\PC|data_s\(3) & ((\Somador|saida[2]~1\) # (GND)))
-- \Somador|saida[3]~3\ = CARRY((!\Somador|saida[2]~1\) # (!\PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(3),
	datad => VCC,
	cin => \Somador|saida[2]~1\,
	combout => \Somador|saida[3]~2_combout\,
	cout => \Somador|saida[3]~3\);

\Somador|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[4]~4_combout\ = (\PC|data_s\(4) & (\Somador|saida[3]~3\ $ (GND))) # (!\PC|data_s\(4) & (!\Somador|saida[3]~3\ & VCC))
-- \Somador|saida[4]~5\ = CARRY((\PC|data_s\(4) & !\Somador|saida[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(4),
	datad => VCC,
	cin => \Somador|saida[3]~3\,
	combout => \Somador|saida[4]~4_combout\,
	cout => \Somador|saida[4]~5\);

\Somador|saida[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[5]~6_combout\ = (\PC|data_s\(5) & (!\Somador|saida[4]~5\)) # (!\PC|data_s\(5) & ((\Somador|saida[4]~5\) # (GND)))
-- \Somador|saida[5]~7\ = CARRY((!\Somador|saida[4]~5\) # (!\PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(5),
	datad => VCC,
	cin => \Somador|saida[4]~5\,
	combout => \Somador|saida[5]~6_combout\,
	cout => \Somador|saida[5]~7\);

\Somador|saida[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[6]~8_combout\ = (\PC|data_s\(6) & (\Somador|saida[5]~7\ $ (GND))) # (!\PC|data_s\(6) & (!\Somador|saida[5]~7\ & VCC))
-- \Somador|saida[6]~9\ = CARRY((\PC|data_s\(6) & !\Somador|saida[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(6),
	datad => VCC,
	cin => \Somador|saida[5]~7\,
	combout => \Somador|saida[6]~8_combout\,
	cout => \Somador|saida[6]~9\);

\Somador|saida[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[7]~10_combout\ = (\PC|data_s\(7) & (!\Somador|saida[6]~9\)) # (!\PC|data_s\(7) & ((\Somador|saida[6]~9\) # (GND)))
-- \Somador|saida[7]~11\ = CARRY((!\Somador|saida[6]~9\) # (!\PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(7),
	datad => VCC,
	cin => \Somador|saida[6]~9\,
	combout => \Somador|saida[7]~10_combout\,
	cout => \Somador|saida[7]~11\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004478",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\IDEX|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a5~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(15));

\IFID|data_s[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(39));

\IDEX|data_s[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(113));

\IFID|data_s[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(38));

\IDEX|data_s[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(112));

\IFID|data_s[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(37));

\IDEX|data_s[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(111));

\IFID|data_s[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(36));

\IDEX|data_s[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(110));

\IFID|data_s[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(35));

\IDEX|data_s[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(109));

\EXMEM|data_s[73]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[73]~32_combout\ = (\IDEX|data_s\(11) & ((\IDEX|data_s\(109) & (\EXMEM|data_s[72]~31\ & VCC)) # (!\IDEX|data_s\(109) & (!\EXMEM|data_s[72]~31\)))) # (!\IDEX|data_s\(11) & ((\IDEX|data_s\(109) & (!\EXMEM|data_s[72]~31\)) # (!\IDEX|data_s\(109) 
-- & ((\EXMEM|data_s[72]~31\) # (GND)))))
-- \EXMEM|data_s[73]~33\ = CARRY((\IDEX|data_s\(11) & (!\IDEX|data_s\(109) & !\EXMEM|data_s[72]~31\)) # (!\IDEX|data_s\(11) & ((!\EXMEM|data_s[72]~31\) # (!\IDEX|data_s\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(11),
	datab => \IDEX|data_s\(109),
	datad => VCC,
	cin => \EXMEM|data_s[72]~31\,
	combout => \EXMEM|data_s[73]~32_combout\,
	cout => \EXMEM|data_s[73]~33\);

\EXMEM|data_s[74]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[74]~34_combout\ = ((\IDEX|data_s\(12) $ (\IDEX|data_s\(110) $ (!\EXMEM|data_s[73]~33\)))) # (GND)
-- \EXMEM|data_s[74]~35\ = CARRY((\IDEX|data_s\(12) & ((\IDEX|data_s\(110)) # (!\EXMEM|data_s[73]~33\))) # (!\IDEX|data_s\(12) & (\IDEX|data_s\(110) & !\EXMEM|data_s[73]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(12),
	datab => \IDEX|data_s\(110),
	datad => VCC,
	cin => \EXMEM|data_s[73]~33\,
	combout => \EXMEM|data_s[74]~34_combout\,
	cout => \EXMEM|data_s[74]~35\);

\EXMEM|data_s[75]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[75]~36_combout\ = (\IDEX|data_s\(13) & ((\IDEX|data_s\(111) & (\EXMEM|data_s[74]~35\ & VCC)) # (!\IDEX|data_s\(111) & (!\EXMEM|data_s[74]~35\)))) # (!\IDEX|data_s\(13) & ((\IDEX|data_s\(111) & (!\EXMEM|data_s[74]~35\)) # (!\IDEX|data_s\(111) 
-- & ((\EXMEM|data_s[74]~35\) # (GND)))))
-- \EXMEM|data_s[75]~37\ = CARRY((\IDEX|data_s\(13) & (!\IDEX|data_s\(111) & !\EXMEM|data_s[74]~35\)) # (!\IDEX|data_s\(13) & ((!\EXMEM|data_s[74]~35\) # (!\IDEX|data_s\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(13),
	datab => \IDEX|data_s\(111),
	datad => VCC,
	cin => \EXMEM|data_s[74]~35\,
	combout => \EXMEM|data_s[75]~36_combout\,
	cout => \EXMEM|data_s[75]~37\);

\EXMEM|data_s[76]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[76]~38_combout\ = ((\IDEX|data_s\(14) $ (\IDEX|data_s\(112) $ (!\EXMEM|data_s[75]~37\)))) # (GND)
-- \EXMEM|data_s[76]~39\ = CARRY((\IDEX|data_s\(14) & ((\IDEX|data_s\(112)) # (!\EXMEM|data_s[75]~37\))) # (!\IDEX|data_s\(14) & (\IDEX|data_s\(112) & !\EXMEM|data_s[75]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(14),
	datab => \IDEX|data_s\(112),
	datad => VCC,
	cin => \EXMEM|data_s[75]~37\,
	combout => \EXMEM|data_s[76]~38_combout\,
	cout => \EXMEM|data_s[76]~39\);

\EXMEM|data_s[77]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[77]~40_combout\ = (\IDEX|data_s\(15) & ((\IDEX|data_s\(113) & (\EXMEM|data_s[76]~39\ & VCC)) # (!\IDEX|data_s\(113) & (!\EXMEM|data_s[76]~39\)))) # (!\IDEX|data_s\(15) & ((\IDEX|data_s\(113) & (!\EXMEM|data_s[76]~39\)) # (!\IDEX|data_s\(113) 
-- & ((\EXMEM|data_s[76]~39\) # (GND)))))
-- \EXMEM|data_s[77]~41\ = CARRY((\IDEX|data_s\(15) & (!\IDEX|data_s\(113) & !\EXMEM|data_s[76]~39\)) # (!\IDEX|data_s\(15) & ((!\EXMEM|data_s[76]~39\) # (!\IDEX|data_s\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(15),
	datab => \IDEX|data_s\(113),
	datad => VCC,
	cin => \EXMEM|data_s[76]~39\,
	combout => \EXMEM|data_s[77]~40_combout\,
	cout => \EXMEM|data_s[77]~41\);

\EXMEM|data_s[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[77]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(77));

\PC|data_s[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[7]~5_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(77)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[7]~10_combout\,
	datab => \EXMEM|data_s\(77),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[7]~5_combout\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000040003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\UC|pontosDeControle[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~3_combout\ = (!\ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\ & 
-- !\ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\,
	combout => \UC|pontosDeControle[0]~3_combout\);

\UC|pontosDeControle[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~6_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\ & \UC|pontosDeControle[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datac => \UC|pontosDeControle[0]~3_combout\,
	combout => \UC|pontosDeControle[0]~6_combout\);

\PC|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[7]~5_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a5~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(7));

\ROM|memROM_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\IDEX|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a4~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(14));

\EXMEM|data_s[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[76]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(76));

\PC|data_s[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[6]~4_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(76)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[6]~8_combout\,
	datab => \EXMEM|data_s\(76),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[6]~4_combout\);

\PC|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[6]~4_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a4~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(6));

\ROM|memROM_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004043",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\IDEX|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a3~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(13));

\EXMEM|data_s[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[75]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(75));

\PC|data_s[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[5]~3_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(75)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[5]~6_combout\,
	datab => \EXMEM|data_s\(75),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[5]~3_combout\);

\PC|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[5]~3_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a3~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(5));

\ROM|memROM_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000030",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\IDEX|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(12));

\EXMEM|data_s[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[74]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(74));

\PC|data_s[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[4]~2_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(74)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[4]~4_combout\,
	datab => \EXMEM|data_s\(74),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[4]~2_combout\);

\PC|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[4]~2_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a2~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(4));

\ROM|memROM_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004048",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\IDEX|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a1~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(11));

\EXMEM|data_s[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[73]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(73));

\PC|data_s[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[3]~1_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(73)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[3]~2_combout\,
	datab => \EXMEM|data_s\(73),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[3]~1_combout\);

\PC|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[3]~1_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a1~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(3));

\ROM|memROM_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\UC|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal1~0_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\ & (\UC|pontosDeControle[0]~3_combout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datab => \UC|pontosDeControle[0]~3_combout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \UC|Equal1~0_combout\);

\IDEX|data_s[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(145));

\EXMEM|data_s[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(145),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(104));

\ROM|memROM_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\IDEX|data_s[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a15~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(41));

\UC|pontosDeControle[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~2_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\,
	combout => \UC|pontosDeControle[0]~2_combout\);

\UC|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal2~0_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\ & (\ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\ & (\UC|pontosDeControle[0]~2_combout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datac => \UC|pontosDeControle[0]~2_combout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a30~portadataout\,
	combout => \UC|Equal2~0_combout\);

\UC|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal2~1_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\ & \UC|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datab => \UC|Equal2~0_combout\,
	combout => \UC|Equal2~1_combout\);

\IDEX|data_s[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(143));

\EXMEM|data_s[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(143),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(102));

\EXMEM|data_s[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(73),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(36));

\EXMEM|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(7));

\EXMEM|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(8));

\EXMEM|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(9));

\EXMEM|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(10));

\ROM|memROM_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\IDEX|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a6~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(16));

\EXMEM|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(11));

\ROM|memROM_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\IDEX|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a7~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(17));

\EXMEM|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(12));

\RAM|ram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\MEMWB|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(12));

\UC|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal3~0_combout\ = (\UC|Equal2~0_combout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal2~0_combout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \UC|Equal3~0_combout\);

\IDEX|data_s[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(146));

\EXMEM|data_s[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(146),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(105));

\MEMWB|data_s[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(105),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(69));

\mux_Ula_Memoria|saida[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[7]~25_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datab => \MEMWB|data_s\(12),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[7]~25_combout\);

\UC|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal4~0_combout\ = (!\ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\ & \UC|pontosDeControle[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datad => \UC|pontosDeControle[0]~3_combout\,
	combout => \UC|Equal4~0_combout\);

\IDEX|data_s[143]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IDEX|data_s[143]~0_combout\ = (\UC|Equal4~0_combout\) # ((\UC|Equal2~0_combout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal2~0_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datad => \UC|Equal4~0_combout\,
	combout => \IDEX|data_s[143]~0_combout\);

\IDEX|data_s[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s[143]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(147));

\EXMEM|data_s[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(147),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(106));

\MEMWB|data_s[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(106),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(70));

\ROM|memROM_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\IDEX|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(9));

\IDEX|data_s[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(142));

\mux_Rd_Rt|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Rd_Rt|saida[4]~4_combout\ = (\IDEX|data_s\(142) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(142) & ((\IDEX|data_s\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(9),
	datad => \IDEX|data_s\(142),
	combout => \mux_Rd_Rt|saida[4]~4_combout\);

\EXMEM|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Rd_Rt|saida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(4));

\MEMWB|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(4));

\ROM|memROM_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\IDEX|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a11~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(21));

\ROM|memROM_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\IDEX|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(5));

\mux_Rd_Rt|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Rd_Rt|saida[0]~0_combout\ = (\IDEX|data_s\(142) & (\IDEX|data_s\(21))) # (!\IDEX|data_s\(142) & ((\IDEX|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(21),
	datab => \IDEX|data_s\(5),
	datad => \IDEX|data_s\(142),
	combout => \mux_Rd_Rt|saida[0]~0_combout\);

\EXMEM|data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Rd_Rt|saida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(0));

\MEMWB|data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(0));

\ROM|memROM_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\IDEX|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(22));

\ROM|memROM_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004478",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\IDEX|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(6));

\mux_Rd_Rt|saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Rd_Rt|saida[1]~1_combout\ = (\IDEX|data_s\(142) & (\IDEX|data_s\(22))) # (!\IDEX|data_s\(142) & ((\IDEX|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(22),
	datab => \IDEX|data_s\(6),
	datad => \IDEX|data_s\(142),
	combout => \mux_Rd_Rt|saida[1]~1_combout\);

\EXMEM|data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Rd_Rt|saida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(1));

\MEMWB|data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(1));

\ROM|memROM_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\IDEX|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a13~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(23));

\ROM|memROM_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\IDEX|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(7));

\mux_Rd_Rt|saida[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Rd_Rt|saida[2]~2_combout\ = (\IDEX|data_s\(142) & (\IDEX|data_s\(23))) # (!\IDEX|data_s\(142) & ((\IDEX|data_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(23),
	datab => \IDEX|data_s\(7),
	datad => \IDEX|data_s\(142),
	combout => \mux_Rd_Rt|saida[2]~2_combout\);

\EXMEM|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Rd_Rt|saida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(2));

\MEMWB|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004478",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\IDEX|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a14~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(24));

\ROM|memROM_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000447B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\IDEX|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(8));

\mux_Rd_Rt|saida[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Rd_Rt|saida[3]~3_combout\ = (\IDEX|data_s\(142) & (\IDEX|data_s\(24))) # (!\IDEX|data_s\(142) & ((\IDEX|data_s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(24),
	datab => \IDEX|data_s\(8),
	datad => \IDEX|data_s\(142),
	combout => \mux_Rd_Rt|saida[3]~3_combout\);

\EXMEM|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Rd_Rt|saida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(3));

\MEMWB|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(3));

\BR|bancoReg~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2352_combout\ = (\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2352_combout\);

\BR|bancoReg~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2353_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2352_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2352_combout\,
	combout => \BR|bancoReg~2353_combout\);

\BR|bancoReg~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~717_q\);

\BR|bancoReg~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2350_combout\ = (\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2350_combout\);

\BR|bancoReg~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2351_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2350_combout\,
	combout => \BR|bancoReg~2351_combout\);

\BR|bancoReg~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~845_q\);

\BR|bancoReg~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2354_combout\ = (\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2354_combout\);

\BR|bancoReg~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2355_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2354_combout\,
	combout => \BR|bancoReg~2355_combout\);

\BR|bancoReg~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~589_q\);

\BR|bancoReg~2062\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2062_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~845_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~845_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~589_q\,
	combout => \BR|bancoReg~2062_combout\);

\BR|bancoReg~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2356_combout\ = (\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2356_combout\);

\BR|bancoReg~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2357_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2356_combout\,
	combout => \BR|bancoReg~2357_combout\);

\BR|bancoReg~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~973_q\);

\BR|bancoReg~2063\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2063_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2062_combout\ & ((\BR|bancoReg~973_q\))) # (!\BR|bancoReg~2062_combout\ & (\BR|bancoReg~717_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~717_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2062_combout\,
	datad => \BR|bancoReg~973_q\,
	combout => \BR|bancoReg~2063_combout\);

\BR|bancoReg~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2344_combout\ = (!\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2344_combout\);

\BR|bancoReg~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2345_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2344_combout\,
	combout => \BR|bancoReg~2345_combout\);

\BR|bancoReg~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~877_q\);

\BR|bancoReg~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2342_combout\ = (!\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2342_combout\);

\BR|bancoReg~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2343_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2342_combout\,
	combout => \BR|bancoReg~2343_combout\);

\BR|bancoReg~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~749_q\);

\BR|bancoReg~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2346_combout\ = (!\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2346_combout\);

\BR|bancoReg~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2347_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2346_combout\,
	combout => \BR|bancoReg~2347_combout\);

\BR|bancoReg~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~621_q\);

\BR|bancoReg~2064\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2064_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~749_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~749_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~621_q\,
	combout => \BR|bancoReg~2064_combout\);

\BR|bancoReg~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2348_combout\ = (!\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2348_combout\);

\BR|bancoReg~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2349_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2348_combout\,
	combout => \BR|bancoReg~2349_combout\);

\BR|bancoReg~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1005_q\);

\BR|bancoReg~2065\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2065_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2064_combout\ & ((\BR|bancoReg~1005_q\))) # (!\BR|bancoReg~2064_combout\ & (\BR|bancoReg~877_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~877_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2064_combout\,
	datad => \BR|bancoReg~1005_q\,
	combout => \BR|bancoReg~2065_combout\);

\BR|bancoReg~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2360_combout\ = (!\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2360_combout\);

\BR|bancoReg~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2361_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2360_combout\,
	combout => \BR|bancoReg~2361_combout\);

\BR|bancoReg~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~813_q\);

\BR|bancoReg~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2358_combout\ = (!\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2358_combout\);

\BR|bancoReg~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2359_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2358_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2358_combout\,
	combout => \BR|bancoReg~2359_combout\);

\BR|bancoReg~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~685_q\);

\BR|bancoReg~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2362_combout\ = (!\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2362_combout\);

\BR|bancoReg~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2363_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2362_combout\,
	combout => \BR|bancoReg~2363_combout\);

\BR|bancoReg~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~557_q\);

\BR|bancoReg~2066\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2066_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~685_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~685_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~557_q\,
	combout => \BR|bancoReg~2066_combout\);

\BR|bancoReg~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2364_combout\ = (!\MEMWB|data_s\(0) & (!\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2364_combout\);

\BR|bancoReg~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2365_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2364_combout\,
	combout => \BR|bancoReg~2365_combout\);

\BR|bancoReg~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~941_q\);

\BR|bancoReg~2067\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2067_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2066_combout\ & ((\BR|bancoReg~941_q\))) # (!\BR|bancoReg~2066_combout\ & (\BR|bancoReg~813_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~813_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2066_combout\,
	datad => \BR|bancoReg~941_q\,
	combout => \BR|bancoReg~2067_combout\);

\BR|bancoReg~2068\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2068_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~2065_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~2065_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~2067_combout\,
	combout => \BR|bancoReg~2068_combout\);

\BR|bancoReg~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2368_combout\ = (\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2368_combout\);

\BR|bancoReg~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2369_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2368_combout\,
	combout => \BR|bancoReg~2369_combout\);

\BR|bancoReg~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~781_q\);

\BR|bancoReg~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2366_combout\ = (\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2366_combout\);

\BR|bancoReg~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2367_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2366_combout\,
	combout => \BR|bancoReg~2367_combout\);

\BR|bancoReg~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~909_q\);

\BR|bancoReg~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2370_combout\ = (\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (!\MEMWB|data_s\(2) & !\MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2370_combout\);

\BR|bancoReg~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2371_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2370_combout\,
	combout => \BR|bancoReg~2371_combout\);

\BR|bancoReg~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~653_q\);

\BR|bancoReg~2069\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2069_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~909_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~909_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~653_q\,
	combout => \BR|bancoReg~2069_combout\);

\BR|bancoReg~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2372_combout\ = (\MEMWB|data_s\(0) & (\MEMWB|data_s\(1) & (\MEMWB|data_s\(2) & \MEMWB|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(0),
	datab => \MEMWB|data_s\(1),
	datac => \MEMWB|data_s\(2),
	datad => \MEMWB|data_s\(3),
	combout => \BR|bancoReg~2372_combout\);

\BR|bancoReg~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2373_combout\ = (\MEMWB|data_s\(70) & (\MEMWB|data_s\(4) & \BR|bancoReg~2372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \MEMWB|data_s\(4),
	datac => \BR|bancoReg~2372_combout\,
	combout => \BR|bancoReg~2373_combout\);

\BR|bancoReg~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1037_q\);

\BR|bancoReg~2070\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2070_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2069_combout\ & ((\BR|bancoReg~1037_q\))) # (!\BR|bancoReg~2069_combout\ & (\BR|bancoReg~781_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~781_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2069_combout\,
	datad => \BR|bancoReg~1037_q\,
	combout => \BR|bancoReg~2070_combout\);

\BR|bancoReg~2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2071_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2068_combout\ & ((\BR|bancoReg~2070_combout\))) # (!\BR|bancoReg~2068_combout\ & (\BR|bancoReg~2063_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2063_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2068_combout\,
	datad => \BR|bancoReg~2070_combout\,
	combout => \BR|bancoReg~2071_combout\);

\BR|bancoReg~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2379_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2342_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2342_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2379_combout\);

\BR|bancoReg~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~237_q\);

\BR|bancoReg~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2378_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2352_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2352_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2378_combout\);

\BR|bancoReg~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~205_q\);

\BR|bancoReg~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2380_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2358_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2358_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2380_combout\);

\BR|bancoReg~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~173_q\);

\BR|bancoReg~2072\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2072_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~205_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~205_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~173_q\,
	combout => \BR|bancoReg~2072_combout\);

\BR|bancoReg~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2381_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2368_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2368_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2381_combout\);

\BR|bancoReg~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~269_q\);

\BR|bancoReg~2073\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2073_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2072_combout\ & ((\BR|bancoReg~269_q\))) # (!\BR|bancoReg~2072_combout\ & (\BR|bancoReg~237_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~237_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2072_combout\,
	datad => \BR|bancoReg~269_q\,
	combout => \BR|bancoReg~2073_combout\);

\BR|bancoReg~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2375_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2350_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2350_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2375_combout\);

\BR|bancoReg~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~333_q\);

\BR|bancoReg~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2374_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2344_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2344_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2374_combout\);

\BR|bancoReg~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~365_q\);

\BR|bancoReg~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2376_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2360_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2360_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2376_combout\);

\BR|bancoReg~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~301_q\);

\BR|bancoReg~2074\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2074_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~365_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~365_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~301_q\,
	combout => \BR|bancoReg~2074_combout\);

\BR|bancoReg~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2377_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2366_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2366_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2377_combout\);

\BR|bancoReg~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~397_q\);

\BR|bancoReg~2075\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2075_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2074_combout\ & ((\BR|bancoReg~397_q\))) # (!\BR|bancoReg~2074_combout\ & (\BR|bancoReg~333_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~333_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2074_combout\,
	datad => \BR|bancoReg~397_q\,
	combout => \BR|bancoReg~2075_combout\);

\BR|bancoReg~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2383_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2354_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2354_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2383_combout\);

\BR|bancoReg~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~77_q\);

\BR|bancoReg~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2382_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2346_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2346_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2382_combout\);

\BR|bancoReg~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~109_q\);

\BR|bancoReg~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2384_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2362_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2362_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2384_combout\);

\BR|bancoReg~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~45_q\);

\BR|bancoReg~2076\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2076_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~109_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~109_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~45_q\,
	combout => \BR|bancoReg~2076_combout\);

\BR|bancoReg~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2385_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2370_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2370_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2385_combout\);

\BR|bancoReg~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~141_q\);

\BR|bancoReg~2077\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2077_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2076_combout\ & ((\BR|bancoReg~141_q\))) # (!\BR|bancoReg~2076_combout\ & (\BR|bancoReg~77_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~77_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2076_combout\,
	datad => \BR|bancoReg~141_q\,
	combout => \BR|bancoReg~2077_combout\);

\BR|bancoReg~2078\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2078_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~2075_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2077_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~2075_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~2077_combout\,
	combout => \BR|bancoReg~2078_combout\);

\BR|bancoReg~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2387_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2348_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2348_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2387_combout\);

\BR|bancoReg~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~493_q\);

\BR|bancoReg~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2386_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2356_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2356_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2386_combout\);

\BR|bancoReg~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~461_q\);

\BR|bancoReg~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2388_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2364_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2364_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2388_combout\);

\BR|bancoReg~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~429_q\);

\BR|bancoReg~2079\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2079_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~461_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~461_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~429_q\,
	combout => \BR|bancoReg~2079_combout\);

\BR|bancoReg~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2389_combout\ = (\MEMWB|data_s\(70) & (\BR|bancoReg~2372_combout\ & !\MEMWB|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEMWB|data_s\(70),
	datab => \BR|bancoReg~2372_combout\,
	datad => \MEMWB|data_s\(4),
	combout => \BR|bancoReg~2389_combout\);

\BR|bancoReg~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[7]~25_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~525_q\);

\BR|bancoReg~2080\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2080_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2079_combout\ & ((\BR|bancoReg~525_q\))) # (!\BR|bancoReg~2079_combout\ & (\BR|bancoReg~493_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~493_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2079_combout\,
	datad => \BR|bancoReg~525_q\,
	combout => \BR|bancoReg~2080_combout\);

\BR|bancoReg~2081\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2081_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2078_combout\ & ((\BR|bancoReg~2080_combout\))) # (!\BR|bancoReg~2078_combout\ & (\BR|bancoReg~2073_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2073_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2078_combout\,
	datad => \BR|bancoReg~2080_combout\,
	combout => \BR|bancoReg~2081_combout\);

\BR|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|Equal1~0_combout\ = (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- !\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \BR|Equal1~0_combout\);

\BR|saidaB[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[7]~25_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2071_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2081_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2071_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2081_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[7]~25_combout\);

\IDEX|data_s[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(49));

\IDEX|data_s[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(138));

\mux_Banco_Ula|saida[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[7]~25_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(17))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(17),
	datab => \IDEX|data_s\(49),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[7]~25_combout\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004478",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\BR|bancoReg~2082\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2082_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~845_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~845_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~589_q\,
	combout => \BR|bancoReg~2082_combout\);

\BR|bancoReg~2083\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2083_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2082_combout\ & ((\BR|bancoReg~973_q\))) # (!\BR|bancoReg~2082_combout\ & (\BR|bancoReg~717_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~717_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2082_combout\,
	datad => \BR|bancoReg~973_q\,
	combout => \BR|bancoReg~2083_combout\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000078",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\BR|bancoReg~2084\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2084_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~749_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~749_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~621_q\,
	combout => \BR|bancoReg~2084_combout\);

\BR|bancoReg~2085\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2085_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2084_combout\ & ((\BR|bancoReg~1005_q\))) # (!\BR|bancoReg~2084_combout\ & (\BR|bancoReg~877_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~877_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2084_combout\,
	datad => \BR|bancoReg~1005_q\,
	combout => \BR|bancoReg~2085_combout\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\BR|bancoReg~2086\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2086_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~685_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~685_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~557_q\,
	combout => \BR|bancoReg~2086_combout\);

\BR|bancoReg~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2087_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2086_combout\ & ((\BR|bancoReg~941_q\))) # (!\BR|bancoReg~2086_combout\ & (\BR|bancoReg~813_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~813_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2086_combout\,
	datad => \BR|bancoReg~941_q\,
	combout => \BR|bancoReg~2087_combout\);

\BR|bancoReg~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2088_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~2085_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2087_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~2085_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~2087_combout\,
	combout => \BR|bancoReg~2088_combout\);

\BR|bancoReg~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2089_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~909_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~909_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~653_q\,
	combout => \BR|bancoReg~2089_combout\);

\BR|bancoReg~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2090_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2089_combout\ & ((\BR|bancoReg~1037_q\))) # (!\BR|bancoReg~2089_combout\ & (\BR|bancoReg~781_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~781_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2089_combout\,
	datad => \BR|bancoReg~1037_q\,
	combout => \BR|bancoReg~2090_combout\);

\BR|bancoReg~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2091_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2088_combout\ & ((\BR|bancoReg~2090_combout\))) # (!\BR|bancoReg~2088_combout\ & (\BR|bancoReg~2083_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2083_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2088_combout\,
	datad => \BR|bancoReg~2090_combout\,
	combout => \BR|bancoReg~2091_combout\);

\ROM|memROM_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\BR|bancoReg~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2092_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~205_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~205_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~173_q\,
	combout => \BR|bancoReg~2092_combout\);

\BR|bancoReg~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2093_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2092_combout\ & ((\BR|bancoReg~269_q\))) # (!\BR|bancoReg~2092_combout\ & (\BR|bancoReg~237_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~237_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2092_combout\,
	datad => \BR|bancoReg~269_q\,
	combout => \BR|bancoReg~2093_combout\);

\BR|bancoReg~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2094_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~365_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~365_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~301_q\,
	combout => \BR|bancoReg~2094_combout\);

\BR|bancoReg~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2095_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2094_combout\ & ((\BR|bancoReg~397_q\))) # (!\BR|bancoReg~2094_combout\ & (\BR|bancoReg~333_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~333_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2094_combout\,
	datad => \BR|bancoReg~397_q\,
	combout => \BR|bancoReg~2095_combout\);

\BR|bancoReg~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2096_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~109_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~109_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~45_q\,
	combout => \BR|bancoReg~2096_combout\);

\BR|bancoReg~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2097_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2096_combout\ & ((\BR|bancoReg~141_q\))) # (!\BR|bancoReg~2096_combout\ & (\BR|bancoReg~77_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~77_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2096_combout\,
	datad => \BR|bancoReg~141_q\,
	combout => \BR|bancoReg~2097_combout\);

\BR|bancoReg~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2098_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~2095_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2097_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~2095_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~2097_combout\,
	combout => \BR|bancoReg~2098_combout\);

\BR|bancoReg~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2099_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~461_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~461_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~429_q\,
	combout => \BR|bancoReg~2099_combout\);

\BR|bancoReg~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2100_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2099_combout\ & ((\BR|bancoReg~525_q\))) # (!\BR|bancoReg~2099_combout\ & (\BR|bancoReg~493_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~493_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2099_combout\,
	datad => \BR|bancoReg~525_q\,
	combout => \BR|bancoReg~2100_combout\);

\BR|bancoReg~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2101_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2098_combout\ & ((\BR|bancoReg~2100_combout\))) # (!\BR|bancoReg~2098_combout\ & (\BR|bancoReg~2093_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2093_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2098_combout\,
	datad => \BR|bancoReg~2100_combout\,
	combout => \BR|bancoReg~2101_combout\);

\BR|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|Equal0~0_combout\ = (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- !\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \BR|Equal0~0_combout\);

\BR|saidaA[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[7]~25_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2091_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2101_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2091_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2101_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[7]~25_combout\);

\IDEX|data_s[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(81));

\BR|bancoReg~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~876_q\);

\BR|bancoReg~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~620_q\);

\BR|bancoReg~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2122_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~876_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~876_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~620_q\,
	combout => \BR|bancoReg~2122_combout\);

\BR|bancoReg~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1004_q\);

\BR|bancoReg~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2123_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2122_combout\ & ((\BR|bancoReg~1004_q\))) # (!\BR|bancoReg~2122_combout\ & (\BR|bancoReg~748_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~748_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2122_combout\,
	datad => \BR|bancoReg~1004_q\,
	combout => \BR|bancoReg~2123_combout\);

\BR|bancoReg~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~844_q\);

\BR|bancoReg~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~716_q\);

\BR|bancoReg~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~588_q\);

\BR|bancoReg~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2124_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~716_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~716_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~588_q\,
	combout => \BR|bancoReg~2124_combout\);

\BR|bancoReg~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~972_q\);

\BR|bancoReg~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2125_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2124_combout\ & ((\BR|bancoReg~972_q\))) # (!\BR|bancoReg~2124_combout\ & (\BR|bancoReg~844_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~844_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2124_combout\,
	datad => \BR|bancoReg~972_q\,
	combout => \BR|bancoReg~2125_combout\);

\BR|bancoReg~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~684_q\);

\BR|bancoReg~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~812_q\);

\BR|bancoReg~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~556_q\);

\BR|bancoReg~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2126_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~812_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~812_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~556_q\,
	combout => \BR|bancoReg~2126_combout\);

\BR|bancoReg~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~940_q\);

\BR|bancoReg~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2127_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2126_combout\ & ((\BR|bancoReg~940_q\))) # (!\BR|bancoReg~2126_combout\ & (\BR|bancoReg~684_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~684_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2126_combout\,
	datad => \BR|bancoReg~940_q\,
	combout => \BR|bancoReg~2127_combout\);

\BR|bancoReg~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2128_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~2125_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~2125_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~2127_combout\,
	combout => \BR|bancoReg~2128_combout\);

\BR|bancoReg~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~908_q\);

\BR|bancoReg~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~780_q\);

\BR|bancoReg~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~652_q\);

\BR|bancoReg~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2129_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~780_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~780_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~652_q\,
	combout => \BR|bancoReg~2129_combout\);

\BR|bancoReg~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1036_q\);

\BR|bancoReg~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2130_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2129_combout\ & ((\BR|bancoReg~1036_q\))) # (!\BR|bancoReg~2129_combout\ & (\BR|bancoReg~908_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~908_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2129_combout\,
	datad => \BR|bancoReg~1036_q\,
	combout => \BR|bancoReg~2130_combout\);

\BR|bancoReg~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2131_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2128_combout\ & ((\BR|bancoReg~2130_combout\))) # (!\BR|bancoReg~2128_combout\ & (\BR|bancoReg~2123_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2123_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2128_combout\,
	datad => \BR|bancoReg~2130_combout\,
	combout => \BR|bancoReg~2131_combout\);

\BR|bancoReg~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~364_q\);

\BR|bancoReg~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~332_q\);

\BR|bancoReg~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~300_q\);

\BR|bancoReg~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2132_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~332_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~332_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~300_q\,
	combout => \BR|bancoReg~2132_combout\);

\BR|bancoReg~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~396_q\);

\BR|bancoReg~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2133_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2132_combout\ & ((\BR|bancoReg~396_q\))) # (!\BR|bancoReg~2132_combout\ & (\BR|bancoReg~364_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~364_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2132_combout\,
	datad => \BR|bancoReg~396_q\,
	combout => \BR|bancoReg~2133_combout\);

\BR|bancoReg~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~204_q\);

\BR|bancoReg~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~236_q\);

\BR|bancoReg~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~172_q\);

\BR|bancoReg~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2134_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~236_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~236_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~172_q\,
	combout => \BR|bancoReg~2134_combout\);

\BR|bancoReg~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~268_q\);

\BR|bancoReg~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2135_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2134_combout\ & ((\BR|bancoReg~268_q\))) # (!\BR|bancoReg~2134_combout\ & (\BR|bancoReg~204_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~204_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2134_combout\,
	datad => \BR|bancoReg~268_q\,
	combout => \BR|bancoReg~2135_combout\);

\BR|bancoReg~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~108_q\);

\BR|bancoReg~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~76_q\);

\BR|bancoReg~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~44_q\);

\BR|bancoReg~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2136_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~76_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~76_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~44_q\,
	combout => \BR|bancoReg~2136_combout\);

\BR|bancoReg~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~140_q\);

\BR|bancoReg~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2137_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2136_combout\ & ((\BR|bancoReg~140_q\))) # (!\BR|bancoReg~2136_combout\ & (\BR|bancoReg~108_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~108_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2136_combout\,
	datad => \BR|bancoReg~140_q\,
	combout => \BR|bancoReg~2137_combout\);

\BR|bancoReg~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2138_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~2135_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~2135_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~2137_combout\,
	combout => \BR|bancoReg~2138_combout\);

\BR|bancoReg~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~460_q\);

\BR|bancoReg~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~492_q\);

\BR|bancoReg~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~428_q\);

\BR|bancoReg~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2139_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~492_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~428_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~492_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~428_q\,
	combout => \BR|bancoReg~2139_combout\);

\BR|bancoReg~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~524_q\);

\BR|bancoReg~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2140_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2139_combout\ & ((\BR|bancoReg~524_q\))) # (!\BR|bancoReg~2139_combout\ & (\BR|bancoReg~460_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~460_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2139_combout\,
	datad => \BR|bancoReg~524_q\,
	combout => \BR|bancoReg~2140_combout\);

\BR|bancoReg~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2141_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2138_combout\ & ((\BR|bancoReg~2140_combout\))) # (!\BR|bancoReg~2138_combout\ & (\BR|bancoReg~2133_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2133_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2138_combout\,
	datad => \BR|bancoReg~2140_combout\,
	combout => \BR|bancoReg~2141_combout\);

\BR|saidaA[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[6]~26_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2131_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2141_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2131_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2141_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[6]~26_combout\);

\IDEX|data_s[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(80));

\BR|bancoReg~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~843_q\);

\BR|bancoReg~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~587_q\);

\BR|bancoReg~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2162_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~843_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~843_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~587_q\,
	combout => \BR|bancoReg~2162_combout\);

\BR|bancoReg~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~971_q\);

\BR|bancoReg~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2163_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2162_combout\ & ((\BR|bancoReg~971_q\))) # (!\BR|bancoReg~2162_combout\ & (\BR|bancoReg~715_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~715_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2162_combout\,
	datad => \BR|bancoReg~971_q\,
	combout => \BR|bancoReg~2163_combout\);

\BR|bancoReg~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~875_q\);

\BR|bancoReg~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~747_q\);

\BR|bancoReg~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~619_q\);

\BR|bancoReg~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2164_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~747_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~747_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~619_q\,
	combout => \BR|bancoReg~2164_combout\);

\BR|bancoReg~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1003_q\);

\BR|bancoReg~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2165_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2164_combout\ & ((\BR|bancoReg~1003_q\))) # (!\BR|bancoReg~2164_combout\ & (\BR|bancoReg~875_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~875_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2164_combout\,
	datad => \BR|bancoReg~1003_q\,
	combout => \BR|bancoReg~2165_combout\);

\BR|bancoReg~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~811_q\);

\BR|bancoReg~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~683_q\);

\BR|bancoReg~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~555_q\);

\BR|bancoReg~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2166_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~683_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~555_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~683_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~555_q\,
	combout => \BR|bancoReg~2166_combout\);

\BR|bancoReg~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~939_q\);

\BR|bancoReg~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2167_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2166_combout\ & ((\BR|bancoReg~939_q\))) # (!\BR|bancoReg~2166_combout\ & (\BR|bancoReg~811_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~811_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2166_combout\,
	datad => \BR|bancoReg~939_q\,
	combout => \BR|bancoReg~2167_combout\);

\BR|bancoReg~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2168_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~2165_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~2165_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~2167_combout\,
	combout => \BR|bancoReg~2168_combout\);

\BR|bancoReg~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~779_q\);

\BR|bancoReg~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~907_q\);

\BR|bancoReg~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~651_q\);

\BR|bancoReg~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2169_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~907_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~907_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~651_q\,
	combout => \BR|bancoReg~2169_combout\);

\BR|bancoReg~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1035_q\);

\BR|bancoReg~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2170_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2169_combout\ & ((\BR|bancoReg~1035_q\))) # (!\BR|bancoReg~2169_combout\ & (\BR|bancoReg~779_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~779_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2169_combout\,
	datad => \BR|bancoReg~1035_q\,
	combout => \BR|bancoReg~2170_combout\);

\BR|bancoReg~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2171_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2168_combout\ & ((\BR|bancoReg~2170_combout\))) # (!\BR|bancoReg~2168_combout\ & (\BR|bancoReg~2163_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2163_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2168_combout\,
	datad => \BR|bancoReg~2170_combout\,
	combout => \BR|bancoReg~2171_combout\);

\BR|bancoReg~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~235_q\);

\BR|bancoReg~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~203_q\);

\BR|bancoReg~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~171_q\);

\BR|bancoReg~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2172_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~203_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~203_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~171_q\,
	combout => \BR|bancoReg~2172_combout\);

\BR|bancoReg~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~267_q\);

\BR|bancoReg~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2173_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2172_combout\ & ((\BR|bancoReg~267_q\))) # (!\BR|bancoReg~2172_combout\ & (\BR|bancoReg~235_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~235_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2172_combout\,
	datad => \BR|bancoReg~267_q\,
	combout => \BR|bancoReg~2173_combout\);

\BR|bancoReg~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~331_q\);

\BR|bancoReg~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~363_q\);

\BR|bancoReg~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~299_q\);

\BR|bancoReg~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2174_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~363_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~363_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~299_q\,
	combout => \BR|bancoReg~2174_combout\);

\BR|bancoReg~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~395_q\);

\BR|bancoReg~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2175_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2174_combout\ & ((\BR|bancoReg~395_q\))) # (!\BR|bancoReg~2174_combout\ & (\BR|bancoReg~331_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~331_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2174_combout\,
	datad => \BR|bancoReg~395_q\,
	combout => \BR|bancoReg~2175_combout\);

\BR|bancoReg~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~75_q\);

\BR|bancoReg~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~107_q\);

\BR|bancoReg~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~43_q\);

\BR|bancoReg~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2176_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~107_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~107_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~43_q\,
	combout => \BR|bancoReg~2176_combout\);

\BR|bancoReg~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~139_q\);

\BR|bancoReg~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2177_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2176_combout\ & ((\BR|bancoReg~139_q\))) # (!\BR|bancoReg~2176_combout\ & (\BR|bancoReg~75_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~75_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2176_combout\,
	datad => \BR|bancoReg~139_q\,
	combout => \BR|bancoReg~2177_combout\);

\BR|bancoReg~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2178_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~2175_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2177_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~2175_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~2177_combout\,
	combout => \BR|bancoReg~2178_combout\);

\BR|bancoReg~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~491_q\);

\BR|bancoReg~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~459_q\);

\BR|bancoReg~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~427_q\);

\BR|bancoReg~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2179_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~459_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~459_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~427_q\,
	combout => \BR|bancoReg~2179_combout\);

\BR|bancoReg~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~523_q\);

\BR|bancoReg~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2180_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2179_combout\ & ((\BR|bancoReg~523_q\))) # (!\BR|bancoReg~2179_combout\ & (\BR|bancoReg~491_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~491_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2179_combout\,
	datad => \BR|bancoReg~523_q\,
	combout => \BR|bancoReg~2180_combout\);

\BR|bancoReg~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2181_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2178_combout\ & ((\BR|bancoReg~2180_combout\))) # (!\BR|bancoReg~2178_combout\ & (\BR|bancoReg~2173_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2173_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2178_combout\,
	datad => \BR|bancoReg~2180_combout\,
	combout => \BR|bancoReg~2181_combout\);

\BR|saidaA[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[5]~27_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2171_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2181_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2171_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2181_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[5]~27_combout\);

\IDEX|data_s[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(79));

\BR|bancoReg~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~874_q\);

\BR|bancoReg~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~618_q\);

\BR|bancoReg~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2202_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~874_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~874_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~618_q\,
	combout => \BR|bancoReg~2202_combout\);

\BR|bancoReg~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1002_q\);

\BR|bancoReg~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2203_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2202_combout\ & ((\BR|bancoReg~1002_q\))) # (!\BR|bancoReg~2202_combout\ & (\BR|bancoReg~746_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~746_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2202_combout\,
	datad => \BR|bancoReg~1002_q\,
	combout => \BR|bancoReg~2203_combout\);

\BR|bancoReg~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~842_q\);

\BR|bancoReg~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~714_q\);

\BR|bancoReg~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~586_q\);

\BR|bancoReg~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2204_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~714_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~714_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~586_q\,
	combout => \BR|bancoReg~2204_combout\);

\BR|bancoReg~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~970_q\);

\BR|bancoReg~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2205_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2204_combout\ & ((\BR|bancoReg~970_q\))) # (!\BR|bancoReg~2204_combout\ & (\BR|bancoReg~842_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~842_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2204_combout\,
	datad => \BR|bancoReg~970_q\,
	combout => \BR|bancoReg~2205_combout\);

\BR|bancoReg~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~682_q\);

\BR|bancoReg~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~810_q\);

\BR|bancoReg~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~554_q\);

\BR|bancoReg~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2206_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~810_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~810_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~554_q\,
	combout => \BR|bancoReg~2206_combout\);

\BR|bancoReg~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~938_q\);

\BR|bancoReg~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2207_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2206_combout\ & ((\BR|bancoReg~938_q\))) # (!\BR|bancoReg~2206_combout\ & (\BR|bancoReg~682_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~682_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2206_combout\,
	datad => \BR|bancoReg~938_q\,
	combout => \BR|bancoReg~2207_combout\);

\BR|bancoReg~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2208_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~2205_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~2205_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~2207_combout\,
	combout => \BR|bancoReg~2208_combout\);

\BR|bancoReg~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~906_q\);

\BR|bancoReg~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~778_q\);

\BR|bancoReg~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~650_q\);

\BR|bancoReg~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2209_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~778_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~778_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~650_q\,
	combout => \BR|bancoReg~2209_combout\);

\BR|bancoReg~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1034_q\);

\BR|bancoReg~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2210_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2209_combout\ & ((\BR|bancoReg~1034_q\))) # (!\BR|bancoReg~2209_combout\ & (\BR|bancoReg~906_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~906_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2209_combout\,
	datad => \BR|bancoReg~1034_q\,
	combout => \BR|bancoReg~2210_combout\);

\BR|bancoReg~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2211_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2208_combout\ & ((\BR|bancoReg~2210_combout\))) # (!\BR|bancoReg~2208_combout\ & (\BR|bancoReg~2203_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2203_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2208_combout\,
	datad => \BR|bancoReg~2210_combout\,
	combout => \BR|bancoReg~2211_combout\);

\BR|bancoReg~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~362_q\);

\BR|bancoReg~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~330_q\);

\BR|bancoReg~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~298_q\);

\BR|bancoReg~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2212_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~330_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~330_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~298_q\,
	combout => \BR|bancoReg~2212_combout\);

\BR|bancoReg~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~394_q\);

\BR|bancoReg~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2213_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2212_combout\ & ((\BR|bancoReg~394_q\))) # (!\BR|bancoReg~2212_combout\ & (\BR|bancoReg~362_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~362_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2212_combout\,
	datad => \BR|bancoReg~394_q\,
	combout => \BR|bancoReg~2213_combout\);

\BR|bancoReg~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~202_q\);

\BR|bancoReg~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~234_q\);

\BR|bancoReg~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~170_q\);

\BR|bancoReg~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2214_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~234_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~234_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~170_q\,
	combout => \BR|bancoReg~2214_combout\);

\BR|bancoReg~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~266_q\);

\BR|bancoReg~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2215_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2214_combout\ & ((\BR|bancoReg~266_q\))) # (!\BR|bancoReg~2214_combout\ & (\BR|bancoReg~202_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~202_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2214_combout\,
	datad => \BR|bancoReg~266_q\,
	combout => \BR|bancoReg~2215_combout\);

\BR|bancoReg~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~106_q\);

\BR|bancoReg~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~74_q\);

\BR|bancoReg~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~42_q\);

\BR|bancoReg~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2216_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~74_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~74_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~42_q\,
	combout => \BR|bancoReg~2216_combout\);

\BR|bancoReg~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~138_q\);

\BR|bancoReg~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2217_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2216_combout\ & ((\BR|bancoReg~138_q\))) # (!\BR|bancoReg~2216_combout\ & (\BR|bancoReg~106_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~106_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2216_combout\,
	datad => \BR|bancoReg~138_q\,
	combout => \BR|bancoReg~2217_combout\);

\BR|bancoReg~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2218_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~2215_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~2215_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~2217_combout\,
	combout => \BR|bancoReg~2218_combout\);

\BR|bancoReg~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~458_q\);

\BR|bancoReg~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~490_q\);

\BR|bancoReg~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~426_q\);

\BR|bancoReg~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2219_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~490_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~490_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~426_q\,
	combout => \BR|bancoReg~2219_combout\);

\BR|bancoReg~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~522_q\);

\BR|bancoReg~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2220_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2219_combout\ & ((\BR|bancoReg~522_q\))) # (!\BR|bancoReg~2219_combout\ & (\BR|bancoReg~458_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~458_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2219_combout\,
	datad => \BR|bancoReg~522_q\,
	combout => \BR|bancoReg~2220_combout\);

\BR|bancoReg~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2221_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2218_combout\ & ((\BR|bancoReg~2220_combout\))) # (!\BR|bancoReg~2218_combout\ & (\BR|bancoReg~2213_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2213_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2218_combout\,
	datad => \BR|bancoReg~2220_combout\,
	combout => \BR|bancoReg~2221_combout\);

\BR|saidaA[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[4]~28_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2211_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2221_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2211_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2221_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[4]~28_combout\);

\IDEX|data_s[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(78));

\BR|bancoReg~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~841_q\);

\BR|bancoReg~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~585_q\);

\BR|bancoReg~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2242_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~841_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~841_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~585_q\,
	combout => \BR|bancoReg~2242_combout\);

\BR|bancoReg~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~969_q\);

\BR|bancoReg~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2243_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2242_combout\ & ((\BR|bancoReg~969_q\))) # (!\BR|bancoReg~2242_combout\ & (\BR|bancoReg~713_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~713_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2242_combout\,
	datad => \BR|bancoReg~969_q\,
	combout => \BR|bancoReg~2243_combout\);

\BR|bancoReg~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~873_q\);

\BR|bancoReg~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~745_q\);

\BR|bancoReg~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~617_q\);

\BR|bancoReg~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2244_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~745_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~745_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~617_q\,
	combout => \BR|bancoReg~2244_combout\);

\BR|bancoReg~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1001_q\);

\BR|bancoReg~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2245_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2244_combout\ & ((\BR|bancoReg~1001_q\))) # (!\BR|bancoReg~2244_combout\ & (\BR|bancoReg~873_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~873_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2244_combout\,
	datad => \BR|bancoReg~1001_q\,
	combout => \BR|bancoReg~2245_combout\);

\BR|bancoReg~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~809_q\);

\BR|bancoReg~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~681_q\);

\BR|bancoReg~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~553_q\);

\BR|bancoReg~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2246_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~681_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~681_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~553_q\,
	combout => \BR|bancoReg~2246_combout\);

\BR|bancoReg~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~937_q\);

\BR|bancoReg~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2247_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2246_combout\ & ((\BR|bancoReg~937_q\))) # (!\BR|bancoReg~2246_combout\ & (\BR|bancoReg~809_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~809_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2246_combout\,
	datad => \BR|bancoReg~937_q\,
	combout => \BR|bancoReg~2247_combout\);

\BR|bancoReg~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2248_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~2245_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2247_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~2245_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~2247_combout\,
	combout => \BR|bancoReg~2248_combout\);

\BR|bancoReg~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~777_q\);

\BR|bancoReg~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~905_q\);

\BR|bancoReg~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~649_q\);

\BR|bancoReg~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2249_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~905_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~905_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~649_q\,
	combout => \BR|bancoReg~2249_combout\);

\BR|bancoReg~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1033_q\);

\BR|bancoReg~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2250_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2249_combout\ & ((\BR|bancoReg~1033_q\))) # (!\BR|bancoReg~2249_combout\ & (\BR|bancoReg~777_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~777_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2249_combout\,
	datad => \BR|bancoReg~1033_q\,
	combout => \BR|bancoReg~2250_combout\);

\BR|bancoReg~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2251_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2248_combout\ & ((\BR|bancoReg~2250_combout\))) # (!\BR|bancoReg~2248_combout\ & (\BR|bancoReg~2243_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2243_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2248_combout\,
	datad => \BR|bancoReg~2250_combout\,
	combout => \BR|bancoReg~2251_combout\);

\BR|bancoReg~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~233_q\);

\BR|bancoReg~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~201_q\);

\BR|bancoReg~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~169_q\);

\BR|bancoReg~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2252_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~201_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~201_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~169_q\,
	combout => \BR|bancoReg~2252_combout\);

\BR|bancoReg~2393\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2393_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2393_combout\);

\BR|bancoReg~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2393_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~265_q\);

\BR|bancoReg~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2253_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2252_combout\ & ((!\BR|bancoReg~265_q\))) # (!\BR|bancoReg~2252_combout\ & (\BR|bancoReg~233_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~233_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2252_combout\,
	datad => \BR|bancoReg~265_q\,
	combout => \BR|bancoReg~2253_combout\);

\BR|bancoReg~2394\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2394_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2394_combout\);

\BR|bancoReg~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2394_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~329_q\);

\BR|bancoReg~2395\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2395_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2395_combout\);

\BR|bancoReg~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2395_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~361_q\);

\BR|bancoReg~2396\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2396_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2396_combout\);

\BR|bancoReg~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2396_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~297_q\);

\BR|bancoReg~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2254_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (!\BR|bancoReg~361_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((!\BR|bancoReg~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~361_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~297_q\,
	combout => \BR|bancoReg~2254_combout\);

\BR|bancoReg~2397\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2397_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2397_combout\);

\BR|bancoReg~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2397_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~393_q\);

\BR|bancoReg~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2255_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2254_combout\ & ((!\BR|bancoReg~393_q\))) # (!\BR|bancoReg~2254_combout\ & (!\BR|bancoReg~329_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~329_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2254_combout\,
	datad => \BR|bancoReg~393_q\,
	combout => \BR|bancoReg~2255_combout\);

\BR|bancoReg~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~73_q\);

\BR|bancoReg~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~105_q\);

\BR|bancoReg~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~41_q\);

\BR|bancoReg~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2256_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~105_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~105_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~41_q\,
	combout => \BR|bancoReg~2256_combout\);

\BR|bancoReg~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~137_q\);

\BR|bancoReg~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2257_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2256_combout\ & ((\BR|bancoReg~137_q\))) # (!\BR|bancoReg~2256_combout\ & (\BR|bancoReg~73_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~73_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2256_combout\,
	datad => \BR|bancoReg~137_q\,
	combout => \BR|bancoReg~2257_combout\);

\BR|bancoReg~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2258_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~2255_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~2255_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~2257_combout\,
	combout => \BR|bancoReg~2258_combout\);

\BR|bancoReg~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~489_q\);

\BR|bancoReg~2398\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2398_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2398_combout\);

\BR|bancoReg~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2398_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~457_q\);

\BR|bancoReg~2399\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2399_combout\ = !\mux_Ula_Memoria|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[3]~29_combout\,
	combout => \BR|bancoReg~2399_combout\);

\BR|bancoReg~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2399_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~425_q\);

\BR|bancoReg~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2259_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (!\BR|bancoReg~457_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((!\BR|bancoReg~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~457_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~425_q\,
	combout => \BR|bancoReg~2259_combout\);

\BR|bancoReg~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~521_q\);

\BR|bancoReg~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2260_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2259_combout\ & ((\BR|bancoReg~521_q\))) # (!\BR|bancoReg~2259_combout\ & (\BR|bancoReg~489_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~489_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2259_combout\,
	datad => \BR|bancoReg~521_q\,
	combout => \BR|bancoReg~2260_combout\);

\BR|bancoReg~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2261_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2258_combout\ & ((\BR|bancoReg~2260_combout\))) # (!\BR|bancoReg~2258_combout\ & (\BR|bancoReg~2253_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2253_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2258_combout\,
	datad => \BR|bancoReg~2260_combout\,
	combout => \BR|bancoReg~2261_combout\);

\BR|saidaA[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[3]~29_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2251_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2261_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2251_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2261_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[3]~29_combout\);

\IDEX|data_s[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(77));

\BR|bancoReg~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~872_q\);

\BR|bancoReg~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~616_q\);

\BR|bancoReg~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2282_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~872_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~872_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~616_q\,
	combout => \BR|bancoReg~2282_combout\);

\BR|bancoReg~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1000_q\);

\BR|bancoReg~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2283_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2282_combout\ & ((\BR|bancoReg~1000_q\))) # (!\BR|bancoReg~2282_combout\ & (\BR|bancoReg~744_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~744_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2282_combout\,
	datad => \BR|bancoReg~1000_q\,
	combout => \BR|bancoReg~2283_combout\);

\BR|bancoReg~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~840_q\);

\BR|bancoReg~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~712_q\);

\BR|bancoReg~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~584_q\);

\BR|bancoReg~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2284_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~712_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~712_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~584_q\,
	combout => \BR|bancoReg~2284_combout\);

\BR|bancoReg~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~968_q\);

\BR|bancoReg~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2285_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2284_combout\ & ((\BR|bancoReg~968_q\))) # (!\BR|bancoReg~2284_combout\ & (\BR|bancoReg~840_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~840_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2284_combout\,
	datad => \BR|bancoReg~968_q\,
	combout => \BR|bancoReg~2285_combout\);

\BR|bancoReg~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~680_q\);

\BR|bancoReg~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~808_q\);

\BR|bancoReg~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~552_q\);

\BR|bancoReg~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2286_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~808_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~808_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~552_q\,
	combout => \BR|bancoReg~2286_combout\);

\BR|bancoReg~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~936_q\);

\BR|bancoReg~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2287_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2286_combout\ & ((\BR|bancoReg~936_q\))) # (!\BR|bancoReg~2286_combout\ & (\BR|bancoReg~680_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~680_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2286_combout\,
	datad => \BR|bancoReg~936_q\,
	combout => \BR|bancoReg~2287_combout\);

\BR|bancoReg~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2288_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~2285_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2287_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~2285_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~2287_combout\,
	combout => \BR|bancoReg~2288_combout\);

\BR|bancoReg~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~904_q\);

\BR|bancoReg~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~776_q\);

\BR|bancoReg~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~648_q\);

\BR|bancoReg~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2289_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~776_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~776_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~648_q\,
	combout => \BR|bancoReg~2289_combout\);

\BR|bancoReg~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1032_q\);

\BR|bancoReg~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2290_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2289_combout\ & ((\BR|bancoReg~1032_q\))) # (!\BR|bancoReg~2289_combout\ & (\BR|bancoReg~904_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~904_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2289_combout\,
	datad => \BR|bancoReg~1032_q\,
	combout => \BR|bancoReg~2290_combout\);

\BR|bancoReg~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2291_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2288_combout\ & ((\BR|bancoReg~2290_combout\))) # (!\BR|bancoReg~2288_combout\ & (\BR|bancoReg~2283_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2283_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2288_combout\,
	datad => \BR|bancoReg~2290_combout\,
	combout => \BR|bancoReg~2291_combout\);

\BR|bancoReg~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~360_q\);

\BR|bancoReg~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~328_q\);

\BR|bancoReg~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~296_q\);

\BR|bancoReg~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2292_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~328_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~296_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~328_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~296_q\,
	combout => \BR|bancoReg~2292_combout\);

\BR|bancoReg~2400\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2400_combout\ = !\mux_Ula_Memoria|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[2]~30_combout\,
	combout => \BR|bancoReg~2400_combout\);

\BR|bancoReg~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2400_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~392_q\);

\BR|bancoReg~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2293_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2292_combout\ & ((!\BR|bancoReg~392_q\))) # (!\BR|bancoReg~2292_combout\ & (\BR|bancoReg~360_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~360_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2292_combout\,
	datad => \BR|bancoReg~392_q\,
	combout => \BR|bancoReg~2293_combout\);

\BR|bancoReg~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~200_q\);

\BR|bancoReg~2401\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2401_combout\ = !\mux_Ula_Memoria|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[2]~30_combout\,
	combout => \BR|bancoReg~2401_combout\);

\BR|bancoReg~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2401_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~232_q\);

\BR|bancoReg~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~168_q\);

\BR|bancoReg~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2294_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (!\BR|bancoReg~232_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~232_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~168_q\,
	combout => \BR|bancoReg~2294_combout\);

\BR|bancoReg~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~264_q\);

\BR|bancoReg~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2295_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2294_combout\ & ((\BR|bancoReg~264_q\))) # (!\BR|bancoReg~2294_combout\ & (\BR|bancoReg~200_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~200_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2294_combout\,
	datad => \BR|bancoReg~264_q\,
	combout => \BR|bancoReg~2295_combout\);

\BR|bancoReg~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~104_q\);

\BR|bancoReg~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~72_q\);

\BR|bancoReg~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~40_q\);

\BR|bancoReg~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2296_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~72_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~72_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~40_q\,
	combout => \BR|bancoReg~2296_combout\);

\BR|bancoReg~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~136_q\);

\BR|bancoReg~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2297_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2296_combout\ & ((\BR|bancoReg~136_q\))) # (!\BR|bancoReg~2296_combout\ & (\BR|bancoReg~104_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~104_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2296_combout\,
	datad => \BR|bancoReg~136_q\,
	combout => \BR|bancoReg~2297_combout\);

\BR|bancoReg~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2298_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~2295_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2297_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~2295_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~2297_combout\,
	combout => \BR|bancoReg~2298_combout\);

\BR|bancoReg~2402\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2402_combout\ = !\mux_Ula_Memoria|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[2]~30_combout\,
	combout => \BR|bancoReg~2402_combout\);

\BR|bancoReg~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2402_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~456_q\);

\BR|bancoReg~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~488_q\);

\BR|bancoReg~2403\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2403_combout\ = !\mux_Ula_Memoria|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[2]~30_combout\,
	combout => \BR|bancoReg~2403_combout\);

\BR|bancoReg~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2403_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~424_q\);

\BR|bancoReg~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2299_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~488_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((!\BR|bancoReg~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~488_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~424_q\,
	combout => \BR|bancoReg~2299_combout\);

\BR|bancoReg~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~520_q\);

\BR|bancoReg~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2300_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2299_combout\ & ((\BR|bancoReg~520_q\))) # (!\BR|bancoReg~2299_combout\ & (!\BR|bancoReg~456_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~456_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2299_combout\,
	datad => \BR|bancoReg~520_q\,
	combout => \BR|bancoReg~2300_combout\);

\BR|bancoReg~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2301_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2298_combout\ & ((\BR|bancoReg~2300_combout\))) # (!\BR|bancoReg~2298_combout\ & (\BR|bancoReg~2293_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2293_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2298_combout\,
	datad => \BR|bancoReg~2300_combout\,
	combout => \BR|bancoReg~2301_combout\);

\BR|saidaA[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[2]~30_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2291_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2301_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2291_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2301_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[2]~30_combout\);

\IDEX|data_s[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(76));

\EXMEM|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(6));

\RAM|ram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\BR|bancoReg~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~839_q\);

\BR|bancoReg~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~583_q\);

\BR|bancoReg~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2322_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~839_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~839_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~583_q\,
	combout => \BR|bancoReg~2322_combout\);

\BR|bancoReg~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~967_q\);

\BR|bancoReg~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2323_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2322_combout\ & ((\BR|bancoReg~967_q\))) # (!\BR|bancoReg~2322_combout\ & (\BR|bancoReg~711_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~711_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2322_combout\,
	datad => \BR|bancoReg~967_q\,
	combout => \BR|bancoReg~2323_combout\);

\BR|bancoReg~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~871_q\);

\BR|bancoReg~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~743_q\);

\BR|bancoReg~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~615_q\);

\BR|bancoReg~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2324_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~743_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~743_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~615_q\,
	combout => \BR|bancoReg~2324_combout\);

\BR|bancoReg~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~999_q\);

\BR|bancoReg~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2325_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2324_combout\ & ((\BR|bancoReg~999_q\))) # (!\BR|bancoReg~2324_combout\ & (\BR|bancoReg~871_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~871_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2324_combout\,
	datad => \BR|bancoReg~999_q\,
	combout => \BR|bancoReg~2325_combout\);

\BR|bancoReg~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~807_q\);

\BR|bancoReg~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~679_q\);

\BR|bancoReg~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~551_q\);

\BR|bancoReg~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2326_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~679_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~679_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~551_q\,
	combout => \BR|bancoReg~2326_combout\);

\BR|bancoReg~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~935_q\);

\BR|bancoReg~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2327_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2326_combout\ & ((\BR|bancoReg~935_q\))) # (!\BR|bancoReg~2326_combout\ & (\BR|bancoReg~807_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~807_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2326_combout\,
	datad => \BR|bancoReg~935_q\,
	combout => \BR|bancoReg~2327_combout\);

\BR|bancoReg~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2328_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~2325_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~2325_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~2327_combout\,
	combout => \BR|bancoReg~2328_combout\);

\BR|bancoReg~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~775_q\);

\BR|bancoReg~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~903_q\);

\BR|bancoReg~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~647_q\);

\BR|bancoReg~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2329_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~903_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~903_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~647_q\,
	combout => \BR|bancoReg~2329_combout\);

\BR|bancoReg~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1031_q\);

\BR|bancoReg~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2330_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2329_combout\ & ((\BR|bancoReg~1031_q\))) # (!\BR|bancoReg~2329_combout\ & (\BR|bancoReg~775_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~775_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2329_combout\,
	datad => \BR|bancoReg~1031_q\,
	combout => \BR|bancoReg~2330_combout\);

\BR|bancoReg~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2331_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2328_combout\ & ((\BR|bancoReg~2330_combout\))) # (!\BR|bancoReg~2328_combout\ & (\BR|bancoReg~2323_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2323_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2328_combout\,
	datad => \BR|bancoReg~2330_combout\,
	combout => \BR|bancoReg~2331_combout\);

\BR|bancoReg~2404\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2404_combout\ = !\mux_Ula_Memoria|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[1]~31_combout\,
	combout => \BR|bancoReg~2404_combout\);

\BR|bancoReg~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2404_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~231_q\);

\BR|bancoReg~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~199_q\);

\BR|bancoReg~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~167_q\);

\BR|bancoReg~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2332_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~199_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~199_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~167_q\,
	combout => \BR|bancoReg~2332_combout\);

\BR|bancoReg~2405\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2405_combout\ = !\mux_Ula_Memoria|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[1]~31_combout\,
	combout => \BR|bancoReg~2405_combout\);

\BR|bancoReg~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2405_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~263_q\);

\BR|bancoReg~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2333_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2332_combout\ & ((!\BR|bancoReg~263_q\))) # (!\BR|bancoReg~2332_combout\ & (!\BR|bancoReg~231_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~231_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2332_combout\,
	datad => \BR|bancoReg~263_q\,
	combout => \BR|bancoReg~2333_combout\);

\BR|bancoReg~2406\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2406_combout\ = !\mux_Ula_Memoria|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[1]~31_combout\,
	combout => \BR|bancoReg~2406_combout\);

\BR|bancoReg~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2406_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~327_q\);

\BR|bancoReg~2407\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2407_combout\ = !\mux_Ula_Memoria|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[1]~31_combout\,
	combout => \BR|bancoReg~2407_combout\);

\BR|bancoReg~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2407_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~359_q\);

\BR|bancoReg~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~295_q\);

\BR|bancoReg~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2334_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (!\BR|bancoReg~359_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~359_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~295_q\,
	combout => \BR|bancoReg~2334_combout\);

\BR|bancoReg~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~391_q\);

\BR|bancoReg~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2335_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2334_combout\ & ((\BR|bancoReg~391_q\))) # (!\BR|bancoReg~2334_combout\ & (!\BR|bancoReg~327_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~327_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2334_combout\,
	datad => \BR|bancoReg~391_q\,
	combout => \BR|bancoReg~2335_combout\);

\BR|bancoReg~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~71_q\);

\BR|bancoReg~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~103_q\);

\BR|bancoReg~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~39_q\);

\BR|bancoReg~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2336_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~103_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~103_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~39_q\,
	combout => \BR|bancoReg~2336_combout\);

\BR|bancoReg~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~135_q\);

\BR|bancoReg~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2337_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2336_combout\ & ((\BR|bancoReg~135_q\))) # (!\BR|bancoReg~2336_combout\ & (\BR|bancoReg~71_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~71_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2336_combout\,
	datad => \BR|bancoReg~135_q\,
	combout => \BR|bancoReg~2337_combout\);

\BR|bancoReg~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2338_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~2335_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~2335_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~2337_combout\,
	combout => \BR|bancoReg~2338_combout\);

\BR|bancoReg~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~487_q\);

\BR|bancoReg~2408\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2408_combout\ = !\mux_Ula_Memoria|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[1]~31_combout\,
	combout => \BR|bancoReg~2408_combout\);

\BR|bancoReg~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2408_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~455_q\);

\BR|bancoReg~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~423_q\);

\BR|bancoReg~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2339_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (!\BR|bancoReg~455_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~455_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~423_q\,
	combout => \BR|bancoReg~2339_combout\);

\BR|bancoReg~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~519_q\);

\BR|bancoReg~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2340_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2339_combout\ & ((\BR|bancoReg~519_q\))) # (!\BR|bancoReg~2339_combout\ & (\BR|bancoReg~487_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~487_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2339_combout\,
	datad => \BR|bancoReg~519_q\,
	combout => \BR|bancoReg~2340_combout\);

\BR|bancoReg~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2341_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2338_combout\ & ((\BR|bancoReg~2340_combout\))) # (!\BR|bancoReg~2338_combout\ & (\BR|bancoReg~2333_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2333_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2338_combout\,
	datad => \BR|bancoReg~2340_combout\,
	combout => \BR|bancoReg~2341_combout\);

\BR|saidaA[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[1]~31_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2331_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2341_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2331_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2341_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[1]~31_combout\);

\IDEX|data_s[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(75));

\EXMEM|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(5));

\RAM|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\UCULA|ALUctr[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[1]~16_combout\ = (\IDEX|data_s\(11)) # (!\IDEX|data_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(13),
	datab => \IDEX|data_s\(11),
	combout => \UCULA|ALUctr[1]~16_combout\);

\UCULA|ALUctr[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[1]~13_combout\ = (\UCULA|ALUctr[1]~16_combout\ & (!\IDEX|data_s\(12) & (!\IDEX|data_s\(10) & !\IDEX|data_s\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[1]~16_combout\,
	datab => \IDEX|data_s\(12),
	datac => \IDEX|data_s\(10),
	datad => \IDEX|data_s\(14),
	combout => \UCULA|ALUctr[1]~13_combout\);

\UC|pontosDeControle[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[8]~5_combout\ = (!\UC|Equal4~0_combout\ & ((\UC|Equal1~0_combout\) # ((\UC|Equal2~0_combout\ & !\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal4~0_combout\,
	datab => \UC|Equal1~0_combout\,
	datac => \UC|Equal2~0_combout\,
	datad => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \UC|pontosDeControle[8]~5_combout\);

\IDEX|data_s[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|pontosDeControle[8]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(139));

\UC|pontosDeControle~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~4_combout\ = (\UC|Equal1~0_combout\) # ((\ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\ & \UC|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~0_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datac => \UC|Equal2~0_combout\,
	combout => \UC|pontosDeControle~4_combout\);

\IDEX|data_s[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UC|pontosDeControle~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(140));

\UCULA|ALUctr[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[1]~27_combout\ = (\IDEX|data_s\(139)) # ((\IDEX|data_s\(140)) # ((\UCULA|ALUctr[1]~13_combout\ & \IDEX|data_s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[1]~13_combout\,
	datab => \IDEX|data_s\(15),
	datac => \IDEX|data_s\(139),
	datad => \IDEX|data_s\(140),
	combout => \UCULA|ALUctr[1]~27_combout\);

\UCULA|ALUctr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr~28_combout\ = (\IDEX|data_s\(15) & (!\IDEX|data_s\(12) & (!\IDEX|data_s\(10) & \IDEX|data_s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(15),
	datab => \IDEX|data_s\(12),
	datac => \IDEX|data_s\(10),
	datad => \IDEX|data_s\(11),
	combout => \UCULA|ALUctr~28_combout\);

\UCULA|ALUctr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr~29_combout\ = (\IDEX|data_s\(139) & (((\IDEX|data_s\(140))))) # (!\IDEX|data_s\(139) & (!\IDEX|data_s\(14) & (\UCULA|ALUctr~28_combout\ & !\IDEX|data_s\(140))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(14),
	datab => \UCULA|ALUctr~28_combout\,
	datac => \IDEX|data_s\(139),
	datad => \IDEX|data_s\(140),
	combout => \UCULA|ALUctr~29_combout\);

\ULA|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~2_combout\ = (!\UCULA|ALUctr[1]~27_combout\ & !\UCULA|ALUctr~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UCULA|ALUctr[1]~27_combout\,
	datad => \UCULA|ALUctr~29_combout\,
	combout => \ULA|Mux31~2_combout\);

\BR|bancoReg~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~870_q\);

\BR|bancoReg~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~614_q\);

\BR|bancoReg~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1062_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~870_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~614_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~870_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~614_q\,
	combout => \BR|bancoReg~1062_combout\);

\BR|bancoReg~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~998_q\);

\BR|bancoReg~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1063_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1062_combout\ & ((\BR|bancoReg~998_q\))) # (!\BR|bancoReg~1062_combout\ & (\BR|bancoReg~742_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~742_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1062_combout\,
	datad => \BR|bancoReg~998_q\,
	combout => \BR|bancoReg~1063_combout\);

\BR|bancoReg~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~838_q\);

\BR|bancoReg~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~710_q\);

\BR|bancoReg~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~582_q\);

\BR|bancoReg~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1064_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~710_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~710_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~582_q\,
	combout => \BR|bancoReg~1064_combout\);

\BR|bancoReg~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~966_q\);

\BR|bancoReg~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1065_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1064_combout\ & ((\BR|bancoReg~966_q\))) # (!\BR|bancoReg~1064_combout\ & (\BR|bancoReg~838_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~838_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1064_combout\,
	datad => \BR|bancoReg~966_q\,
	combout => \BR|bancoReg~1065_combout\);

\BR|bancoReg~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~678_q\);

\BR|bancoReg~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~806_q\);

\BR|bancoReg~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~550_q\);

\BR|bancoReg~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1066_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~806_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~806_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~550_q\,
	combout => \BR|bancoReg~1066_combout\);

\BR|bancoReg~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~934_q\);

\BR|bancoReg~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1067_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1066_combout\ & ((\BR|bancoReg~934_q\))) # (!\BR|bancoReg~1066_combout\ & (\BR|bancoReg~678_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~678_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1066_combout\,
	datad => \BR|bancoReg~934_q\,
	combout => \BR|bancoReg~1067_combout\);

\BR|bancoReg~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1068_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1065_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1065_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1067_combout\,
	combout => \BR|bancoReg~1068_combout\);

\BR|bancoReg~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~902_q\);

\BR|bancoReg~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~774_q\);

\BR|bancoReg~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~646_q\);

\BR|bancoReg~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1069_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~774_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~774_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~646_q\,
	combout => \BR|bancoReg~1069_combout\);

\BR|bancoReg~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1030_q\);

\BR|bancoReg~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1070_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1069_combout\ & ((\BR|bancoReg~1030_q\))) # (!\BR|bancoReg~1069_combout\ & (\BR|bancoReg~902_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~902_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1069_combout\,
	datad => \BR|bancoReg~1030_q\,
	combout => \BR|bancoReg~1070_combout\);

\BR|bancoReg~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1071_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1068_combout\ & ((\BR|bancoReg~1070_combout\))) # (!\BR|bancoReg~1068_combout\ & (\BR|bancoReg~1063_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1063_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1068_combout\,
	datad => \BR|bancoReg~1070_combout\,
	combout => \BR|bancoReg~1071_combout\);

\BR|bancoReg~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2390_combout\ = !\mux_Ula_Memoria|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[0]~0_combout\,
	combout => \BR|bancoReg~2390_combout\);

\BR|bancoReg~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2390_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~358_q\);

\BR|bancoReg~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~326_q\);

\BR|bancoReg~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2391_combout\ = !\mux_Ula_Memoria|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[0]~0_combout\,
	combout => \BR|bancoReg~2391_combout\);

\BR|bancoReg~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2391_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~294_q\);

\BR|bancoReg~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1072_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~326_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((!\BR|bancoReg~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~326_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~294_q\,
	combout => \BR|bancoReg~1072_combout\);

\BR|bancoReg~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~390_q\);

\BR|bancoReg~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1073_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1072_combout\ & ((\BR|bancoReg~390_q\))) # (!\BR|bancoReg~1072_combout\ & (!\BR|bancoReg~358_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~358_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1072_combout\,
	datad => \BR|bancoReg~390_q\,
	combout => \BR|bancoReg~1073_combout\);

\BR|bancoReg~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~198_q\);

\BR|bancoReg~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~230_q\);

\BR|bancoReg~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~166_q\);

\BR|bancoReg~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1074_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~230_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~230_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~166_q\,
	combout => \BR|bancoReg~1074_combout\);

\BR|bancoReg~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~262_q\);

\BR|bancoReg~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1075_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1074_combout\ & ((\BR|bancoReg~262_q\))) # (!\BR|bancoReg~1074_combout\ & (\BR|bancoReg~198_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~198_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1074_combout\,
	datad => \BR|bancoReg~262_q\,
	combout => \BR|bancoReg~1075_combout\);

\BR|bancoReg~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~102_q\);

\BR|bancoReg~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~70_q\);

\BR|bancoReg~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~38_q\);

\BR|bancoReg~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1076_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~70_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~70_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~38_q\,
	combout => \BR|bancoReg~1076_combout\);

\BR|bancoReg~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~134_q\);

\BR|bancoReg~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1077_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1076_combout\ & ((\BR|bancoReg~134_q\))) # (!\BR|bancoReg~1076_combout\ & (\BR|bancoReg~102_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~102_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1076_combout\,
	datad => \BR|bancoReg~134_q\,
	combout => \BR|bancoReg~1077_combout\);

\BR|bancoReg~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1078_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1075_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1077_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1075_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1077_combout\,
	combout => \BR|bancoReg~1078_combout\);

\BR|bancoReg~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~454_q\);

\BR|bancoReg~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~486_q\);

\BR|bancoReg~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2392_combout\ = !\mux_Ula_Memoria|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Ula_Memoria|saida[0]~0_combout\,
	combout => \BR|bancoReg~2392_combout\);

\BR|bancoReg~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|bancoReg~2392_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~422_q\);

\BR|bancoReg~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1079_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~486_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((!\BR|bancoReg~422_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~486_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~422_q\,
	combout => \BR|bancoReg~1079_combout\);

\BR|bancoReg~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~518_q\);

\BR|bancoReg~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1080_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1079_combout\ & ((\BR|bancoReg~518_q\))) # (!\BR|bancoReg~1079_combout\ & (\BR|bancoReg~454_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~454_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1079_combout\,
	datad => \BR|bancoReg~518_q\,
	combout => \BR|bancoReg~1080_combout\);

\BR|bancoReg~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1081_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1078_combout\ & ((\BR|bancoReg~1080_combout\))) # (!\BR|bancoReg~1078_combout\ & (\BR|bancoReg~1073_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1073_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1078_combout\,
	datad => \BR|bancoReg~1080_combout\,
	combout => \BR|bancoReg~1081_combout\);

\BR|saidaA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[0]~0_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1071_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1081_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1071_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1081_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[0]~0_combout\);

\IDEX|data_s[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(74));

\UCULA|ALUctr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[0]~5_combout\ = (\IDEX|data_s\(11) & (!\IDEX|data_s\(10) & (\IDEX|data_s\(13) & !\IDEX|data_s\(12)))) # (!\IDEX|data_s\(11) & (\IDEX|data_s\(10) & (!\IDEX|data_s\(13) & \IDEX|data_s\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(11),
	datab => \IDEX|data_s\(10),
	datac => \IDEX|data_s\(13),
	datad => \IDEX|data_s\(12),
	combout => \UCULA|ALUctr[0]~5_combout\);

\UCULA|ALUctr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[0]~3_combout\ = (\UCULA|ALUctr[0]~5_combout\ & !\IDEX|data_s\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[0]~5_combout\,
	datab => \IDEX|data_s\(14),
	combout => \UCULA|ALUctr[0]~3_combout\);

\UCULA|ALUctr[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|ALUctr[0]~26_combout\ = (\UCULA|ALUctr[0]~3_combout\ & (!\IDEX|data_s\(139) & (!\IDEX|data_s\(140) & \IDEX|data_s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[0]~3_combout\,
	datab => \IDEX|data_s\(139),
	datac => \IDEX|data_s\(140),
	datad => \IDEX|data_s\(15),
	combout => \UCULA|ALUctr[0]~26_combout\);

\ULA|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~3_combout\ = (\ULA|Mux31~2_combout\ & ((\IDEX|data_s\(74) & ((\mux_Banco_Ula|saida[0]~0_combout\) # (\UCULA|ALUctr[0]~26_combout\))) # (!\IDEX|data_s\(74) & (\mux_Banco_Ula|saida[0]~0_combout\ & \UCULA|ALUctr[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \IDEX|data_s\(74),
	datac => \mux_Banco_Ula|saida[0]~0_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux31~3_combout\);

\ULA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~0_combout\ = (\mux_Banco_Ula|saida[0]~0_combout\ & (\IDEX|data_s\(74) $ (VCC))) # (!\mux_Banco_Ula|saida[0]~0_combout\ & ((\IDEX|data_s\(74)) # (GND)))
-- \ULA|Add1~1\ = CARRY((\IDEX|data_s\(74)) # (!\mux_Banco_Ula|saida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[0]~0_combout\,
	datab => \IDEX|data_s\(74),
	datad => VCC,
	combout => \ULA|Add1~0_combout\,
	cout => \ULA|Add1~1\);

\ULA|soma[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[0]~0_combout\ = (\mux_Banco_Ula|saida[0]~0_combout\ & (\IDEX|data_s\(74) $ (VCC))) # (!\mux_Banco_Ula|saida[0]~0_combout\ & (\IDEX|data_s\(74) & VCC))
-- \ULA|soma[0]~1\ = CARRY((\mux_Banco_Ula|saida[0]~0_combout\ & \IDEX|data_s\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[0]~0_combout\,
	datab => \IDEX|data_s\(74),
	datad => VCC,
	combout => \ULA|soma[0]~0_combout\,
	cout => \ULA|soma[0]~1\);

\ULA|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~4_combout\ = (\UCULA|ALUctr~29_combout\ & (\ULA|Add1~0_combout\)) # (!\UCULA|ALUctr~29_combout\ & ((\ULA|soma[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~0_combout\,
	datab => \ULA|soma[0]~0_combout\,
	datad => \UCULA|ALUctr~29_combout\,
	combout => \ULA|Mux31~4_combout\);

\ULA|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~5_combout\ = (\UCULA|ALUctr[1]~27_combout\ & (\ULA|Mux31~4_combout\ & !\UCULA|ALUctr[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[1]~27_combout\,
	datab => \ULA|Mux31~4_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux31~5_combout\);

\BR|bancoReg~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~869_q\);

\BR|bancoReg~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~613_q\);

\BR|bancoReg~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1122_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~869_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~613_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~869_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~613_q\,
	combout => \BR|bancoReg~1122_combout\);

\BR|bancoReg~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~997_q\);

\BR|bancoReg~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1123_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1122_combout\ & ((\BR|bancoReg~997_q\))) # (!\BR|bancoReg~1122_combout\ & (\BR|bancoReg~741_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~741_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1122_combout\,
	datad => \BR|bancoReg~997_q\,
	combout => \BR|bancoReg~1123_combout\);

\BR|bancoReg~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~901_q\);

\BR|bancoReg~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~773_q\);

\BR|bancoReg~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~645_q\);

\BR|bancoReg~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1124_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~773_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~773_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~645_q\,
	combout => \BR|bancoReg~1124_combout\);

\BR|bancoReg~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1029_q\);

\BR|bancoReg~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1125_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1124_combout\ & ((\BR|bancoReg~1029_q\))) # (!\BR|bancoReg~1124_combout\ & (\BR|bancoReg~901_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~901_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1124_combout\,
	datad => \BR|bancoReg~1029_q\,
	combout => \BR|bancoReg~1125_combout\);

\BR|bancoReg~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~837_q\);

\BR|bancoReg~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~709_q\);

\BR|bancoReg~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~581_q\);

\BR|bancoReg~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1126_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~709_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~709_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~581_q\,
	combout => \BR|bancoReg~1126_combout\);

\BR|bancoReg~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~965_q\);

\BR|bancoReg~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1127_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1126_combout\ & ((\BR|bancoReg~965_q\))) # (!\BR|bancoReg~1126_combout\ & (\BR|bancoReg~837_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~837_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1126_combout\,
	datad => \BR|bancoReg~965_q\,
	combout => \BR|bancoReg~1127_combout\);

\BR|bancoReg~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1128_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1125_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1125_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1127_combout\,
	combout => \BR|bancoReg~1128_combout\);

\BR|bancoReg~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~805_q\);

\BR|bancoReg~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~933_q\);

\BR|bancoReg~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~677_q\);

\BR|bancoReg~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1129_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~933_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~933_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~677_q\,
	combout => \BR|bancoReg~1129_combout\);

\BR|bancoReg~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1061_q\);

\BR|bancoReg~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1130_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1129_combout\ & ((\BR|bancoReg~1061_q\))) # (!\BR|bancoReg~1129_combout\ & (\BR|bancoReg~805_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~805_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1129_combout\,
	datad => \BR|bancoReg~1061_q\,
	combout => \BR|bancoReg~1130_combout\);

\BR|bancoReg~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1131_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1128_combout\ & ((\BR|bancoReg~1130_combout\))) # (!\BR|bancoReg~1128_combout\ & (\BR|bancoReg~1123_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1123_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1128_combout\,
	datad => \BR|bancoReg~1130_combout\,
	combout => \BR|bancoReg~1131_combout\);

\BR|bancoReg~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~261_q\);

\BR|bancoReg~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~229_q\);

\BR|bancoReg~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~197_q\);

\BR|bancoReg~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1132_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~229_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~229_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~197_q\,
	combout => \BR|bancoReg~1132_combout\);

\BR|bancoReg~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~293_q\);

\BR|bancoReg~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1133_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1132_combout\ & ((\BR|bancoReg~293_q\))) # (!\BR|bancoReg~1132_combout\ & (\BR|bancoReg~261_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~261_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1132_combout\,
	datad => \BR|bancoReg~293_q\,
	combout => \BR|bancoReg~1133_combout\);

\BR|bancoReg~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~357_q\);

\BR|bancoReg~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~389_q\);

\BR|bancoReg~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~325_q\);

\BR|bancoReg~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1134_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~389_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~389_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~325_q\,
	combout => \BR|bancoReg~1134_combout\);

\BR|bancoReg~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~421_q\);

\BR|bancoReg~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1135_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1134_combout\ & ((\BR|bancoReg~421_q\))) # (!\BR|bancoReg~1134_combout\ & (\BR|bancoReg~357_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~357_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1134_combout\,
	datad => \BR|bancoReg~421_q\,
	combout => \BR|bancoReg~1135_combout\);

\BR|bancoReg~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~101_q\);

\BR|bancoReg~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~133_q\);

\BR|bancoReg~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~69_q\);

\BR|bancoReg~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1136_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~133_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~133_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~69_q\,
	combout => \BR|bancoReg~1136_combout\);

\BR|bancoReg~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~165_q\);

\BR|bancoReg~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1137_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1136_combout\ & ((\BR|bancoReg~165_q\))) # (!\BR|bancoReg~1136_combout\ & (\BR|bancoReg~101_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~101_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1136_combout\,
	datad => \BR|bancoReg~165_q\,
	combout => \BR|bancoReg~1137_combout\);

\BR|bancoReg~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1138_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1135_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1135_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1137_combout\,
	combout => \BR|bancoReg~1138_combout\);

\BR|bancoReg~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~517_q\);

\BR|bancoReg~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~485_q\);

\BR|bancoReg~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~453_q\);

\BR|bancoReg~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1139_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~485_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~485_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~453_q\,
	combout => \BR|bancoReg~1139_combout\);

\BR|bancoReg~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~549_q\);

\BR|bancoReg~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1140_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1139_combout\ & ((\BR|bancoReg~549_q\))) # (!\BR|bancoReg~1139_combout\ & (\BR|bancoReg~517_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~517_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1139_combout\,
	datad => \BR|bancoReg~549_q\,
	combout => \BR|bancoReg~1140_combout\);

\BR|bancoReg~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1141_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1138_combout\ & ((\BR|bancoReg~1140_combout\))) # (!\BR|bancoReg~1138_combout\ & (\BR|bancoReg~1133_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1133_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1138_combout\,
	datad => \BR|bancoReg~1140_combout\,
	combout => \BR|bancoReg~1141_combout\);

\BR|saidaA[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[31]~1_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1131_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1141_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1131_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1141_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[31]~1_combout\);

\IDEX|data_s[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(105));

\ULA|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~6_combout\ = (\IDEX|data_s\(11) & ((\IDEX|data_s\(10)) # ((\IDEX|data_s\(12)) # (!\IDEX|data_s\(13))))) # (!\IDEX|data_s\(11) & (((\IDEX|data_s\(13)) # (!\IDEX|data_s\(12))) # (!\IDEX|data_s\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(11),
	datab => \IDEX|data_s\(10),
	datac => \IDEX|data_s\(13),
	datad => \IDEX|data_s\(12),
	combout => \ULA|Mux0~6_combout\);

\ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|Mux0~6_combout\) # ((\IDEX|data_s\(14)) # (\IDEX|data_s\(139)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~6_combout\,
	datab => \IDEX|data_s\(14),
	datac => \IDEX|data_s\(139),
	combout => \ULA|Mux0~3_combout\);

\EXMEM|data_s[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(72),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(35));

\RAM|ram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\BR|bancoReg~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~900_q\);

\BR|bancoReg~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~644_q\);

\BR|bancoReg~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1162_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~900_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~900_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~644_q\,
	combout => \BR|bancoReg~1162_combout\);

\BR|bancoReg~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1028_q\);

\BR|bancoReg~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1163_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1162_combout\ & ((\BR|bancoReg~1028_q\))) # (!\BR|bancoReg~1162_combout\ & (\BR|bancoReg~772_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~772_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1162_combout\,
	datad => \BR|bancoReg~1028_q\,
	combout => \BR|bancoReg~1163_combout\);

\BR|bancoReg~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~868_q\);

\BR|bancoReg~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~740_q\);

\BR|bancoReg~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~612_q\);

\BR|bancoReg~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1164_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~740_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~740_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~612_q\,
	combout => \BR|bancoReg~1164_combout\);

\BR|bancoReg~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~996_q\);

\BR|bancoReg~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1165_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1164_combout\ & ((\BR|bancoReg~996_q\))) # (!\BR|bancoReg~1164_combout\ & (\BR|bancoReg~868_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~868_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1164_combout\,
	datad => \BR|bancoReg~996_q\,
	combout => \BR|bancoReg~1165_combout\);

\BR|bancoReg~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~708_q\);

\BR|bancoReg~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~836_q\);

\BR|bancoReg~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~580_q\);

\BR|bancoReg~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1166_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~836_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~836_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~580_q\,
	combout => \BR|bancoReg~1166_combout\);

\BR|bancoReg~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~964_q\);

\BR|bancoReg~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1167_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1166_combout\ & ((\BR|bancoReg~964_q\))) # (!\BR|bancoReg~1166_combout\ & (\BR|bancoReg~708_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~708_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1166_combout\,
	datad => \BR|bancoReg~964_q\,
	combout => \BR|bancoReg~1167_combout\);

\BR|bancoReg~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1168_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1165_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1165_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1167_combout\,
	combout => \BR|bancoReg~1168_combout\);

\BR|bancoReg~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~932_q\);

\BR|bancoReg~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~804_q\);

\BR|bancoReg~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~676_q\);

\BR|bancoReg~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1169_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~804_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~804_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~676_q\,
	combout => \BR|bancoReg~1169_combout\);

\BR|bancoReg~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1060_q\);

\BR|bancoReg~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1170_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1169_combout\ & ((\BR|bancoReg~1060_q\))) # (!\BR|bancoReg~1169_combout\ & (\BR|bancoReg~932_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~932_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1169_combout\,
	datad => \BR|bancoReg~1060_q\,
	combout => \BR|bancoReg~1170_combout\);

\BR|bancoReg~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1171_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1168_combout\ & ((\BR|bancoReg~1170_combout\))) # (!\BR|bancoReg~1168_combout\ & (\BR|bancoReg~1163_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1163_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1168_combout\,
	datad => \BR|bancoReg~1170_combout\,
	combout => \BR|bancoReg~1171_combout\);

\BR|bancoReg~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~388_q\);

\BR|bancoReg~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~356_q\);

\BR|bancoReg~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~324_q\);

\BR|bancoReg~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1172_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~356_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~356_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~324_q\,
	combout => \BR|bancoReg~1172_combout\);

\BR|bancoReg~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~420_q\);

\BR|bancoReg~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1173_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1172_combout\ & ((\BR|bancoReg~420_q\))) # (!\BR|bancoReg~1172_combout\ & (\BR|bancoReg~388_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~388_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1172_combout\,
	datad => \BR|bancoReg~420_q\,
	combout => \BR|bancoReg~1173_combout\);

\BR|bancoReg~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~228_q\);

\BR|bancoReg~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~260_q\);

\BR|bancoReg~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~196_q\);

\BR|bancoReg~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1174_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~260_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~260_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~196_q\,
	combout => \BR|bancoReg~1174_combout\);

\BR|bancoReg~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~292_q\);

\BR|bancoReg~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1175_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1174_combout\ & ((\BR|bancoReg~292_q\))) # (!\BR|bancoReg~1174_combout\ & (\BR|bancoReg~228_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~228_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1174_combout\,
	datad => \BR|bancoReg~292_q\,
	combout => \BR|bancoReg~1175_combout\);

\BR|bancoReg~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~132_q\);

\BR|bancoReg~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~100_q\);

\BR|bancoReg~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~68_q\);

\BR|bancoReg~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1176_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~100_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~100_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~68_q\,
	combout => \BR|bancoReg~1176_combout\);

\BR|bancoReg~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~164_q\);

\BR|bancoReg~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1177_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1176_combout\ & ((\BR|bancoReg~164_q\))) # (!\BR|bancoReg~1176_combout\ & (\BR|bancoReg~132_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~132_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1176_combout\,
	datad => \BR|bancoReg~164_q\,
	combout => \BR|bancoReg~1177_combout\);

\BR|bancoReg~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1178_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1175_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1177_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1175_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1177_combout\,
	combout => \BR|bancoReg~1178_combout\);

\BR|bancoReg~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~484_q\);

\BR|bancoReg~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~516_q\);

\BR|bancoReg~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~452_q\);

\BR|bancoReg~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1179_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~516_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~452_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~516_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~452_q\,
	combout => \BR|bancoReg~1179_combout\);

\BR|bancoReg~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~548_q\);

\BR|bancoReg~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1180_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1179_combout\ & ((\BR|bancoReg~548_q\))) # (!\BR|bancoReg~1179_combout\ & (\BR|bancoReg~484_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~484_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1179_combout\,
	datad => \BR|bancoReg~548_q\,
	combout => \BR|bancoReg~1180_combout\);

\BR|bancoReg~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1181_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1178_combout\ & ((\BR|bancoReg~1180_combout\))) # (!\BR|bancoReg~1178_combout\ & (\BR|bancoReg~1173_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1173_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1178_combout\,
	datad => \BR|bancoReg~1180_combout\,
	combout => \BR|bancoReg~1181_combout\);

\BR|saidaA[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[30]~2_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1171_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1181_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1171_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1181_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[30]~2_combout\);

\IDEX|data_s[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(104));

\EXMEM|data_s[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(71),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(34));

\RAM|ram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\BR|bancoReg~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~867_q\);

\BR|bancoReg~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~611_q\);

\BR|bancoReg~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1202_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~867_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~867_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~611_q\,
	combout => \BR|bancoReg~1202_combout\);

\BR|bancoReg~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~995_q\);

\BR|bancoReg~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1203_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1202_combout\ & ((\BR|bancoReg~995_q\))) # (!\BR|bancoReg~1202_combout\ & (\BR|bancoReg~739_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~739_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1202_combout\,
	datad => \BR|bancoReg~995_q\,
	combout => \BR|bancoReg~1203_combout\);

\BR|bancoReg~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~899_q\);

\BR|bancoReg~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~771_q\);

\BR|bancoReg~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~643_q\);

\BR|bancoReg~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1204_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~771_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~771_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~643_q\,
	combout => \BR|bancoReg~1204_combout\);

\BR|bancoReg~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1027_q\);

\BR|bancoReg~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1205_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1204_combout\ & ((\BR|bancoReg~1027_q\))) # (!\BR|bancoReg~1204_combout\ & (\BR|bancoReg~899_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~899_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1204_combout\,
	datad => \BR|bancoReg~1027_q\,
	combout => \BR|bancoReg~1205_combout\);

\BR|bancoReg~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~835_q\);

\BR|bancoReg~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~707_q\);

\BR|bancoReg~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~579_q\);

\BR|bancoReg~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1206_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~707_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~707_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~579_q\,
	combout => \BR|bancoReg~1206_combout\);

\BR|bancoReg~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~963_q\);

\BR|bancoReg~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1207_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1206_combout\ & ((\BR|bancoReg~963_q\))) # (!\BR|bancoReg~1206_combout\ & (\BR|bancoReg~835_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~835_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1206_combout\,
	datad => \BR|bancoReg~963_q\,
	combout => \BR|bancoReg~1207_combout\);

\BR|bancoReg~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1208_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1205_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1205_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1207_combout\,
	combout => \BR|bancoReg~1208_combout\);

\BR|bancoReg~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~803_q\);

\BR|bancoReg~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~931_q\);

\BR|bancoReg~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~675_q\);

\BR|bancoReg~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1209_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~931_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~931_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~675_q\,
	combout => \BR|bancoReg~1209_combout\);

\BR|bancoReg~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1059_q\);

\BR|bancoReg~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1210_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1209_combout\ & ((\BR|bancoReg~1059_q\))) # (!\BR|bancoReg~1209_combout\ & (\BR|bancoReg~803_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~803_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1209_combout\,
	datad => \BR|bancoReg~1059_q\,
	combout => \BR|bancoReg~1210_combout\);

\BR|bancoReg~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1211_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1208_combout\ & ((\BR|bancoReg~1210_combout\))) # (!\BR|bancoReg~1208_combout\ & (\BR|bancoReg~1203_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1203_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1208_combout\,
	datad => \BR|bancoReg~1210_combout\,
	combout => \BR|bancoReg~1211_combout\);

\BR|bancoReg~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~259_q\);

\BR|bancoReg~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~227_q\);

\BR|bancoReg~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~195_q\);

\BR|bancoReg~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1212_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~227_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~227_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~195_q\,
	combout => \BR|bancoReg~1212_combout\);

\BR|bancoReg~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~291_q\);

\BR|bancoReg~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1213_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1212_combout\ & ((\BR|bancoReg~291_q\))) # (!\BR|bancoReg~1212_combout\ & (\BR|bancoReg~259_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~259_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1212_combout\,
	datad => \BR|bancoReg~291_q\,
	combout => \BR|bancoReg~1213_combout\);

\BR|bancoReg~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~355_q\);

\BR|bancoReg~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~387_q\);

\BR|bancoReg~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~323_q\);

\BR|bancoReg~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1214_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~387_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~387_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~323_q\,
	combout => \BR|bancoReg~1214_combout\);

\BR|bancoReg~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~419_q\);

\BR|bancoReg~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1215_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1214_combout\ & ((\BR|bancoReg~419_q\))) # (!\BR|bancoReg~1214_combout\ & (\BR|bancoReg~355_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~355_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1214_combout\,
	datad => \BR|bancoReg~419_q\,
	combout => \BR|bancoReg~1215_combout\);

\BR|bancoReg~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~99_q\);

\BR|bancoReg~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~131_q\);

\BR|bancoReg~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~67_q\);

\BR|bancoReg~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1216_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~131_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~131_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~67_q\,
	combout => \BR|bancoReg~1216_combout\);

\BR|bancoReg~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~163_q\);

\BR|bancoReg~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1217_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1216_combout\ & ((\BR|bancoReg~163_q\))) # (!\BR|bancoReg~1216_combout\ & (\BR|bancoReg~99_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~99_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1216_combout\,
	datad => \BR|bancoReg~163_q\,
	combout => \BR|bancoReg~1217_combout\);

\BR|bancoReg~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1218_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1215_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1215_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1217_combout\,
	combout => \BR|bancoReg~1218_combout\);

\BR|bancoReg~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~515_q\);

\BR|bancoReg~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~483_q\);

\BR|bancoReg~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~451_q\);

\BR|bancoReg~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1219_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~483_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~483_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~451_q\,
	combout => \BR|bancoReg~1219_combout\);

\BR|bancoReg~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~547_q\);

\BR|bancoReg~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1220_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1219_combout\ & ((\BR|bancoReg~547_q\))) # (!\BR|bancoReg~1219_combout\ & (\BR|bancoReg~515_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~515_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1219_combout\,
	datad => \BR|bancoReg~547_q\,
	combout => \BR|bancoReg~1220_combout\);

\BR|bancoReg~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1221_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1218_combout\ & ((\BR|bancoReg~1220_combout\))) # (!\BR|bancoReg~1218_combout\ & (\BR|bancoReg~1213_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1213_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1218_combout\,
	datad => \BR|bancoReg~1220_combout\,
	combout => \BR|bancoReg~1221_combout\);

\BR|saidaA[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[29]~3_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1211_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1221_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1211_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1221_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[29]~3_combout\);

\IDEX|data_s[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(103));

\EXMEM|data_s[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(70),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(33));

\RAM|ram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\BR|bancoReg~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~898_q\);

\BR|bancoReg~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~642_q\);

\BR|bancoReg~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1242_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~898_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~642_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~898_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~642_q\,
	combout => \BR|bancoReg~1242_combout\);

\BR|bancoReg~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1026_q\);

\BR|bancoReg~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1243_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1242_combout\ & ((\BR|bancoReg~1026_q\))) # (!\BR|bancoReg~1242_combout\ & (\BR|bancoReg~770_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~770_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1242_combout\,
	datad => \BR|bancoReg~1026_q\,
	combout => \BR|bancoReg~1243_combout\);

\BR|bancoReg~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~866_q\);

\BR|bancoReg~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~738_q\);

\BR|bancoReg~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~610_q\);

\BR|bancoReg~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1244_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~738_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~738_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~610_q\,
	combout => \BR|bancoReg~1244_combout\);

\BR|bancoReg~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~994_q\);

\BR|bancoReg~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1245_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1244_combout\ & ((\BR|bancoReg~994_q\))) # (!\BR|bancoReg~1244_combout\ & (\BR|bancoReg~866_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~866_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1244_combout\,
	datad => \BR|bancoReg~994_q\,
	combout => \BR|bancoReg~1245_combout\);

\BR|bancoReg~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~706_q\);

\BR|bancoReg~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~834_q\);

\BR|bancoReg~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~578_q\);

\BR|bancoReg~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1246_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~834_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~578_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~834_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~578_q\,
	combout => \BR|bancoReg~1246_combout\);

\BR|bancoReg~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~962_q\);

\BR|bancoReg~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1247_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1246_combout\ & ((\BR|bancoReg~962_q\))) # (!\BR|bancoReg~1246_combout\ & (\BR|bancoReg~706_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~706_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1246_combout\,
	datad => \BR|bancoReg~962_q\,
	combout => \BR|bancoReg~1247_combout\);

\BR|bancoReg~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1248_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1245_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1247_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1245_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1247_combout\,
	combout => \BR|bancoReg~1248_combout\);

\BR|bancoReg~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~930_q\);

\BR|bancoReg~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~802_q\);

\BR|bancoReg~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~674_q\);

\BR|bancoReg~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1249_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~802_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~802_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~674_q\,
	combout => \BR|bancoReg~1249_combout\);

\BR|bancoReg~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1058_q\);

\BR|bancoReg~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1250_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1249_combout\ & ((\BR|bancoReg~1058_q\))) # (!\BR|bancoReg~1249_combout\ & (\BR|bancoReg~930_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~930_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1249_combout\,
	datad => \BR|bancoReg~1058_q\,
	combout => \BR|bancoReg~1250_combout\);

\BR|bancoReg~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1251_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1248_combout\ & ((\BR|bancoReg~1250_combout\))) # (!\BR|bancoReg~1248_combout\ & (\BR|bancoReg~1243_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1243_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1248_combout\,
	datad => \BR|bancoReg~1250_combout\,
	combout => \BR|bancoReg~1251_combout\);

\BR|bancoReg~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~386_q\);

\BR|bancoReg~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~354_q\);

\BR|bancoReg~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~322_q\);

\BR|bancoReg~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1252_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~354_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~354_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~322_q\,
	combout => \BR|bancoReg~1252_combout\);

\BR|bancoReg~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~418_q\);

\BR|bancoReg~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1253_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1252_combout\ & ((\BR|bancoReg~418_q\))) # (!\BR|bancoReg~1252_combout\ & (\BR|bancoReg~386_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~386_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1252_combout\,
	datad => \BR|bancoReg~418_q\,
	combout => \BR|bancoReg~1253_combout\);

\BR|bancoReg~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~226_q\);

\BR|bancoReg~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~258_q\);

\BR|bancoReg~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~194_q\);

\BR|bancoReg~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1254_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~258_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~258_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~194_q\,
	combout => \BR|bancoReg~1254_combout\);

\BR|bancoReg~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~290_q\);

\BR|bancoReg~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1255_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1254_combout\ & ((\BR|bancoReg~290_q\))) # (!\BR|bancoReg~1254_combout\ & (\BR|bancoReg~226_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~226_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1254_combout\,
	datad => \BR|bancoReg~290_q\,
	combout => \BR|bancoReg~1255_combout\);

\BR|bancoReg~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~130_q\);

\BR|bancoReg~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~98_q\);

\BR|bancoReg~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~66_q\);

\BR|bancoReg~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1256_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~98_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~98_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~66_q\,
	combout => \BR|bancoReg~1256_combout\);

\BR|bancoReg~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~162_q\);

\BR|bancoReg~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1257_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1256_combout\ & ((\BR|bancoReg~162_q\))) # (!\BR|bancoReg~1256_combout\ & (\BR|bancoReg~130_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~130_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1256_combout\,
	datad => \BR|bancoReg~162_q\,
	combout => \BR|bancoReg~1257_combout\);

\BR|bancoReg~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1258_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1255_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1255_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1257_combout\,
	combout => \BR|bancoReg~1258_combout\);

\BR|bancoReg~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~482_q\);

\BR|bancoReg~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~514_q\);

\BR|bancoReg~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~450_q\);

\BR|bancoReg~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1259_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~514_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~514_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~450_q\,
	combout => \BR|bancoReg~1259_combout\);

\BR|bancoReg~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~546_q\);

\BR|bancoReg~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1260_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1259_combout\ & ((\BR|bancoReg~546_q\))) # (!\BR|bancoReg~1259_combout\ & (\BR|bancoReg~482_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~482_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1259_combout\,
	datad => \BR|bancoReg~546_q\,
	combout => \BR|bancoReg~1260_combout\);

\BR|bancoReg~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1261_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1258_combout\ & ((\BR|bancoReg~1260_combout\))) # (!\BR|bancoReg~1258_combout\ & (\BR|bancoReg~1253_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1253_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1258_combout\,
	datad => \BR|bancoReg~1260_combout\,
	combout => \BR|bancoReg~1261_combout\);

\BR|saidaA[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[28]~4_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1251_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1261_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1251_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1261_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[28]~4_combout\);

\IDEX|data_s[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(102));

\EXMEM|data_s[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(69),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(32));

\RAM|ram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\BR|bancoReg~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~865_q\);

\BR|bancoReg~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~609_q\);

\BR|bancoReg~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1282_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~865_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~865_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~609_q\,
	combout => \BR|bancoReg~1282_combout\);

\BR|bancoReg~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~993_q\);

\BR|bancoReg~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1283_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1282_combout\ & ((\BR|bancoReg~993_q\))) # (!\BR|bancoReg~1282_combout\ & (\BR|bancoReg~737_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~737_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1282_combout\,
	datad => \BR|bancoReg~993_q\,
	combout => \BR|bancoReg~1283_combout\);

\BR|bancoReg~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~897_q\);

\BR|bancoReg~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~769_q\);

\BR|bancoReg~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~641_q\);

\BR|bancoReg~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1284_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~769_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~769_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~641_q\,
	combout => \BR|bancoReg~1284_combout\);

\BR|bancoReg~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1025_q\);

\BR|bancoReg~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1285_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1284_combout\ & ((\BR|bancoReg~1025_q\))) # (!\BR|bancoReg~1284_combout\ & (\BR|bancoReg~897_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~897_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1284_combout\,
	datad => \BR|bancoReg~1025_q\,
	combout => \BR|bancoReg~1285_combout\);

\BR|bancoReg~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~833_q\);

\BR|bancoReg~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~705_q\);

\BR|bancoReg~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~577_q\);

\BR|bancoReg~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1286_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~705_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~705_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~577_q\,
	combout => \BR|bancoReg~1286_combout\);

\BR|bancoReg~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~961_q\);

\BR|bancoReg~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1287_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1286_combout\ & ((\BR|bancoReg~961_q\))) # (!\BR|bancoReg~1286_combout\ & (\BR|bancoReg~833_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~833_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1286_combout\,
	datad => \BR|bancoReg~961_q\,
	combout => \BR|bancoReg~1287_combout\);

\BR|bancoReg~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1288_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1285_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1287_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1285_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1287_combout\,
	combout => \BR|bancoReg~1288_combout\);

\BR|bancoReg~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~801_q\);

\BR|bancoReg~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~929_q\);

\BR|bancoReg~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~673_q\);

\BR|bancoReg~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1289_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~929_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~929_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~673_q\,
	combout => \BR|bancoReg~1289_combout\);

\BR|bancoReg~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1057_q\);

\BR|bancoReg~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1290_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1289_combout\ & ((\BR|bancoReg~1057_q\))) # (!\BR|bancoReg~1289_combout\ & (\BR|bancoReg~801_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~801_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1289_combout\,
	datad => \BR|bancoReg~1057_q\,
	combout => \BR|bancoReg~1290_combout\);

\BR|bancoReg~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1291_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1288_combout\ & ((\BR|bancoReg~1290_combout\))) # (!\BR|bancoReg~1288_combout\ & (\BR|bancoReg~1283_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1283_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1288_combout\,
	datad => \BR|bancoReg~1290_combout\,
	combout => \BR|bancoReg~1291_combout\);

\BR|bancoReg~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~257_q\);

\BR|bancoReg~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~225_q\);

\BR|bancoReg~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~193_q\);

\BR|bancoReg~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1292_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~225_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~225_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~193_q\,
	combout => \BR|bancoReg~1292_combout\);

\BR|bancoReg~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~289_q\);

\BR|bancoReg~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1293_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1292_combout\ & ((\BR|bancoReg~289_q\))) # (!\BR|bancoReg~1292_combout\ & (\BR|bancoReg~257_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~257_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1292_combout\,
	datad => \BR|bancoReg~289_q\,
	combout => \BR|bancoReg~1293_combout\);

\BR|bancoReg~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~353_q\);

\BR|bancoReg~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~385_q\);

\BR|bancoReg~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~321_q\);

\BR|bancoReg~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1294_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~385_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~385_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~321_q\,
	combout => \BR|bancoReg~1294_combout\);

\BR|bancoReg~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~417_q\);

\BR|bancoReg~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1295_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1294_combout\ & ((\BR|bancoReg~417_q\))) # (!\BR|bancoReg~1294_combout\ & (\BR|bancoReg~353_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~353_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1294_combout\,
	datad => \BR|bancoReg~417_q\,
	combout => \BR|bancoReg~1295_combout\);

\BR|bancoReg~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~97_q\);

\BR|bancoReg~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~129_q\);

\BR|bancoReg~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~65_q\);

\BR|bancoReg~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1296_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~129_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~129_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~65_q\,
	combout => \BR|bancoReg~1296_combout\);

\BR|bancoReg~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~161_q\);

\BR|bancoReg~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1297_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1296_combout\ & ((\BR|bancoReg~161_q\))) # (!\BR|bancoReg~1296_combout\ & (\BR|bancoReg~97_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~97_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1296_combout\,
	datad => \BR|bancoReg~161_q\,
	combout => \BR|bancoReg~1297_combout\);

\BR|bancoReg~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1298_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1295_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1297_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1295_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1297_combout\,
	combout => \BR|bancoReg~1298_combout\);

\BR|bancoReg~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~513_q\);

\BR|bancoReg~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~481_q\);

\BR|bancoReg~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~449_q\);

\BR|bancoReg~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1299_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~481_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~481_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~449_q\,
	combout => \BR|bancoReg~1299_combout\);

\BR|bancoReg~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~545_q\);

\BR|bancoReg~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1300_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1299_combout\ & ((\BR|bancoReg~545_q\))) # (!\BR|bancoReg~1299_combout\ & (\BR|bancoReg~513_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~513_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1299_combout\,
	datad => \BR|bancoReg~545_q\,
	combout => \BR|bancoReg~1300_combout\);

\BR|bancoReg~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1301_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1298_combout\ & ((\BR|bancoReg~1300_combout\))) # (!\BR|bancoReg~1298_combout\ & (\BR|bancoReg~1293_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1293_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1298_combout\,
	datad => \BR|bancoReg~1300_combout\,
	combout => \BR|bancoReg~1301_combout\);

\BR|saidaA[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[27]~5_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1291_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1301_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1291_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1301_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[27]~5_combout\);

\IDEX|data_s[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(101));

\EXMEM|data_s[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(31));

\RAM|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\BR|bancoReg~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~896_q\);

\BR|bancoReg~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~640_q\);

\BR|bancoReg~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1322_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~896_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~640_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~896_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~640_q\,
	combout => \BR|bancoReg~1322_combout\);

\BR|bancoReg~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1024_q\);

\BR|bancoReg~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1323_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1322_combout\ & ((\BR|bancoReg~1024_q\))) # (!\BR|bancoReg~1322_combout\ & (\BR|bancoReg~768_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~768_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1322_combout\,
	datad => \BR|bancoReg~1024_q\,
	combout => \BR|bancoReg~1323_combout\);

\BR|bancoReg~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~864_q\);

\BR|bancoReg~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~736_q\);

\BR|bancoReg~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~608_q\);

\BR|bancoReg~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1324_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~736_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~736_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~608_q\,
	combout => \BR|bancoReg~1324_combout\);

\BR|bancoReg~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~992_q\);

\BR|bancoReg~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1325_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1324_combout\ & ((\BR|bancoReg~992_q\))) # (!\BR|bancoReg~1324_combout\ & (\BR|bancoReg~864_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~864_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1324_combout\,
	datad => \BR|bancoReg~992_q\,
	combout => \BR|bancoReg~1325_combout\);

\BR|bancoReg~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~704_q\);

\BR|bancoReg~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~832_q\);

\BR|bancoReg~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~576_q\);

\BR|bancoReg~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1326_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~832_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~832_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~576_q\,
	combout => \BR|bancoReg~1326_combout\);

\BR|bancoReg~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~960_q\);

\BR|bancoReg~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1327_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1326_combout\ & ((\BR|bancoReg~960_q\))) # (!\BR|bancoReg~1326_combout\ & (\BR|bancoReg~704_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~704_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1326_combout\,
	datad => \BR|bancoReg~960_q\,
	combout => \BR|bancoReg~1327_combout\);

\BR|bancoReg~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1328_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1325_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1325_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1327_combout\,
	combout => \BR|bancoReg~1328_combout\);

\BR|bancoReg~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~928_q\);

\BR|bancoReg~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~800_q\);

\BR|bancoReg~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~672_q\);

\BR|bancoReg~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1329_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~800_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~800_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~672_q\,
	combout => \BR|bancoReg~1329_combout\);

\BR|bancoReg~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1056_q\);

\BR|bancoReg~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1330_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1329_combout\ & ((\BR|bancoReg~1056_q\))) # (!\BR|bancoReg~1329_combout\ & (\BR|bancoReg~928_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~928_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1329_combout\,
	datad => \BR|bancoReg~1056_q\,
	combout => \BR|bancoReg~1330_combout\);

\BR|bancoReg~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1331_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1328_combout\ & ((\BR|bancoReg~1330_combout\))) # (!\BR|bancoReg~1328_combout\ & (\BR|bancoReg~1323_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1323_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1328_combout\,
	datad => \BR|bancoReg~1330_combout\,
	combout => \BR|bancoReg~1331_combout\);

\BR|bancoReg~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~384_q\);

\BR|bancoReg~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~352_q\);

\BR|bancoReg~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~320_q\);

\BR|bancoReg~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1332_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~352_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~352_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~320_q\,
	combout => \BR|bancoReg~1332_combout\);

\BR|bancoReg~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~416_q\);

\BR|bancoReg~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1333_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1332_combout\ & ((\BR|bancoReg~416_q\))) # (!\BR|bancoReg~1332_combout\ & (\BR|bancoReg~384_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~384_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1332_combout\,
	datad => \BR|bancoReg~416_q\,
	combout => \BR|bancoReg~1333_combout\);

\BR|bancoReg~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~224_q\);

\BR|bancoReg~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~256_q\);

\BR|bancoReg~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~192_q\);

\BR|bancoReg~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1334_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~256_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~256_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~192_q\,
	combout => \BR|bancoReg~1334_combout\);

\BR|bancoReg~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~288_q\);

\BR|bancoReg~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1335_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1334_combout\ & ((\BR|bancoReg~288_q\))) # (!\BR|bancoReg~1334_combout\ & (\BR|bancoReg~224_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~224_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1334_combout\,
	datad => \BR|bancoReg~288_q\,
	combout => \BR|bancoReg~1335_combout\);

\BR|bancoReg~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~128_q\);

\BR|bancoReg~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~96_q\);

\BR|bancoReg~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~64_q\);

\BR|bancoReg~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1336_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~96_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~96_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~64_q\,
	combout => \BR|bancoReg~1336_combout\);

\BR|bancoReg~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~160_q\);

\BR|bancoReg~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1337_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1336_combout\ & ((\BR|bancoReg~160_q\))) # (!\BR|bancoReg~1336_combout\ & (\BR|bancoReg~128_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~128_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1336_combout\,
	datad => \BR|bancoReg~160_q\,
	combout => \BR|bancoReg~1337_combout\);

\BR|bancoReg~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1338_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1335_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1335_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1337_combout\,
	combout => \BR|bancoReg~1338_combout\);

\BR|bancoReg~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~480_q\);

\BR|bancoReg~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~512_q\);

\BR|bancoReg~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~448_q\);

\BR|bancoReg~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1339_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~512_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~448_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~512_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~448_q\,
	combout => \BR|bancoReg~1339_combout\);

\BR|bancoReg~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~544_q\);

\BR|bancoReg~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1340_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1339_combout\ & ((\BR|bancoReg~544_q\))) # (!\BR|bancoReg~1339_combout\ & (\BR|bancoReg~480_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~480_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1339_combout\,
	datad => \BR|bancoReg~544_q\,
	combout => \BR|bancoReg~1340_combout\);

\BR|bancoReg~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1341_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1338_combout\ & ((\BR|bancoReg~1340_combout\))) # (!\BR|bancoReg~1338_combout\ & (\BR|bancoReg~1333_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1333_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1338_combout\,
	datad => \BR|bancoReg~1340_combout\,
	combout => \BR|bancoReg~1341_combout\);

\BR|saidaA[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[26]~6_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1331_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1341_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1331_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1341_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[26]~6_combout\);

\IDEX|data_s[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[26]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(100));

\EXMEM|data_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(30));

\RAM|ram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\BR|bancoReg~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~863_q\);

\BR|bancoReg~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~607_q\);

\BR|bancoReg~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1362_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~863_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~863_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~607_q\,
	combout => \BR|bancoReg~1362_combout\);

\BR|bancoReg~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~991_q\);

\BR|bancoReg~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1363_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1362_combout\ & ((\BR|bancoReg~991_q\))) # (!\BR|bancoReg~1362_combout\ & (\BR|bancoReg~735_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~735_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1362_combout\,
	datad => \BR|bancoReg~991_q\,
	combout => \BR|bancoReg~1363_combout\);

\BR|bancoReg~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~895_q\);

\BR|bancoReg~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~767_q\);

\BR|bancoReg~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~639_q\);

\BR|bancoReg~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1364_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~767_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~767_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~639_q\,
	combout => \BR|bancoReg~1364_combout\);

\BR|bancoReg~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1023_q\);

\BR|bancoReg~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1365_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1364_combout\ & ((\BR|bancoReg~1023_q\))) # (!\BR|bancoReg~1364_combout\ & (\BR|bancoReg~895_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~895_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1364_combout\,
	datad => \BR|bancoReg~1023_q\,
	combout => \BR|bancoReg~1365_combout\);

\BR|bancoReg~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~831_q\);

\BR|bancoReg~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~703_q\);

\BR|bancoReg~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~575_q\);

\BR|bancoReg~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1366_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~703_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~703_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~575_q\,
	combout => \BR|bancoReg~1366_combout\);

\BR|bancoReg~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~959_q\);

\BR|bancoReg~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1367_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1366_combout\ & ((\BR|bancoReg~959_q\))) # (!\BR|bancoReg~1366_combout\ & (\BR|bancoReg~831_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~831_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1366_combout\,
	datad => \BR|bancoReg~959_q\,
	combout => \BR|bancoReg~1367_combout\);

\BR|bancoReg~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1368_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1365_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1365_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1367_combout\,
	combout => \BR|bancoReg~1368_combout\);

\BR|bancoReg~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~799_q\);

\BR|bancoReg~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~927_q\);

\BR|bancoReg~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~671_q\);

\BR|bancoReg~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1369_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~927_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~927_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~671_q\,
	combout => \BR|bancoReg~1369_combout\);

\BR|bancoReg~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1055_q\);

\BR|bancoReg~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1370_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1369_combout\ & ((\BR|bancoReg~1055_q\))) # (!\BR|bancoReg~1369_combout\ & (\BR|bancoReg~799_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~799_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1369_combout\,
	datad => \BR|bancoReg~1055_q\,
	combout => \BR|bancoReg~1370_combout\);

\BR|bancoReg~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1371_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1368_combout\ & ((\BR|bancoReg~1370_combout\))) # (!\BR|bancoReg~1368_combout\ & (\BR|bancoReg~1363_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1363_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1368_combout\,
	datad => \BR|bancoReg~1370_combout\,
	combout => \BR|bancoReg~1371_combout\);

\BR|bancoReg~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~255_q\);

\BR|bancoReg~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~223_q\);

\BR|bancoReg~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~191_q\);

\BR|bancoReg~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1372_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~223_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~223_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~191_q\,
	combout => \BR|bancoReg~1372_combout\);

\BR|bancoReg~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~287_q\);

\BR|bancoReg~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1373_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1372_combout\ & ((\BR|bancoReg~287_q\))) # (!\BR|bancoReg~1372_combout\ & (\BR|bancoReg~255_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~255_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1372_combout\,
	datad => \BR|bancoReg~287_q\,
	combout => \BR|bancoReg~1373_combout\);

\BR|bancoReg~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~351_q\);

\BR|bancoReg~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~383_q\);

\BR|bancoReg~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~319_q\);

\BR|bancoReg~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1374_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~383_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~383_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~319_q\,
	combout => \BR|bancoReg~1374_combout\);

\BR|bancoReg~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~415_q\);

\BR|bancoReg~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1375_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1374_combout\ & ((\BR|bancoReg~415_q\))) # (!\BR|bancoReg~1374_combout\ & (\BR|bancoReg~351_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~351_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1374_combout\,
	datad => \BR|bancoReg~415_q\,
	combout => \BR|bancoReg~1375_combout\);

\BR|bancoReg~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~95_q\);

\BR|bancoReg~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~127_q\);

\BR|bancoReg~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~63_q\);

\BR|bancoReg~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1376_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~127_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~127_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~63_q\,
	combout => \BR|bancoReg~1376_combout\);

\BR|bancoReg~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~159_q\);

\BR|bancoReg~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1377_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1376_combout\ & ((\BR|bancoReg~159_q\))) # (!\BR|bancoReg~1376_combout\ & (\BR|bancoReg~95_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~95_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1376_combout\,
	datad => \BR|bancoReg~159_q\,
	combout => \BR|bancoReg~1377_combout\);

\BR|bancoReg~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1378_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1375_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1377_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1375_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1377_combout\,
	combout => \BR|bancoReg~1378_combout\);

\BR|bancoReg~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~511_q\);

\BR|bancoReg~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~479_q\);

\BR|bancoReg~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~447_q\);

\BR|bancoReg~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1379_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~479_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~479_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~447_q\,
	combout => \BR|bancoReg~1379_combout\);

\BR|bancoReg~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~543_q\);

\BR|bancoReg~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1380_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1379_combout\ & ((\BR|bancoReg~543_q\))) # (!\BR|bancoReg~1379_combout\ & (\BR|bancoReg~511_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~511_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1379_combout\,
	datad => \BR|bancoReg~543_q\,
	combout => \BR|bancoReg~1380_combout\);

\BR|bancoReg~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1381_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1378_combout\ & ((\BR|bancoReg~1380_combout\))) # (!\BR|bancoReg~1378_combout\ & (\BR|bancoReg~1373_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1373_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1378_combout\,
	datad => \BR|bancoReg~1380_combout\,
	combout => \BR|bancoReg~1381_combout\);

\BR|saidaA[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[25]~7_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1371_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1381_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1371_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1381_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[25]~7_combout\);

\IDEX|data_s[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(99));

\EXMEM|data_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(29));

\RAM|ram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\BR|bancoReg~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~894_q\);

\BR|bancoReg~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~638_q\);

\BR|bancoReg~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1402_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~894_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~638_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~894_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~638_q\,
	combout => \BR|bancoReg~1402_combout\);

\BR|bancoReg~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1022_q\);

\BR|bancoReg~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1403_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1402_combout\ & ((\BR|bancoReg~1022_q\))) # (!\BR|bancoReg~1402_combout\ & (\BR|bancoReg~766_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~766_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1402_combout\,
	datad => \BR|bancoReg~1022_q\,
	combout => \BR|bancoReg~1403_combout\);

\BR|bancoReg~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~862_q\);

\BR|bancoReg~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~734_q\);

\BR|bancoReg~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~606_q\);

\BR|bancoReg~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1404_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~734_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~734_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~606_q\,
	combout => \BR|bancoReg~1404_combout\);

\BR|bancoReg~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~990_q\);

\BR|bancoReg~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1405_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1404_combout\ & ((\BR|bancoReg~990_q\))) # (!\BR|bancoReg~1404_combout\ & (\BR|bancoReg~862_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~862_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1404_combout\,
	datad => \BR|bancoReg~990_q\,
	combout => \BR|bancoReg~1405_combout\);

\BR|bancoReg~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~702_q\);

\BR|bancoReg~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~830_q\);

\BR|bancoReg~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~574_q\);

\BR|bancoReg~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1406_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~830_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~830_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~574_q\,
	combout => \BR|bancoReg~1406_combout\);

\BR|bancoReg~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~958_q\);

\BR|bancoReg~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1407_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1406_combout\ & ((\BR|bancoReg~958_q\))) # (!\BR|bancoReg~1406_combout\ & (\BR|bancoReg~702_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~702_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1406_combout\,
	datad => \BR|bancoReg~958_q\,
	combout => \BR|bancoReg~1407_combout\);

\BR|bancoReg~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1408_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1405_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1407_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1405_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1407_combout\,
	combout => \BR|bancoReg~1408_combout\);

\BR|bancoReg~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~926_q\);

\BR|bancoReg~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~798_q\);

\BR|bancoReg~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~670_q\);

\BR|bancoReg~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1409_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~798_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~798_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~670_q\,
	combout => \BR|bancoReg~1409_combout\);

\BR|bancoReg~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1054_q\);

\BR|bancoReg~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1410_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1409_combout\ & ((\BR|bancoReg~1054_q\))) # (!\BR|bancoReg~1409_combout\ & (\BR|bancoReg~926_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~926_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1409_combout\,
	datad => \BR|bancoReg~1054_q\,
	combout => \BR|bancoReg~1410_combout\);

\BR|bancoReg~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1411_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1408_combout\ & ((\BR|bancoReg~1410_combout\))) # (!\BR|bancoReg~1408_combout\ & (\BR|bancoReg~1403_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1403_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1408_combout\,
	datad => \BR|bancoReg~1410_combout\,
	combout => \BR|bancoReg~1411_combout\);

\BR|bancoReg~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~382_q\);

\BR|bancoReg~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~350_q\);

\BR|bancoReg~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~318_q\);

\BR|bancoReg~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1412_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~350_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~350_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~318_q\,
	combout => \BR|bancoReg~1412_combout\);

\BR|bancoReg~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~414_q\);

\BR|bancoReg~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1413_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1412_combout\ & ((\BR|bancoReg~414_q\))) # (!\BR|bancoReg~1412_combout\ & (\BR|bancoReg~382_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~382_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1412_combout\,
	datad => \BR|bancoReg~414_q\,
	combout => \BR|bancoReg~1413_combout\);

\BR|bancoReg~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~222_q\);

\BR|bancoReg~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~254_q\);

\BR|bancoReg~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~190_q\);

\BR|bancoReg~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1414_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~254_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~254_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~190_q\,
	combout => \BR|bancoReg~1414_combout\);

\BR|bancoReg~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~286_q\);

\BR|bancoReg~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1415_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1414_combout\ & ((\BR|bancoReg~286_q\))) # (!\BR|bancoReg~1414_combout\ & (\BR|bancoReg~222_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~222_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1414_combout\,
	datad => \BR|bancoReg~286_q\,
	combout => \BR|bancoReg~1415_combout\);

\BR|bancoReg~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~126_q\);

\BR|bancoReg~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~94_q\);

\BR|bancoReg~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~62_q\);

\BR|bancoReg~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1416_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~94_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~94_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~62_q\,
	combout => \BR|bancoReg~1416_combout\);

\BR|bancoReg~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~158_q\);

\BR|bancoReg~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1417_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1416_combout\ & ((\BR|bancoReg~158_q\))) # (!\BR|bancoReg~1416_combout\ & (\BR|bancoReg~126_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~126_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1416_combout\,
	datad => \BR|bancoReg~158_q\,
	combout => \BR|bancoReg~1417_combout\);

\BR|bancoReg~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1418_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1415_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1417_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1415_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1417_combout\,
	combout => \BR|bancoReg~1418_combout\);

\BR|bancoReg~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~478_q\);

\BR|bancoReg~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~510_q\);

\BR|bancoReg~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~446_q\);

\BR|bancoReg~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1419_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~510_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~510_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~446_q\,
	combout => \BR|bancoReg~1419_combout\);

\BR|bancoReg~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~542_q\);

\BR|bancoReg~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1420_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1419_combout\ & ((\BR|bancoReg~542_q\))) # (!\BR|bancoReg~1419_combout\ & (\BR|bancoReg~478_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~478_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1419_combout\,
	datad => \BR|bancoReg~542_q\,
	combout => \BR|bancoReg~1420_combout\);

\BR|bancoReg~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1421_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1418_combout\ & ((\BR|bancoReg~1420_combout\))) # (!\BR|bancoReg~1418_combout\ & (\BR|bancoReg~1413_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1413_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1418_combout\,
	datad => \BR|bancoReg~1420_combout\,
	combout => \BR|bancoReg~1421_combout\);

\BR|saidaA[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[24]~8_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1411_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1421_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1411_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1421_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[24]~8_combout\);

\IDEX|data_s[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(98));

\EXMEM|data_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(28));

\RAM|ram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\BR|bancoReg~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~861_q\);

\BR|bancoReg~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~605_q\);

\BR|bancoReg~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1442_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~861_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~861_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~605_q\,
	combout => \BR|bancoReg~1442_combout\);

\BR|bancoReg~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~989_q\);

\BR|bancoReg~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1443_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1442_combout\ & ((\BR|bancoReg~989_q\))) # (!\BR|bancoReg~1442_combout\ & (\BR|bancoReg~733_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~733_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1442_combout\,
	datad => \BR|bancoReg~989_q\,
	combout => \BR|bancoReg~1443_combout\);

\BR|bancoReg~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~893_q\);

\BR|bancoReg~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~765_q\);

\BR|bancoReg~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~637_q\);

\BR|bancoReg~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1444_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~765_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~765_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~637_q\,
	combout => \BR|bancoReg~1444_combout\);

\BR|bancoReg~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1021_q\);

\BR|bancoReg~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1445_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1444_combout\ & ((\BR|bancoReg~1021_q\))) # (!\BR|bancoReg~1444_combout\ & (\BR|bancoReg~893_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~893_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1444_combout\,
	datad => \BR|bancoReg~1021_q\,
	combout => \BR|bancoReg~1445_combout\);

\BR|bancoReg~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~829_q\);

\BR|bancoReg~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~701_q\);

\BR|bancoReg~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~573_q\);

\BR|bancoReg~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1446_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~701_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~701_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~573_q\,
	combout => \BR|bancoReg~1446_combout\);

\BR|bancoReg~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~957_q\);

\BR|bancoReg~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1447_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1446_combout\ & ((\BR|bancoReg~957_q\))) # (!\BR|bancoReg~1446_combout\ & (\BR|bancoReg~829_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~829_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1446_combout\,
	datad => \BR|bancoReg~957_q\,
	combout => \BR|bancoReg~1447_combout\);

\BR|bancoReg~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1448_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1445_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1445_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1447_combout\,
	combout => \BR|bancoReg~1448_combout\);

\BR|bancoReg~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~797_q\);

\BR|bancoReg~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~925_q\);

\BR|bancoReg~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~669_q\);

\BR|bancoReg~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1449_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~925_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~925_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~669_q\,
	combout => \BR|bancoReg~1449_combout\);

\BR|bancoReg~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1053_q\);

\BR|bancoReg~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1450_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1449_combout\ & ((\BR|bancoReg~1053_q\))) # (!\BR|bancoReg~1449_combout\ & (\BR|bancoReg~797_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~797_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1449_combout\,
	datad => \BR|bancoReg~1053_q\,
	combout => \BR|bancoReg~1450_combout\);

\BR|bancoReg~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1451_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1448_combout\ & ((\BR|bancoReg~1450_combout\))) # (!\BR|bancoReg~1448_combout\ & (\BR|bancoReg~1443_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1443_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1448_combout\,
	datad => \BR|bancoReg~1450_combout\,
	combout => \BR|bancoReg~1451_combout\);

\BR|bancoReg~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~253_q\);

\BR|bancoReg~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~221_q\);

\BR|bancoReg~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~189_q\);

\BR|bancoReg~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1452_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~221_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~221_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~189_q\,
	combout => \BR|bancoReg~1452_combout\);

\BR|bancoReg~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~285_q\);

\BR|bancoReg~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1453_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1452_combout\ & ((\BR|bancoReg~285_q\))) # (!\BR|bancoReg~1452_combout\ & (\BR|bancoReg~253_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~253_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1452_combout\,
	datad => \BR|bancoReg~285_q\,
	combout => \BR|bancoReg~1453_combout\);

\BR|bancoReg~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~349_q\);

\BR|bancoReg~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~381_q\);

\BR|bancoReg~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~317_q\);

\BR|bancoReg~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1454_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~381_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~381_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~317_q\,
	combout => \BR|bancoReg~1454_combout\);

\BR|bancoReg~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~413_q\);

\BR|bancoReg~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1455_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1454_combout\ & ((\BR|bancoReg~413_q\))) # (!\BR|bancoReg~1454_combout\ & (\BR|bancoReg~349_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~349_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1454_combout\,
	datad => \BR|bancoReg~413_q\,
	combout => \BR|bancoReg~1455_combout\);

\BR|bancoReg~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~93_q\);

\BR|bancoReg~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~125_q\);

\BR|bancoReg~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~61_q\);

\BR|bancoReg~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1456_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~125_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~125_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~61_q\,
	combout => \BR|bancoReg~1456_combout\);

\BR|bancoReg~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~157_q\);

\BR|bancoReg~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1457_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1456_combout\ & ((\BR|bancoReg~157_q\))) # (!\BR|bancoReg~1456_combout\ & (\BR|bancoReg~93_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~93_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1456_combout\,
	datad => \BR|bancoReg~157_q\,
	combout => \BR|bancoReg~1457_combout\);

\BR|bancoReg~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1458_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1455_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1457_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1455_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1457_combout\,
	combout => \BR|bancoReg~1458_combout\);

\BR|bancoReg~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~509_q\);

\BR|bancoReg~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~477_q\);

\BR|bancoReg~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~445_q\);

\BR|bancoReg~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1459_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~477_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~477_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~445_q\,
	combout => \BR|bancoReg~1459_combout\);

\BR|bancoReg~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~541_q\);

\BR|bancoReg~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1460_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1459_combout\ & ((\BR|bancoReg~541_q\))) # (!\BR|bancoReg~1459_combout\ & (\BR|bancoReg~509_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~509_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1459_combout\,
	datad => \BR|bancoReg~541_q\,
	combout => \BR|bancoReg~1460_combout\);

\BR|bancoReg~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1461_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1458_combout\ & ((\BR|bancoReg~1460_combout\))) # (!\BR|bancoReg~1458_combout\ & (\BR|bancoReg~1453_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1453_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1458_combout\,
	datad => \BR|bancoReg~1460_combout\,
	combout => \BR|bancoReg~1461_combout\);

\BR|saidaA[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[23]~9_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1451_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1461_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1451_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1461_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[23]~9_combout\);

\IDEX|data_s[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[23]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(97));

\EXMEM|data_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(27));

\RAM|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\BR|bancoReg~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~892_q\);

\BR|bancoReg~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~636_q\);

\BR|bancoReg~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1482_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~892_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~636_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~892_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~636_q\,
	combout => \BR|bancoReg~1482_combout\);

\BR|bancoReg~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1020_q\);

\BR|bancoReg~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1483_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1482_combout\ & ((\BR|bancoReg~1020_q\))) # (!\BR|bancoReg~1482_combout\ & (\BR|bancoReg~764_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~764_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1482_combout\,
	datad => \BR|bancoReg~1020_q\,
	combout => \BR|bancoReg~1483_combout\);

\BR|bancoReg~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~860_q\);

\BR|bancoReg~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~732_q\);

\BR|bancoReg~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~604_q\);

\BR|bancoReg~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1484_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~732_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~732_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~604_q\,
	combout => \BR|bancoReg~1484_combout\);

\BR|bancoReg~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~988_q\);

\BR|bancoReg~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1485_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1484_combout\ & ((\BR|bancoReg~988_q\))) # (!\BR|bancoReg~1484_combout\ & (\BR|bancoReg~860_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~860_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1484_combout\,
	datad => \BR|bancoReg~988_q\,
	combout => \BR|bancoReg~1485_combout\);

\BR|bancoReg~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~700_q\);

\BR|bancoReg~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~828_q\);

\BR|bancoReg~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~572_q\);

\BR|bancoReg~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1486_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~828_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~572_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~828_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~572_q\,
	combout => \BR|bancoReg~1486_combout\);

\BR|bancoReg~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~956_q\);

\BR|bancoReg~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1487_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1486_combout\ & ((\BR|bancoReg~956_q\))) # (!\BR|bancoReg~1486_combout\ & (\BR|bancoReg~700_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~700_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1486_combout\,
	datad => \BR|bancoReg~956_q\,
	combout => \BR|bancoReg~1487_combout\);

\BR|bancoReg~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1488_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1485_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1487_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1485_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1487_combout\,
	combout => \BR|bancoReg~1488_combout\);

\BR|bancoReg~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~924_q\);

\BR|bancoReg~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~796_q\);

\BR|bancoReg~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~668_q\);

\BR|bancoReg~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1489_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~796_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~668_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~796_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~668_q\,
	combout => \BR|bancoReg~1489_combout\);

\BR|bancoReg~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1052_q\);

\BR|bancoReg~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1490_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1489_combout\ & ((\BR|bancoReg~1052_q\))) # (!\BR|bancoReg~1489_combout\ & (\BR|bancoReg~924_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~924_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1489_combout\,
	datad => \BR|bancoReg~1052_q\,
	combout => \BR|bancoReg~1490_combout\);

\BR|bancoReg~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1491_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1488_combout\ & ((\BR|bancoReg~1490_combout\))) # (!\BR|bancoReg~1488_combout\ & (\BR|bancoReg~1483_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1483_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1488_combout\,
	datad => \BR|bancoReg~1490_combout\,
	combout => \BR|bancoReg~1491_combout\);

\BR|bancoReg~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~380_q\);

\BR|bancoReg~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~348_q\);

\BR|bancoReg~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~316_q\);

\BR|bancoReg~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1492_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~348_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~348_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~316_q\,
	combout => \BR|bancoReg~1492_combout\);

\BR|bancoReg~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~412_q\);

\BR|bancoReg~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1493_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1492_combout\ & ((\BR|bancoReg~412_q\))) # (!\BR|bancoReg~1492_combout\ & (\BR|bancoReg~380_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~380_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1492_combout\,
	datad => \BR|bancoReg~412_q\,
	combout => \BR|bancoReg~1493_combout\);

\BR|bancoReg~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~220_q\);

\BR|bancoReg~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~252_q\);

\BR|bancoReg~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~188_q\);

\BR|bancoReg~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1494_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~252_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~188_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~252_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~188_q\,
	combout => \BR|bancoReg~1494_combout\);

\BR|bancoReg~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~284_q\);

\BR|bancoReg~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1495_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1494_combout\ & ((\BR|bancoReg~284_q\))) # (!\BR|bancoReg~1494_combout\ & (\BR|bancoReg~220_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~220_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1494_combout\,
	datad => \BR|bancoReg~284_q\,
	combout => \BR|bancoReg~1495_combout\);

\BR|bancoReg~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~124_q\);

\BR|bancoReg~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~92_q\);

\BR|bancoReg~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~60_q\);

\BR|bancoReg~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1496_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~92_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~92_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~60_q\,
	combout => \BR|bancoReg~1496_combout\);

\BR|bancoReg~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~156_q\);

\BR|bancoReg~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1497_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1496_combout\ & ((\BR|bancoReg~156_q\))) # (!\BR|bancoReg~1496_combout\ & (\BR|bancoReg~124_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~124_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1496_combout\,
	datad => \BR|bancoReg~156_q\,
	combout => \BR|bancoReg~1497_combout\);

\BR|bancoReg~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1498_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1495_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1495_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1497_combout\,
	combout => \BR|bancoReg~1498_combout\);

\BR|bancoReg~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~476_q\);

\BR|bancoReg~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~508_q\);

\BR|bancoReg~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~444_q\);

\BR|bancoReg~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1499_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~508_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~508_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~444_q\,
	combout => \BR|bancoReg~1499_combout\);

\BR|bancoReg~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~540_q\);

\BR|bancoReg~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1500_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1499_combout\ & ((\BR|bancoReg~540_q\))) # (!\BR|bancoReg~1499_combout\ & (\BR|bancoReg~476_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~476_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1499_combout\,
	datad => \BR|bancoReg~540_q\,
	combout => \BR|bancoReg~1500_combout\);

\BR|bancoReg~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1501_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1498_combout\ & ((\BR|bancoReg~1500_combout\))) # (!\BR|bancoReg~1498_combout\ & (\BR|bancoReg~1493_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1493_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1498_combout\,
	datad => \BR|bancoReg~1500_combout\,
	combout => \BR|bancoReg~1501_combout\);

\BR|saidaA[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[22]~10_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1491_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1501_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1491_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1501_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[22]~10_combout\);

\IDEX|data_s[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(96));

\EXMEM|data_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(26));

\RAM|ram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\BR|bancoReg~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~859_q\);

\BR|bancoReg~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~603_q\);

\BR|bancoReg~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1522_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~859_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~859_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~603_q\,
	combout => \BR|bancoReg~1522_combout\);

\BR|bancoReg~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~987_q\);

\BR|bancoReg~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1523_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1522_combout\ & ((\BR|bancoReg~987_q\))) # (!\BR|bancoReg~1522_combout\ & (\BR|bancoReg~731_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~731_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1522_combout\,
	datad => \BR|bancoReg~987_q\,
	combout => \BR|bancoReg~1523_combout\);

\BR|bancoReg~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~891_q\);

\BR|bancoReg~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~763_q\);

\BR|bancoReg~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~635_q\);

\BR|bancoReg~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1524_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~763_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~763_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~635_q\,
	combout => \BR|bancoReg~1524_combout\);

\BR|bancoReg~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1019_q\);

\BR|bancoReg~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1525_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1524_combout\ & ((\BR|bancoReg~1019_q\))) # (!\BR|bancoReg~1524_combout\ & (\BR|bancoReg~891_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~891_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1524_combout\,
	datad => \BR|bancoReg~1019_q\,
	combout => \BR|bancoReg~1525_combout\);

\BR|bancoReg~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~827_q\);

\BR|bancoReg~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~699_q\);

\BR|bancoReg~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~571_q\);

\BR|bancoReg~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1526_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~699_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~699_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~571_q\,
	combout => \BR|bancoReg~1526_combout\);

\BR|bancoReg~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~955_q\);

\BR|bancoReg~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1527_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1526_combout\ & ((\BR|bancoReg~955_q\))) # (!\BR|bancoReg~1526_combout\ & (\BR|bancoReg~827_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~827_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1526_combout\,
	datad => \BR|bancoReg~955_q\,
	combout => \BR|bancoReg~1527_combout\);

\BR|bancoReg~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1528_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1525_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1525_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1527_combout\,
	combout => \BR|bancoReg~1528_combout\);

\BR|bancoReg~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~795_q\);

\BR|bancoReg~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~923_q\);

\BR|bancoReg~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~667_q\);

\BR|bancoReg~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1529_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~923_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~667_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~923_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~667_q\,
	combout => \BR|bancoReg~1529_combout\);

\BR|bancoReg~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1051_q\);

\BR|bancoReg~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1530_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1529_combout\ & ((\BR|bancoReg~1051_q\))) # (!\BR|bancoReg~1529_combout\ & (\BR|bancoReg~795_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~795_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1529_combout\,
	datad => \BR|bancoReg~1051_q\,
	combout => \BR|bancoReg~1530_combout\);

\BR|bancoReg~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1531_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1528_combout\ & ((\BR|bancoReg~1530_combout\))) # (!\BR|bancoReg~1528_combout\ & (\BR|bancoReg~1523_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1523_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1528_combout\,
	datad => \BR|bancoReg~1530_combout\,
	combout => \BR|bancoReg~1531_combout\);

\BR|bancoReg~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~251_q\);

\BR|bancoReg~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~219_q\);

\BR|bancoReg~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~187_q\);

\BR|bancoReg~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1532_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~219_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~219_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~187_q\,
	combout => \BR|bancoReg~1532_combout\);

\BR|bancoReg~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~283_q\);

\BR|bancoReg~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1533_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1532_combout\ & ((\BR|bancoReg~283_q\))) # (!\BR|bancoReg~1532_combout\ & (\BR|bancoReg~251_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~251_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1532_combout\,
	datad => \BR|bancoReg~283_q\,
	combout => \BR|bancoReg~1533_combout\);

\BR|bancoReg~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~347_q\);

\BR|bancoReg~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~379_q\);

\BR|bancoReg~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~315_q\);

\BR|bancoReg~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1534_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~379_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~379_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~315_q\,
	combout => \BR|bancoReg~1534_combout\);

\BR|bancoReg~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~411_q\);

\BR|bancoReg~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1535_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1534_combout\ & ((\BR|bancoReg~411_q\))) # (!\BR|bancoReg~1534_combout\ & (\BR|bancoReg~347_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~347_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1534_combout\,
	datad => \BR|bancoReg~411_q\,
	combout => \BR|bancoReg~1535_combout\);

\BR|bancoReg~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~91_q\);

\BR|bancoReg~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~123_q\);

\BR|bancoReg~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~59_q\);

\BR|bancoReg~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1536_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~123_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~123_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~59_q\,
	combout => \BR|bancoReg~1536_combout\);

\BR|bancoReg~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~155_q\);

\BR|bancoReg~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1537_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1536_combout\ & ((\BR|bancoReg~155_q\))) # (!\BR|bancoReg~1536_combout\ & (\BR|bancoReg~91_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~91_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1536_combout\,
	datad => \BR|bancoReg~155_q\,
	combout => \BR|bancoReg~1537_combout\);

\BR|bancoReg~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1538_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1535_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1535_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1537_combout\,
	combout => \BR|bancoReg~1538_combout\);

\BR|bancoReg~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~507_q\);

\BR|bancoReg~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~475_q\);

\BR|bancoReg~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~443_q\);

\BR|bancoReg~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1539_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~475_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~475_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~443_q\,
	combout => \BR|bancoReg~1539_combout\);

\BR|bancoReg~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~539_q\);

\BR|bancoReg~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1540_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1539_combout\ & ((\BR|bancoReg~539_q\))) # (!\BR|bancoReg~1539_combout\ & (\BR|bancoReg~507_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~507_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1539_combout\,
	datad => \BR|bancoReg~539_q\,
	combout => \BR|bancoReg~1540_combout\);

\BR|bancoReg~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1541_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1538_combout\ & ((\BR|bancoReg~1540_combout\))) # (!\BR|bancoReg~1538_combout\ & (\BR|bancoReg~1533_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1533_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1538_combout\,
	datad => \BR|bancoReg~1540_combout\,
	combout => \BR|bancoReg~1541_combout\);

\BR|saidaA[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[21]~11_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1531_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1541_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1531_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1541_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[21]~11_combout\);

\IDEX|data_s[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(95));

\EXMEM|data_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(25));

\RAM|ram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\BR|bancoReg~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~890_q\);

\BR|bancoReg~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~634_q\);

\BR|bancoReg~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1562_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~890_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~634_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~890_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~634_q\,
	combout => \BR|bancoReg~1562_combout\);

\BR|bancoReg~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1018_q\);

\BR|bancoReg~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1563_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1562_combout\ & ((\BR|bancoReg~1018_q\))) # (!\BR|bancoReg~1562_combout\ & (\BR|bancoReg~762_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~762_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1562_combout\,
	datad => \BR|bancoReg~1018_q\,
	combout => \BR|bancoReg~1563_combout\);

\BR|bancoReg~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~858_q\);

\BR|bancoReg~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~730_q\);

\BR|bancoReg~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~602_q\);

\BR|bancoReg~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1564_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~730_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~730_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~602_q\,
	combout => \BR|bancoReg~1564_combout\);

\BR|bancoReg~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~986_q\);

\BR|bancoReg~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1565_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1564_combout\ & ((\BR|bancoReg~986_q\))) # (!\BR|bancoReg~1564_combout\ & (\BR|bancoReg~858_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~858_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1564_combout\,
	datad => \BR|bancoReg~986_q\,
	combout => \BR|bancoReg~1565_combout\);

\BR|bancoReg~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~698_q\);

\BR|bancoReg~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~826_q\);

\BR|bancoReg~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~570_q\);

\BR|bancoReg~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1566_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~826_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~570_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~826_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~570_q\,
	combout => \BR|bancoReg~1566_combout\);

\BR|bancoReg~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~954_q\);

\BR|bancoReg~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1567_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1566_combout\ & ((\BR|bancoReg~954_q\))) # (!\BR|bancoReg~1566_combout\ & (\BR|bancoReg~698_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~698_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1566_combout\,
	datad => \BR|bancoReg~954_q\,
	combout => \BR|bancoReg~1567_combout\);

\BR|bancoReg~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1568_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1565_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1567_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1565_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1567_combout\,
	combout => \BR|bancoReg~1568_combout\);

\BR|bancoReg~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~922_q\);

\BR|bancoReg~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~794_q\);

\BR|bancoReg~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~666_q\);

\BR|bancoReg~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1569_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~794_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~794_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~666_q\,
	combout => \BR|bancoReg~1569_combout\);

\BR|bancoReg~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1050_q\);

\BR|bancoReg~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1570_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1569_combout\ & ((\BR|bancoReg~1050_q\))) # (!\BR|bancoReg~1569_combout\ & (\BR|bancoReg~922_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~922_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1569_combout\,
	datad => \BR|bancoReg~1050_q\,
	combout => \BR|bancoReg~1570_combout\);

\BR|bancoReg~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1571_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1568_combout\ & ((\BR|bancoReg~1570_combout\))) # (!\BR|bancoReg~1568_combout\ & (\BR|bancoReg~1563_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1563_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1568_combout\,
	datad => \BR|bancoReg~1570_combout\,
	combout => \BR|bancoReg~1571_combout\);

\BR|bancoReg~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~378_q\);

\BR|bancoReg~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~346_q\);

\BR|bancoReg~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~314_q\);

\BR|bancoReg~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1572_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~346_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~346_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~314_q\,
	combout => \BR|bancoReg~1572_combout\);

\BR|bancoReg~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~410_q\);

\BR|bancoReg~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1573_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1572_combout\ & ((\BR|bancoReg~410_q\))) # (!\BR|bancoReg~1572_combout\ & (\BR|bancoReg~378_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~378_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1572_combout\,
	datad => \BR|bancoReg~410_q\,
	combout => \BR|bancoReg~1573_combout\);

\BR|bancoReg~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~218_q\);

\BR|bancoReg~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~250_q\);

\BR|bancoReg~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~186_q\);

\BR|bancoReg~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1574_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~250_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~250_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~186_q\,
	combout => \BR|bancoReg~1574_combout\);

\BR|bancoReg~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~282_q\);

\BR|bancoReg~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1575_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1574_combout\ & ((\BR|bancoReg~282_q\))) # (!\BR|bancoReg~1574_combout\ & (\BR|bancoReg~218_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~218_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1574_combout\,
	datad => \BR|bancoReg~282_q\,
	combout => \BR|bancoReg~1575_combout\);

\BR|bancoReg~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~122_q\);

\BR|bancoReg~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~90_q\);

\BR|bancoReg~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~58_q\);

\BR|bancoReg~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1576_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~90_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~90_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~58_q\,
	combout => \BR|bancoReg~1576_combout\);

\BR|bancoReg~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~154_q\);

\BR|bancoReg~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1577_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1576_combout\ & ((\BR|bancoReg~154_q\))) # (!\BR|bancoReg~1576_combout\ & (\BR|bancoReg~122_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~122_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1576_combout\,
	datad => \BR|bancoReg~154_q\,
	combout => \BR|bancoReg~1577_combout\);

\BR|bancoReg~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1578_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1575_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1577_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1575_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1577_combout\,
	combout => \BR|bancoReg~1578_combout\);

\BR|bancoReg~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~474_q\);

\BR|bancoReg~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~506_q\);

\BR|bancoReg~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~442_q\);

\BR|bancoReg~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1579_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~506_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~506_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~442_q\,
	combout => \BR|bancoReg~1579_combout\);

\BR|bancoReg~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~538_q\);

\BR|bancoReg~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1580_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1579_combout\ & ((\BR|bancoReg~538_q\))) # (!\BR|bancoReg~1579_combout\ & (\BR|bancoReg~474_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~474_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1579_combout\,
	datad => \BR|bancoReg~538_q\,
	combout => \BR|bancoReg~1580_combout\);

\BR|bancoReg~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1581_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1578_combout\ & ((\BR|bancoReg~1580_combout\))) # (!\BR|bancoReg~1578_combout\ & (\BR|bancoReg~1573_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1573_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1578_combout\,
	datad => \BR|bancoReg~1580_combout\,
	combout => \BR|bancoReg~1581_combout\);

\BR|saidaA[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[20]~12_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1571_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1581_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1571_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1581_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[20]~12_combout\);

\IDEX|data_s[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(94));

\EXMEM|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(24));

\RAM|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\BR|bancoReg~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~857_q\);

\BR|bancoReg~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~601_q\);

\BR|bancoReg~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1602_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~857_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~601_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~857_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~601_q\,
	combout => \BR|bancoReg~1602_combout\);

\BR|bancoReg~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~985_q\);

\BR|bancoReg~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1603_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1602_combout\ & ((\BR|bancoReg~985_q\))) # (!\BR|bancoReg~1602_combout\ & (\BR|bancoReg~729_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~729_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1602_combout\,
	datad => \BR|bancoReg~985_q\,
	combout => \BR|bancoReg~1603_combout\);

\BR|bancoReg~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~889_q\);

\BR|bancoReg~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~761_q\);

\BR|bancoReg~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~633_q\);

\BR|bancoReg~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1604_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~761_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~761_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~633_q\,
	combout => \BR|bancoReg~1604_combout\);

\BR|bancoReg~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1017_q\);

\BR|bancoReg~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1605_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1604_combout\ & ((\BR|bancoReg~1017_q\))) # (!\BR|bancoReg~1604_combout\ & (\BR|bancoReg~889_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~889_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1604_combout\,
	datad => \BR|bancoReg~1017_q\,
	combout => \BR|bancoReg~1605_combout\);

\BR|bancoReg~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~825_q\);

\BR|bancoReg~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~697_q\);

\BR|bancoReg~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~569_q\);

\BR|bancoReg~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1606_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~697_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~697_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~569_q\,
	combout => \BR|bancoReg~1606_combout\);

\BR|bancoReg~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~953_q\);

\BR|bancoReg~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1607_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1606_combout\ & ((\BR|bancoReg~953_q\))) # (!\BR|bancoReg~1606_combout\ & (\BR|bancoReg~825_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~825_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1606_combout\,
	datad => \BR|bancoReg~953_q\,
	combout => \BR|bancoReg~1607_combout\);

\BR|bancoReg~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1608_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1605_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1607_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1605_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1607_combout\,
	combout => \BR|bancoReg~1608_combout\);

\BR|bancoReg~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~793_q\);

\BR|bancoReg~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~921_q\);

\BR|bancoReg~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~665_q\);

\BR|bancoReg~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1609_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~921_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~921_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~665_q\,
	combout => \BR|bancoReg~1609_combout\);

\BR|bancoReg~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1049_q\);

\BR|bancoReg~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1610_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1609_combout\ & ((\BR|bancoReg~1049_q\))) # (!\BR|bancoReg~1609_combout\ & (\BR|bancoReg~793_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~793_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1609_combout\,
	datad => \BR|bancoReg~1049_q\,
	combout => \BR|bancoReg~1610_combout\);

\BR|bancoReg~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1611_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1608_combout\ & ((\BR|bancoReg~1610_combout\))) # (!\BR|bancoReg~1608_combout\ & (\BR|bancoReg~1603_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1603_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1608_combout\,
	datad => \BR|bancoReg~1610_combout\,
	combout => \BR|bancoReg~1611_combout\);

\BR|bancoReg~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~249_q\);

\BR|bancoReg~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~217_q\);

\BR|bancoReg~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~185_q\);

\BR|bancoReg~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1612_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~217_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~217_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~185_q\,
	combout => \BR|bancoReg~1612_combout\);

\BR|bancoReg~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~281_q\);

\BR|bancoReg~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1613_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1612_combout\ & ((\BR|bancoReg~281_q\))) # (!\BR|bancoReg~1612_combout\ & (\BR|bancoReg~249_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~249_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1612_combout\,
	datad => \BR|bancoReg~281_q\,
	combout => \BR|bancoReg~1613_combout\);

\BR|bancoReg~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~345_q\);

\BR|bancoReg~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~377_q\);

\BR|bancoReg~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~313_q\);

\BR|bancoReg~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1614_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~377_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~377_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~313_q\,
	combout => \BR|bancoReg~1614_combout\);

\BR|bancoReg~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~409_q\);

\BR|bancoReg~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1615_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1614_combout\ & ((\BR|bancoReg~409_q\))) # (!\BR|bancoReg~1614_combout\ & (\BR|bancoReg~345_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~345_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1614_combout\,
	datad => \BR|bancoReg~409_q\,
	combout => \BR|bancoReg~1615_combout\);

\BR|bancoReg~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~89_q\);

\BR|bancoReg~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~121_q\);

\BR|bancoReg~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~57_q\);

\BR|bancoReg~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1616_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~121_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~121_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~57_q\,
	combout => \BR|bancoReg~1616_combout\);

\BR|bancoReg~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~153_q\);

\BR|bancoReg~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1617_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1616_combout\ & ((\BR|bancoReg~153_q\))) # (!\BR|bancoReg~1616_combout\ & (\BR|bancoReg~89_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~89_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1616_combout\,
	datad => \BR|bancoReg~153_q\,
	combout => \BR|bancoReg~1617_combout\);

\BR|bancoReg~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1618_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1615_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1617_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1615_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1617_combout\,
	combout => \BR|bancoReg~1618_combout\);

\BR|bancoReg~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~505_q\);

\BR|bancoReg~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~473_q\);

\BR|bancoReg~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~441_q\);

\BR|bancoReg~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1619_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~473_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~441_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~473_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~441_q\,
	combout => \BR|bancoReg~1619_combout\);

\BR|bancoReg~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~537_q\);

\BR|bancoReg~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1620_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1619_combout\ & ((\BR|bancoReg~537_q\))) # (!\BR|bancoReg~1619_combout\ & (\BR|bancoReg~505_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~505_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1619_combout\,
	datad => \BR|bancoReg~537_q\,
	combout => \BR|bancoReg~1620_combout\);

\BR|bancoReg~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1621_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1618_combout\ & ((\BR|bancoReg~1620_combout\))) # (!\BR|bancoReg~1618_combout\ & (\BR|bancoReg~1613_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1613_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1618_combout\,
	datad => \BR|bancoReg~1620_combout\,
	combout => \BR|bancoReg~1621_combout\);

\BR|saidaA[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[19]~13_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1611_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1621_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1611_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1621_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[19]~13_combout\);

\IDEX|data_s[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(93));

\EXMEM|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(23));

\RAM|ram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\BR|bancoReg~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~888_q\);

\BR|bancoReg~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~632_q\);

\BR|bancoReg~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1642_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~888_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~632_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~888_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~632_q\,
	combout => \BR|bancoReg~1642_combout\);

\BR|bancoReg~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1016_q\);

\BR|bancoReg~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1643_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1642_combout\ & ((\BR|bancoReg~1016_q\))) # (!\BR|bancoReg~1642_combout\ & (\BR|bancoReg~760_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~760_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1642_combout\,
	datad => \BR|bancoReg~1016_q\,
	combout => \BR|bancoReg~1643_combout\);

\BR|bancoReg~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~856_q\);

\BR|bancoReg~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~728_q\);

\BR|bancoReg~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~600_q\);

\BR|bancoReg~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1644_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~728_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~728_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~600_q\,
	combout => \BR|bancoReg~1644_combout\);

\BR|bancoReg~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~984_q\);

\BR|bancoReg~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1645_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1644_combout\ & ((\BR|bancoReg~984_q\))) # (!\BR|bancoReg~1644_combout\ & (\BR|bancoReg~856_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~856_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1644_combout\,
	datad => \BR|bancoReg~984_q\,
	combout => \BR|bancoReg~1645_combout\);

\BR|bancoReg~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~696_q\);

\BR|bancoReg~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~824_q\);

\BR|bancoReg~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~568_q\);

\BR|bancoReg~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1646_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~824_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~568_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~824_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~568_q\,
	combout => \BR|bancoReg~1646_combout\);

\BR|bancoReg~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~952_q\);

\BR|bancoReg~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1647_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1646_combout\ & ((\BR|bancoReg~952_q\))) # (!\BR|bancoReg~1646_combout\ & (\BR|bancoReg~696_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~696_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1646_combout\,
	datad => \BR|bancoReg~952_q\,
	combout => \BR|bancoReg~1647_combout\);

\BR|bancoReg~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1648_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1645_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1647_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1645_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1647_combout\,
	combout => \BR|bancoReg~1648_combout\);

\BR|bancoReg~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~920_q\);

\BR|bancoReg~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~792_q\);

\BR|bancoReg~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~664_q\);

\BR|bancoReg~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1649_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~792_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~792_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~664_q\,
	combout => \BR|bancoReg~1649_combout\);

\BR|bancoReg~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1048_q\);

\BR|bancoReg~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1650_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1649_combout\ & ((\BR|bancoReg~1048_q\))) # (!\BR|bancoReg~1649_combout\ & (\BR|bancoReg~920_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~920_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1649_combout\,
	datad => \BR|bancoReg~1048_q\,
	combout => \BR|bancoReg~1650_combout\);

\BR|bancoReg~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1651_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1648_combout\ & ((\BR|bancoReg~1650_combout\))) # (!\BR|bancoReg~1648_combout\ & (\BR|bancoReg~1643_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1643_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1648_combout\,
	datad => \BR|bancoReg~1650_combout\,
	combout => \BR|bancoReg~1651_combout\);

\BR|bancoReg~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~376_q\);

\BR|bancoReg~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~344_q\);

\BR|bancoReg~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~312_q\);

\BR|bancoReg~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1652_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~344_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~344_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~312_q\,
	combout => \BR|bancoReg~1652_combout\);

\BR|bancoReg~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~408_q\);

\BR|bancoReg~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1653_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1652_combout\ & ((\BR|bancoReg~408_q\))) # (!\BR|bancoReg~1652_combout\ & (\BR|bancoReg~376_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~376_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1652_combout\,
	datad => \BR|bancoReg~408_q\,
	combout => \BR|bancoReg~1653_combout\);

\BR|bancoReg~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~216_q\);

\BR|bancoReg~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~248_q\);

\BR|bancoReg~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~184_q\);

\BR|bancoReg~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1654_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~248_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~248_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~184_q\,
	combout => \BR|bancoReg~1654_combout\);

\BR|bancoReg~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~280_q\);

\BR|bancoReg~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1655_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1654_combout\ & ((\BR|bancoReg~280_q\))) # (!\BR|bancoReg~1654_combout\ & (\BR|bancoReg~216_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~216_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1654_combout\,
	datad => \BR|bancoReg~280_q\,
	combout => \BR|bancoReg~1655_combout\);

\BR|bancoReg~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~120_q\);

\BR|bancoReg~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~88_q\);

\BR|bancoReg~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~56_q\);

\BR|bancoReg~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1656_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~88_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~88_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~56_q\,
	combout => \BR|bancoReg~1656_combout\);

\BR|bancoReg~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~152_q\);

\BR|bancoReg~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1657_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1656_combout\ & ((\BR|bancoReg~152_q\))) # (!\BR|bancoReg~1656_combout\ & (\BR|bancoReg~120_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~120_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1656_combout\,
	datad => \BR|bancoReg~152_q\,
	combout => \BR|bancoReg~1657_combout\);

\BR|bancoReg~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1658_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1655_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1657_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1655_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1657_combout\,
	combout => \BR|bancoReg~1658_combout\);

\BR|bancoReg~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~472_q\);

\BR|bancoReg~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~504_q\);

\BR|bancoReg~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~440_q\);

\BR|bancoReg~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1659_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~504_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~504_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~440_q\,
	combout => \BR|bancoReg~1659_combout\);

\BR|bancoReg~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~536_q\);

\BR|bancoReg~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1660_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1659_combout\ & ((\BR|bancoReg~536_q\))) # (!\BR|bancoReg~1659_combout\ & (\BR|bancoReg~472_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~472_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1659_combout\,
	datad => \BR|bancoReg~536_q\,
	combout => \BR|bancoReg~1660_combout\);

\BR|bancoReg~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1661_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1658_combout\ & ((\BR|bancoReg~1660_combout\))) # (!\BR|bancoReg~1658_combout\ & (\BR|bancoReg~1653_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1653_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1658_combout\,
	datad => \BR|bancoReg~1660_combout\,
	combout => \BR|bancoReg~1661_combout\);

\BR|saidaA[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[18]~14_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1651_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1661_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1651_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1661_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[18]~14_combout\);

\IDEX|data_s[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(92));

\EXMEM|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(22));

\RAM|ram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\BR|bancoReg~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~855_q\);

\BR|bancoReg~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~599_q\);

\BR|bancoReg~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1682_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~855_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~855_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~599_q\,
	combout => \BR|bancoReg~1682_combout\);

\BR|bancoReg~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~983_q\);

\BR|bancoReg~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1683_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1682_combout\ & ((\BR|bancoReg~983_q\))) # (!\BR|bancoReg~1682_combout\ & (\BR|bancoReg~727_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~727_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1682_combout\,
	datad => \BR|bancoReg~983_q\,
	combout => \BR|bancoReg~1683_combout\);

\BR|bancoReg~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~887_q\);

\BR|bancoReg~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~759_q\);

\BR|bancoReg~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~631_q\);

\BR|bancoReg~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1684_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~759_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~759_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~631_q\,
	combout => \BR|bancoReg~1684_combout\);

\BR|bancoReg~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1015_q\);

\BR|bancoReg~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1685_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1684_combout\ & ((\BR|bancoReg~1015_q\))) # (!\BR|bancoReg~1684_combout\ & (\BR|bancoReg~887_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~887_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1684_combout\,
	datad => \BR|bancoReg~1015_q\,
	combout => \BR|bancoReg~1685_combout\);

\BR|bancoReg~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~823_q\);

\BR|bancoReg~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~695_q\);

\BR|bancoReg~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~567_q\);

\BR|bancoReg~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1686_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~695_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~695_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~567_q\,
	combout => \BR|bancoReg~1686_combout\);

\BR|bancoReg~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~951_q\);

\BR|bancoReg~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1687_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1686_combout\ & ((\BR|bancoReg~951_q\))) # (!\BR|bancoReg~1686_combout\ & (\BR|bancoReg~823_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~823_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1686_combout\,
	datad => \BR|bancoReg~951_q\,
	combout => \BR|bancoReg~1687_combout\);

\BR|bancoReg~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1688_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1685_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1687_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1685_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1687_combout\,
	combout => \BR|bancoReg~1688_combout\);

\BR|bancoReg~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~791_q\);

\BR|bancoReg~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~919_q\);

\BR|bancoReg~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~663_q\);

\BR|bancoReg~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1689_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~919_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~919_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~663_q\,
	combout => \BR|bancoReg~1689_combout\);

\BR|bancoReg~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1047_q\);

\BR|bancoReg~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1690_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1689_combout\ & ((\BR|bancoReg~1047_q\))) # (!\BR|bancoReg~1689_combout\ & (\BR|bancoReg~791_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~791_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1689_combout\,
	datad => \BR|bancoReg~1047_q\,
	combout => \BR|bancoReg~1690_combout\);

\BR|bancoReg~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1691_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1688_combout\ & ((\BR|bancoReg~1690_combout\))) # (!\BR|bancoReg~1688_combout\ & (\BR|bancoReg~1683_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1683_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1688_combout\,
	datad => \BR|bancoReg~1690_combout\,
	combout => \BR|bancoReg~1691_combout\);

\BR|bancoReg~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~247_q\);

\BR|bancoReg~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~215_q\);

\BR|bancoReg~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~183_q\);

\BR|bancoReg~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1692_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~215_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~215_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~183_q\,
	combout => \BR|bancoReg~1692_combout\);

\BR|bancoReg~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~279_q\);

\BR|bancoReg~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1693_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1692_combout\ & ((\BR|bancoReg~279_q\))) # (!\BR|bancoReg~1692_combout\ & (\BR|bancoReg~247_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~247_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1692_combout\,
	datad => \BR|bancoReg~279_q\,
	combout => \BR|bancoReg~1693_combout\);

\BR|bancoReg~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~343_q\);

\BR|bancoReg~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~375_q\);

\BR|bancoReg~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~311_q\);

\BR|bancoReg~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1694_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~375_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~375_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~311_q\,
	combout => \BR|bancoReg~1694_combout\);

\BR|bancoReg~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~407_q\);

\BR|bancoReg~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1695_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1694_combout\ & ((\BR|bancoReg~407_q\))) # (!\BR|bancoReg~1694_combout\ & (\BR|bancoReg~343_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~343_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1694_combout\,
	datad => \BR|bancoReg~407_q\,
	combout => \BR|bancoReg~1695_combout\);

\BR|bancoReg~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~87_q\);

\BR|bancoReg~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~119_q\);

\BR|bancoReg~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~55_q\);

\BR|bancoReg~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1696_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~119_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~119_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~55_q\,
	combout => \BR|bancoReg~1696_combout\);

\BR|bancoReg~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~151_q\);

\BR|bancoReg~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1697_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1696_combout\ & ((\BR|bancoReg~151_q\))) # (!\BR|bancoReg~1696_combout\ & (\BR|bancoReg~87_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~87_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1696_combout\,
	datad => \BR|bancoReg~151_q\,
	combout => \BR|bancoReg~1697_combout\);

\BR|bancoReg~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1698_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1695_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1697_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1695_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1697_combout\,
	combout => \BR|bancoReg~1698_combout\);

\BR|bancoReg~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~503_q\);

\BR|bancoReg~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~471_q\);

\BR|bancoReg~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~439_q\);

\BR|bancoReg~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1699_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~471_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~439_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~471_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~439_q\,
	combout => \BR|bancoReg~1699_combout\);

\BR|bancoReg~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~535_q\);

\BR|bancoReg~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1700_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1699_combout\ & ((\BR|bancoReg~535_q\))) # (!\BR|bancoReg~1699_combout\ & (\BR|bancoReg~503_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~503_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1699_combout\,
	datad => \BR|bancoReg~535_q\,
	combout => \BR|bancoReg~1700_combout\);

\BR|bancoReg~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1701_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1698_combout\ & ((\BR|bancoReg~1700_combout\))) # (!\BR|bancoReg~1698_combout\ & (\BR|bancoReg~1693_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1693_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1698_combout\,
	datad => \BR|bancoReg~1700_combout\,
	combout => \BR|bancoReg~1701_combout\);

\BR|saidaA[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[17]~15_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1691_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1701_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1691_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1701_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[17]~15_combout\);

\IDEX|data_s[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(91));

\EXMEM|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(21));

\RAM|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\BR|bancoReg~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~886_q\);

\BR|bancoReg~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~630_q\);

\BR|bancoReg~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1722_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~886_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~886_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~630_q\,
	combout => \BR|bancoReg~1722_combout\);

\BR|bancoReg~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1014_q\);

\BR|bancoReg~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1723_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1722_combout\ & ((\BR|bancoReg~1014_q\))) # (!\BR|bancoReg~1722_combout\ & (\BR|bancoReg~758_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~758_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1722_combout\,
	datad => \BR|bancoReg~1014_q\,
	combout => \BR|bancoReg~1723_combout\);

\BR|bancoReg~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~854_q\);

\BR|bancoReg~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~726_q\);

\BR|bancoReg~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~598_q\);

\BR|bancoReg~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1724_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~726_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~726_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~598_q\,
	combout => \BR|bancoReg~1724_combout\);

\BR|bancoReg~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~982_q\);

\BR|bancoReg~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1725_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1724_combout\ & ((\BR|bancoReg~982_q\))) # (!\BR|bancoReg~1724_combout\ & (\BR|bancoReg~854_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~854_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1724_combout\,
	datad => \BR|bancoReg~982_q\,
	combout => \BR|bancoReg~1725_combout\);

\BR|bancoReg~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~694_q\);

\BR|bancoReg~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~822_q\);

\BR|bancoReg~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~566_q\);

\BR|bancoReg~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1726_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~822_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~822_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~566_q\,
	combout => \BR|bancoReg~1726_combout\);

\BR|bancoReg~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~950_q\);

\BR|bancoReg~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1727_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1726_combout\ & ((\BR|bancoReg~950_q\))) # (!\BR|bancoReg~1726_combout\ & (\BR|bancoReg~694_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~694_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1726_combout\,
	datad => \BR|bancoReg~950_q\,
	combout => \BR|bancoReg~1727_combout\);

\BR|bancoReg~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1728_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1725_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1727_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1725_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1727_combout\,
	combout => \BR|bancoReg~1728_combout\);

\BR|bancoReg~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~918_q\);

\BR|bancoReg~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~790_q\);

\BR|bancoReg~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~662_q\);

\BR|bancoReg~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1729_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~790_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~790_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~662_q\,
	combout => \BR|bancoReg~1729_combout\);

\BR|bancoReg~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1046_q\);

\BR|bancoReg~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1730_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1729_combout\ & ((\BR|bancoReg~1046_q\))) # (!\BR|bancoReg~1729_combout\ & (\BR|bancoReg~918_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~918_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1729_combout\,
	datad => \BR|bancoReg~1046_q\,
	combout => \BR|bancoReg~1730_combout\);

\BR|bancoReg~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1731_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1728_combout\ & ((\BR|bancoReg~1730_combout\))) # (!\BR|bancoReg~1728_combout\ & (\BR|bancoReg~1723_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1723_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1728_combout\,
	datad => \BR|bancoReg~1730_combout\,
	combout => \BR|bancoReg~1731_combout\);

\BR|bancoReg~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~374_q\);

\BR|bancoReg~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~342_q\);

\BR|bancoReg~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~310_q\);

\BR|bancoReg~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1732_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~342_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~342_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~310_q\,
	combout => \BR|bancoReg~1732_combout\);

\BR|bancoReg~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~406_q\);

\BR|bancoReg~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1733_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1732_combout\ & ((\BR|bancoReg~406_q\))) # (!\BR|bancoReg~1732_combout\ & (\BR|bancoReg~374_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~374_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1732_combout\,
	datad => \BR|bancoReg~406_q\,
	combout => \BR|bancoReg~1733_combout\);

\BR|bancoReg~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~214_q\);

\BR|bancoReg~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~246_q\);

\BR|bancoReg~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~182_q\);

\BR|bancoReg~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1734_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~246_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~246_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~182_q\,
	combout => \BR|bancoReg~1734_combout\);

\BR|bancoReg~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~278_q\);

\BR|bancoReg~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1735_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1734_combout\ & ((\BR|bancoReg~278_q\))) # (!\BR|bancoReg~1734_combout\ & (\BR|bancoReg~214_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~214_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1734_combout\,
	datad => \BR|bancoReg~278_q\,
	combout => \BR|bancoReg~1735_combout\);

\BR|bancoReg~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~118_q\);

\BR|bancoReg~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~86_q\);

\BR|bancoReg~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~54_q\);

\BR|bancoReg~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1736_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~86_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~86_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~54_q\,
	combout => \BR|bancoReg~1736_combout\);

\BR|bancoReg~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~150_q\);

\BR|bancoReg~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1737_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1736_combout\ & ((\BR|bancoReg~150_q\))) # (!\BR|bancoReg~1736_combout\ & (\BR|bancoReg~118_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~118_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1736_combout\,
	datad => \BR|bancoReg~150_q\,
	combout => \BR|bancoReg~1737_combout\);

\BR|bancoReg~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1738_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1735_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1737_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1735_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1737_combout\,
	combout => \BR|bancoReg~1738_combout\);

\BR|bancoReg~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~470_q\);

\BR|bancoReg~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~502_q\);

\BR|bancoReg~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~438_q\);

\BR|bancoReg~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1739_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~502_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~502_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~438_q\,
	combout => \BR|bancoReg~1739_combout\);

\BR|bancoReg~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~534_q\);

\BR|bancoReg~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1740_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1739_combout\ & ((\BR|bancoReg~534_q\))) # (!\BR|bancoReg~1739_combout\ & (\BR|bancoReg~470_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~470_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1739_combout\,
	datad => \BR|bancoReg~534_q\,
	combout => \BR|bancoReg~1740_combout\);

\BR|bancoReg~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1741_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1738_combout\ & ((\BR|bancoReg~1740_combout\))) # (!\BR|bancoReg~1738_combout\ & (\BR|bancoReg~1733_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1733_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1738_combout\,
	datad => \BR|bancoReg~1740_combout\,
	combout => \BR|bancoReg~1741_combout\);

\BR|saidaA[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[16]~16_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1731_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1741_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1731_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1741_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[16]~16_combout\);

\IDEX|data_s[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(90));

\EXMEM|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(20));

\RAM|ram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\BR|bancoReg~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~853_q\);

\BR|bancoReg~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~597_q\);

\BR|bancoReg~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1762_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~853_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~853_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~597_q\,
	combout => \BR|bancoReg~1762_combout\);

\BR|bancoReg~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~981_q\);

\BR|bancoReg~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1763_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1762_combout\ & ((\BR|bancoReg~981_q\))) # (!\BR|bancoReg~1762_combout\ & (\BR|bancoReg~725_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~725_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1762_combout\,
	datad => \BR|bancoReg~981_q\,
	combout => \BR|bancoReg~1763_combout\);

\BR|bancoReg~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~885_q\);

\BR|bancoReg~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~757_q\);

\BR|bancoReg~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~629_q\);

\BR|bancoReg~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1764_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~757_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~757_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~629_q\,
	combout => \BR|bancoReg~1764_combout\);

\BR|bancoReg~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1013_q\);

\BR|bancoReg~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1765_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1764_combout\ & ((\BR|bancoReg~1013_q\))) # (!\BR|bancoReg~1764_combout\ & (\BR|bancoReg~885_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~885_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1764_combout\,
	datad => \BR|bancoReg~1013_q\,
	combout => \BR|bancoReg~1765_combout\);

\BR|bancoReg~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~821_q\);

\BR|bancoReg~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~693_q\);

\BR|bancoReg~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~565_q\);

\BR|bancoReg~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1766_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~693_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~693_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~565_q\,
	combout => \BR|bancoReg~1766_combout\);

\BR|bancoReg~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~949_q\);

\BR|bancoReg~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1767_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1766_combout\ & ((\BR|bancoReg~949_q\))) # (!\BR|bancoReg~1766_combout\ & (\BR|bancoReg~821_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~821_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1766_combout\,
	datad => \BR|bancoReg~949_q\,
	combout => \BR|bancoReg~1767_combout\);

\BR|bancoReg~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1768_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1765_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1767_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1765_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1767_combout\,
	combout => \BR|bancoReg~1768_combout\);

\BR|bancoReg~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~789_q\);

\BR|bancoReg~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~917_q\);

\BR|bancoReg~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~661_q\);

\BR|bancoReg~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1769_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~917_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~917_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~661_q\,
	combout => \BR|bancoReg~1769_combout\);

\BR|bancoReg~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1045_q\);

\BR|bancoReg~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1770_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1769_combout\ & ((\BR|bancoReg~1045_q\))) # (!\BR|bancoReg~1769_combout\ & (\BR|bancoReg~789_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~789_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1769_combout\,
	datad => \BR|bancoReg~1045_q\,
	combout => \BR|bancoReg~1770_combout\);

\BR|bancoReg~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1771_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1768_combout\ & ((\BR|bancoReg~1770_combout\))) # (!\BR|bancoReg~1768_combout\ & (\BR|bancoReg~1763_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1763_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1768_combout\,
	datad => \BR|bancoReg~1770_combout\,
	combout => \BR|bancoReg~1771_combout\);

\BR|bancoReg~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~245_q\);

\BR|bancoReg~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~213_q\);

\BR|bancoReg~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~181_q\);

\BR|bancoReg~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1772_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~213_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~213_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~181_q\,
	combout => \BR|bancoReg~1772_combout\);

\BR|bancoReg~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~277_q\);

\BR|bancoReg~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1773_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1772_combout\ & ((\BR|bancoReg~277_q\))) # (!\BR|bancoReg~1772_combout\ & (\BR|bancoReg~245_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~245_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1772_combout\,
	datad => \BR|bancoReg~277_q\,
	combout => \BR|bancoReg~1773_combout\);

\BR|bancoReg~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~341_q\);

\BR|bancoReg~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~373_q\);

\BR|bancoReg~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~309_q\);

\BR|bancoReg~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1774_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~373_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~373_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~309_q\,
	combout => \BR|bancoReg~1774_combout\);

\BR|bancoReg~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~405_q\);

\BR|bancoReg~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1775_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1774_combout\ & ((\BR|bancoReg~405_q\))) # (!\BR|bancoReg~1774_combout\ & (\BR|bancoReg~341_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~341_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1774_combout\,
	datad => \BR|bancoReg~405_q\,
	combout => \BR|bancoReg~1775_combout\);

\BR|bancoReg~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~85_q\);

\BR|bancoReg~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~117_q\);

\BR|bancoReg~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~53_q\);

\BR|bancoReg~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1776_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~117_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~117_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~53_q\,
	combout => \BR|bancoReg~1776_combout\);

\BR|bancoReg~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~149_q\);

\BR|bancoReg~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1777_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1776_combout\ & ((\BR|bancoReg~149_q\))) # (!\BR|bancoReg~1776_combout\ & (\BR|bancoReg~85_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~85_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1776_combout\,
	datad => \BR|bancoReg~149_q\,
	combout => \BR|bancoReg~1777_combout\);

\BR|bancoReg~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1778_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1775_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1777_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1775_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1777_combout\,
	combout => \BR|bancoReg~1778_combout\);

\BR|bancoReg~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~501_q\);

\BR|bancoReg~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~469_q\);

\BR|bancoReg~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~437_q\);

\BR|bancoReg~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1779_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~469_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~469_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~437_q\,
	combout => \BR|bancoReg~1779_combout\);

\BR|bancoReg~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~533_q\);

\BR|bancoReg~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1780_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1779_combout\ & ((\BR|bancoReg~533_q\))) # (!\BR|bancoReg~1779_combout\ & (\BR|bancoReg~501_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~501_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1779_combout\,
	datad => \BR|bancoReg~533_q\,
	combout => \BR|bancoReg~1780_combout\);

\BR|bancoReg~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1781_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1778_combout\ & ((\BR|bancoReg~1780_combout\))) # (!\BR|bancoReg~1778_combout\ & (\BR|bancoReg~1773_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1773_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1778_combout\,
	datad => \BR|bancoReg~1780_combout\,
	combout => \BR|bancoReg~1781_combout\);

\BR|saidaA[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[15]~17_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1771_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1781_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1771_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1781_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[15]~17_combout\);

\IDEX|data_s[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(89));

\EXMEM|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(19));

\RAM|ram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\BR|bancoReg~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~884_q\);

\BR|bancoReg~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~628_q\);

\BR|bancoReg~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1802_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~884_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~884_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~628_q\,
	combout => \BR|bancoReg~1802_combout\);

\BR|bancoReg~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1012_q\);

\BR|bancoReg~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1803_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1802_combout\ & ((\BR|bancoReg~1012_q\))) # (!\BR|bancoReg~1802_combout\ & (\BR|bancoReg~756_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~756_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1802_combout\,
	datad => \BR|bancoReg~1012_q\,
	combout => \BR|bancoReg~1803_combout\);

\BR|bancoReg~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~852_q\);

\BR|bancoReg~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~724_q\);

\BR|bancoReg~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~596_q\);

\BR|bancoReg~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1804_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~724_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~724_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~596_q\,
	combout => \BR|bancoReg~1804_combout\);

\BR|bancoReg~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~980_q\);

\BR|bancoReg~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1805_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1804_combout\ & ((\BR|bancoReg~980_q\))) # (!\BR|bancoReg~1804_combout\ & (\BR|bancoReg~852_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~852_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1804_combout\,
	datad => \BR|bancoReg~980_q\,
	combout => \BR|bancoReg~1805_combout\);

\BR|bancoReg~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~692_q\);

\BR|bancoReg~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~820_q\);

\BR|bancoReg~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~564_q\);

\BR|bancoReg~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1806_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~820_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~820_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~564_q\,
	combout => \BR|bancoReg~1806_combout\);

\BR|bancoReg~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~948_q\);

\BR|bancoReg~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1807_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1806_combout\ & ((\BR|bancoReg~948_q\))) # (!\BR|bancoReg~1806_combout\ & (\BR|bancoReg~692_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~692_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1806_combout\,
	datad => \BR|bancoReg~948_q\,
	combout => \BR|bancoReg~1807_combout\);

\BR|bancoReg~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1808_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1805_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1807_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1805_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1807_combout\,
	combout => \BR|bancoReg~1808_combout\);

\BR|bancoReg~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~916_q\);

\BR|bancoReg~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~788_q\);

\BR|bancoReg~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~660_q\);

\BR|bancoReg~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1809_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~788_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~788_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~660_q\,
	combout => \BR|bancoReg~1809_combout\);

\BR|bancoReg~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1044_q\);

\BR|bancoReg~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1810_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1809_combout\ & ((\BR|bancoReg~1044_q\))) # (!\BR|bancoReg~1809_combout\ & (\BR|bancoReg~916_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~916_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1809_combout\,
	datad => \BR|bancoReg~1044_q\,
	combout => \BR|bancoReg~1810_combout\);

\BR|bancoReg~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1811_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1808_combout\ & ((\BR|bancoReg~1810_combout\))) # (!\BR|bancoReg~1808_combout\ & (\BR|bancoReg~1803_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1803_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1808_combout\,
	datad => \BR|bancoReg~1810_combout\,
	combout => \BR|bancoReg~1811_combout\);

\BR|bancoReg~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~372_q\);

\BR|bancoReg~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~340_q\);

\BR|bancoReg~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~308_q\);

\BR|bancoReg~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1812_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~340_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~340_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~308_q\,
	combout => \BR|bancoReg~1812_combout\);

\BR|bancoReg~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~404_q\);

\BR|bancoReg~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1813_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1812_combout\ & ((\BR|bancoReg~404_q\))) # (!\BR|bancoReg~1812_combout\ & (\BR|bancoReg~372_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~372_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1812_combout\,
	datad => \BR|bancoReg~404_q\,
	combout => \BR|bancoReg~1813_combout\);

\BR|bancoReg~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~212_q\);

\BR|bancoReg~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~244_q\);

\BR|bancoReg~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~180_q\);

\BR|bancoReg~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1814_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~244_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~244_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~180_q\,
	combout => \BR|bancoReg~1814_combout\);

\BR|bancoReg~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~276_q\);

\BR|bancoReg~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1815_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1814_combout\ & ((\BR|bancoReg~276_q\))) # (!\BR|bancoReg~1814_combout\ & (\BR|bancoReg~212_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~212_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1814_combout\,
	datad => \BR|bancoReg~276_q\,
	combout => \BR|bancoReg~1815_combout\);

\BR|bancoReg~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~116_q\);

\BR|bancoReg~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~84_q\);

\BR|bancoReg~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~52_q\);

\BR|bancoReg~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1816_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~84_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~84_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~52_q\,
	combout => \BR|bancoReg~1816_combout\);

\BR|bancoReg~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~148_q\);

\BR|bancoReg~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1817_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1816_combout\ & ((\BR|bancoReg~148_q\))) # (!\BR|bancoReg~1816_combout\ & (\BR|bancoReg~116_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~116_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1816_combout\,
	datad => \BR|bancoReg~148_q\,
	combout => \BR|bancoReg~1817_combout\);

\BR|bancoReg~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1818_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1815_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1817_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1815_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1817_combout\,
	combout => \BR|bancoReg~1818_combout\);

\BR|bancoReg~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~468_q\);

\BR|bancoReg~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~500_q\);

\BR|bancoReg~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~436_q\);

\BR|bancoReg~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1819_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~500_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~436_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~500_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~436_q\,
	combout => \BR|bancoReg~1819_combout\);

\BR|bancoReg~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~532_q\);

\BR|bancoReg~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1820_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1819_combout\ & ((\BR|bancoReg~532_q\))) # (!\BR|bancoReg~1819_combout\ & (\BR|bancoReg~468_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~468_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1819_combout\,
	datad => \BR|bancoReg~532_q\,
	combout => \BR|bancoReg~1820_combout\);

\BR|bancoReg~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1821_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1818_combout\ & ((\BR|bancoReg~1820_combout\))) # (!\BR|bancoReg~1818_combout\ & (\BR|bancoReg~1813_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1813_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1818_combout\,
	datad => \BR|bancoReg~1820_combout\,
	combout => \BR|bancoReg~1821_combout\);

\BR|saidaA[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[14]~18_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1811_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1821_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1811_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1821_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[14]~18_combout\);

\IDEX|data_s[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(88));

\EXMEM|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(18));

\RAM|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\BR|bancoReg~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~851_q\);

\BR|bancoReg~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~595_q\);

\BR|bancoReg~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1842_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~851_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~851_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~595_q\,
	combout => \BR|bancoReg~1842_combout\);

\BR|bancoReg~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~979_q\);

\BR|bancoReg~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1843_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1842_combout\ & ((\BR|bancoReg~979_q\))) # (!\BR|bancoReg~1842_combout\ & (\BR|bancoReg~723_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~723_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1842_combout\,
	datad => \BR|bancoReg~979_q\,
	combout => \BR|bancoReg~1843_combout\);

\BR|bancoReg~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~883_q\);

\BR|bancoReg~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~755_q\);

\BR|bancoReg~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~627_q\);

\BR|bancoReg~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1844_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~755_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~755_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~627_q\,
	combout => \BR|bancoReg~1844_combout\);

\BR|bancoReg~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1011_q\);

\BR|bancoReg~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1845_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1844_combout\ & ((\BR|bancoReg~1011_q\))) # (!\BR|bancoReg~1844_combout\ & (\BR|bancoReg~883_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~883_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1844_combout\,
	datad => \BR|bancoReg~1011_q\,
	combout => \BR|bancoReg~1845_combout\);

\BR|bancoReg~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~819_q\);

\BR|bancoReg~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~691_q\);

\BR|bancoReg~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~563_q\);

\BR|bancoReg~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1846_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~691_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~691_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~563_q\,
	combout => \BR|bancoReg~1846_combout\);

\BR|bancoReg~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~947_q\);

\BR|bancoReg~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1847_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1846_combout\ & ((\BR|bancoReg~947_q\))) # (!\BR|bancoReg~1846_combout\ & (\BR|bancoReg~819_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~819_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1846_combout\,
	datad => \BR|bancoReg~947_q\,
	combout => \BR|bancoReg~1847_combout\);

\BR|bancoReg~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1848_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1845_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1847_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1845_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1847_combout\,
	combout => \BR|bancoReg~1848_combout\);

\BR|bancoReg~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~787_q\);

\BR|bancoReg~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~915_q\);

\BR|bancoReg~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~659_q\);

\BR|bancoReg~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1849_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~915_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~915_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~659_q\,
	combout => \BR|bancoReg~1849_combout\);

\BR|bancoReg~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1043_q\);

\BR|bancoReg~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1850_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1849_combout\ & ((\BR|bancoReg~1043_q\))) # (!\BR|bancoReg~1849_combout\ & (\BR|bancoReg~787_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~787_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1849_combout\,
	datad => \BR|bancoReg~1043_q\,
	combout => \BR|bancoReg~1850_combout\);

\BR|bancoReg~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1851_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1848_combout\ & ((\BR|bancoReg~1850_combout\))) # (!\BR|bancoReg~1848_combout\ & (\BR|bancoReg~1843_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1843_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1848_combout\,
	datad => \BR|bancoReg~1850_combout\,
	combout => \BR|bancoReg~1851_combout\);

\BR|bancoReg~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~243_q\);

\BR|bancoReg~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~211_q\);

\BR|bancoReg~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~179_q\);

\BR|bancoReg~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1852_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~211_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~211_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~179_q\,
	combout => \BR|bancoReg~1852_combout\);

\BR|bancoReg~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~275_q\);

\BR|bancoReg~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1853_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1852_combout\ & ((\BR|bancoReg~275_q\))) # (!\BR|bancoReg~1852_combout\ & (\BR|bancoReg~243_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~243_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1852_combout\,
	datad => \BR|bancoReg~275_q\,
	combout => \BR|bancoReg~1853_combout\);

\BR|bancoReg~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~339_q\);

\BR|bancoReg~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~371_q\);

\BR|bancoReg~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~307_q\);

\BR|bancoReg~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1854_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~371_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~371_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~307_q\,
	combout => \BR|bancoReg~1854_combout\);

\BR|bancoReg~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~403_q\);

\BR|bancoReg~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1855_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1854_combout\ & ((\BR|bancoReg~403_q\))) # (!\BR|bancoReg~1854_combout\ & (\BR|bancoReg~339_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~339_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1854_combout\,
	datad => \BR|bancoReg~403_q\,
	combout => \BR|bancoReg~1855_combout\);

\BR|bancoReg~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~83_q\);

\BR|bancoReg~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~115_q\);

\BR|bancoReg~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~51_q\);

\BR|bancoReg~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1856_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~115_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~115_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~51_q\,
	combout => \BR|bancoReg~1856_combout\);

\BR|bancoReg~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~147_q\);

\BR|bancoReg~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1857_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1856_combout\ & ((\BR|bancoReg~147_q\))) # (!\BR|bancoReg~1856_combout\ & (\BR|bancoReg~83_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~83_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1856_combout\,
	datad => \BR|bancoReg~147_q\,
	combout => \BR|bancoReg~1857_combout\);

\BR|bancoReg~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1858_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1855_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1857_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1855_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1857_combout\,
	combout => \BR|bancoReg~1858_combout\);

\BR|bancoReg~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~499_q\);

\BR|bancoReg~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~467_q\);

\BR|bancoReg~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~435_q\);

\BR|bancoReg~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1859_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~467_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~467_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~435_q\,
	combout => \BR|bancoReg~1859_combout\);

\BR|bancoReg~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~531_q\);

\BR|bancoReg~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1860_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1859_combout\ & ((\BR|bancoReg~531_q\))) # (!\BR|bancoReg~1859_combout\ & (\BR|bancoReg~499_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~499_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1859_combout\,
	datad => \BR|bancoReg~531_q\,
	combout => \BR|bancoReg~1860_combout\);

\BR|bancoReg~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1861_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1858_combout\ & ((\BR|bancoReg~1860_combout\))) # (!\BR|bancoReg~1858_combout\ & (\BR|bancoReg~1853_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1853_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1858_combout\,
	datad => \BR|bancoReg~1860_combout\,
	combout => \BR|bancoReg~1861_combout\);

\BR|saidaA[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[13]~19_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1851_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1861_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1851_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1861_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[13]~19_combout\);

\IDEX|data_s[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(87));

\EXMEM|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(17));

\RAM|ram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\BR|bancoReg~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~882_q\);

\BR|bancoReg~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~626_q\);

\BR|bancoReg~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1882_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~882_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~882_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~626_q\,
	combout => \BR|bancoReg~1882_combout\);

\BR|bancoReg~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1010_q\);

\BR|bancoReg~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1883_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1882_combout\ & ((\BR|bancoReg~1010_q\))) # (!\BR|bancoReg~1882_combout\ & (\BR|bancoReg~754_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~754_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1882_combout\,
	datad => \BR|bancoReg~1010_q\,
	combout => \BR|bancoReg~1883_combout\);

\BR|bancoReg~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~850_q\);

\BR|bancoReg~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~722_q\);

\BR|bancoReg~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~594_q\);

\BR|bancoReg~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1884_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~722_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~722_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~594_q\,
	combout => \BR|bancoReg~1884_combout\);

\BR|bancoReg~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~978_q\);

\BR|bancoReg~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1885_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1884_combout\ & ((\BR|bancoReg~978_q\))) # (!\BR|bancoReg~1884_combout\ & (\BR|bancoReg~850_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~850_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1884_combout\,
	datad => \BR|bancoReg~978_q\,
	combout => \BR|bancoReg~1885_combout\);

\BR|bancoReg~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~690_q\);

\BR|bancoReg~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~818_q\);

\BR|bancoReg~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~562_q\);

\BR|bancoReg~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1886_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~818_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~818_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~562_q\,
	combout => \BR|bancoReg~1886_combout\);

\BR|bancoReg~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~946_q\);

\BR|bancoReg~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1887_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1886_combout\ & ((\BR|bancoReg~946_q\))) # (!\BR|bancoReg~1886_combout\ & (\BR|bancoReg~690_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~690_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1886_combout\,
	datad => \BR|bancoReg~946_q\,
	combout => \BR|bancoReg~1887_combout\);

\BR|bancoReg~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1888_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1885_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1887_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1885_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1887_combout\,
	combout => \BR|bancoReg~1888_combout\);

\BR|bancoReg~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~914_q\);

\BR|bancoReg~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~786_q\);

\BR|bancoReg~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~658_q\);

\BR|bancoReg~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1889_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~786_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~786_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~658_q\,
	combout => \BR|bancoReg~1889_combout\);

\BR|bancoReg~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1042_q\);

\BR|bancoReg~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1890_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1889_combout\ & ((\BR|bancoReg~1042_q\))) # (!\BR|bancoReg~1889_combout\ & (\BR|bancoReg~914_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~914_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1889_combout\,
	datad => \BR|bancoReg~1042_q\,
	combout => \BR|bancoReg~1890_combout\);

\BR|bancoReg~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1891_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1888_combout\ & ((\BR|bancoReg~1890_combout\))) # (!\BR|bancoReg~1888_combout\ & (\BR|bancoReg~1883_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1883_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1888_combout\,
	datad => \BR|bancoReg~1890_combout\,
	combout => \BR|bancoReg~1891_combout\);

\BR|bancoReg~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~370_q\);

\BR|bancoReg~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~338_q\);

\BR|bancoReg~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~306_q\);

\BR|bancoReg~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1892_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~338_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~338_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~306_q\,
	combout => \BR|bancoReg~1892_combout\);

\BR|bancoReg~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~402_q\);

\BR|bancoReg~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1893_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1892_combout\ & ((\BR|bancoReg~402_q\))) # (!\BR|bancoReg~1892_combout\ & (\BR|bancoReg~370_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~370_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1892_combout\,
	datad => \BR|bancoReg~402_q\,
	combout => \BR|bancoReg~1893_combout\);

\BR|bancoReg~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~210_q\);

\BR|bancoReg~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~242_q\);

\BR|bancoReg~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~178_q\);

\BR|bancoReg~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1894_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~242_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~242_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~178_q\,
	combout => \BR|bancoReg~1894_combout\);

\BR|bancoReg~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~274_q\);

\BR|bancoReg~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1895_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1894_combout\ & ((\BR|bancoReg~274_q\))) # (!\BR|bancoReg~1894_combout\ & (\BR|bancoReg~210_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~210_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1894_combout\,
	datad => \BR|bancoReg~274_q\,
	combout => \BR|bancoReg~1895_combout\);

\BR|bancoReg~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~114_q\);

\BR|bancoReg~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~82_q\);

\BR|bancoReg~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~50_q\);

\BR|bancoReg~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1896_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~82_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~82_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~50_q\,
	combout => \BR|bancoReg~1896_combout\);

\BR|bancoReg~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~146_q\);

\BR|bancoReg~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1897_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1896_combout\ & ((\BR|bancoReg~146_q\))) # (!\BR|bancoReg~1896_combout\ & (\BR|bancoReg~114_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~114_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1896_combout\,
	datad => \BR|bancoReg~146_q\,
	combout => \BR|bancoReg~1897_combout\);

\BR|bancoReg~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1898_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1895_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1897_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1895_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1897_combout\,
	combout => \BR|bancoReg~1898_combout\);

\BR|bancoReg~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~466_q\);

\BR|bancoReg~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~498_q\);

\BR|bancoReg~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~434_q\);

\BR|bancoReg~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1899_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~498_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~498_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~434_q\,
	combout => \BR|bancoReg~1899_combout\);

\BR|bancoReg~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~530_q\);

\BR|bancoReg~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1900_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1899_combout\ & ((\BR|bancoReg~530_q\))) # (!\BR|bancoReg~1899_combout\ & (\BR|bancoReg~466_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~466_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1899_combout\,
	datad => \BR|bancoReg~530_q\,
	combout => \BR|bancoReg~1900_combout\);

\BR|bancoReg~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1901_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1898_combout\ & ((\BR|bancoReg~1900_combout\))) # (!\BR|bancoReg~1898_combout\ & (\BR|bancoReg~1893_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1893_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1898_combout\,
	datad => \BR|bancoReg~1900_combout\,
	combout => \BR|bancoReg~1901_combout\);

\BR|saidaA[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[12]~20_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1891_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1901_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1891_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1901_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[12]~20_combout\);

\IDEX|data_s[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(86));

\EXMEM|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(16));

\RAM|ram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\BR|bancoReg~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~849_q\);

\BR|bancoReg~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~593_q\);

\BR|bancoReg~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1922_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~849_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~849_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~593_q\,
	combout => \BR|bancoReg~1922_combout\);

\BR|bancoReg~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~977_q\);

\BR|bancoReg~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1923_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1922_combout\ & ((\BR|bancoReg~977_q\))) # (!\BR|bancoReg~1922_combout\ & (\BR|bancoReg~721_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~721_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1922_combout\,
	datad => \BR|bancoReg~977_q\,
	combout => \BR|bancoReg~1923_combout\);

\BR|bancoReg~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~881_q\);

\BR|bancoReg~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~753_q\);

\BR|bancoReg~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~625_q\);

\BR|bancoReg~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1924_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~753_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~753_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~625_q\,
	combout => \BR|bancoReg~1924_combout\);

\BR|bancoReg~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1009_q\);

\BR|bancoReg~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1925_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1924_combout\ & ((\BR|bancoReg~1009_q\))) # (!\BR|bancoReg~1924_combout\ & (\BR|bancoReg~881_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~881_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1924_combout\,
	datad => \BR|bancoReg~1009_q\,
	combout => \BR|bancoReg~1925_combout\);

\BR|bancoReg~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~817_q\);

\BR|bancoReg~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~689_q\);

\BR|bancoReg~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~561_q\);

\BR|bancoReg~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1926_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~689_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~689_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~561_q\,
	combout => \BR|bancoReg~1926_combout\);

\BR|bancoReg~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~945_q\);

\BR|bancoReg~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1927_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1926_combout\ & ((\BR|bancoReg~945_q\))) # (!\BR|bancoReg~1926_combout\ & (\BR|bancoReg~817_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~817_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1926_combout\,
	datad => \BR|bancoReg~945_q\,
	combout => \BR|bancoReg~1927_combout\);

\BR|bancoReg~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1928_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~1925_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1927_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~1925_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~1927_combout\,
	combout => \BR|bancoReg~1928_combout\);

\BR|bancoReg~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~785_q\);

\BR|bancoReg~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~913_q\);

\BR|bancoReg~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~657_q\);

\BR|bancoReg~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1929_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~913_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~913_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~657_q\,
	combout => \BR|bancoReg~1929_combout\);

\BR|bancoReg~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1041_q\);

\BR|bancoReg~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1930_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1929_combout\ & ((\BR|bancoReg~1041_q\))) # (!\BR|bancoReg~1929_combout\ & (\BR|bancoReg~785_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~785_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1929_combout\,
	datad => \BR|bancoReg~1041_q\,
	combout => \BR|bancoReg~1930_combout\);

\BR|bancoReg~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1931_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1928_combout\ & ((\BR|bancoReg~1930_combout\))) # (!\BR|bancoReg~1928_combout\ & (\BR|bancoReg~1923_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1923_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1928_combout\,
	datad => \BR|bancoReg~1930_combout\,
	combout => \BR|bancoReg~1931_combout\);

\BR|bancoReg~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~241_q\);

\BR|bancoReg~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~209_q\);

\BR|bancoReg~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~177_q\);

\BR|bancoReg~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1932_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~209_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~209_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~177_q\,
	combout => \BR|bancoReg~1932_combout\);

\BR|bancoReg~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~273_q\);

\BR|bancoReg~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1933_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1932_combout\ & ((\BR|bancoReg~273_q\))) # (!\BR|bancoReg~1932_combout\ & (\BR|bancoReg~241_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~241_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1932_combout\,
	datad => \BR|bancoReg~273_q\,
	combout => \BR|bancoReg~1933_combout\);

\BR|bancoReg~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~337_q\);

\BR|bancoReg~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~369_q\);

\BR|bancoReg~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~305_q\);

\BR|bancoReg~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1934_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~369_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~369_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~305_q\,
	combout => \BR|bancoReg~1934_combout\);

\BR|bancoReg~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~401_q\);

\BR|bancoReg~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1935_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1934_combout\ & ((\BR|bancoReg~401_q\))) # (!\BR|bancoReg~1934_combout\ & (\BR|bancoReg~337_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~337_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1934_combout\,
	datad => \BR|bancoReg~401_q\,
	combout => \BR|bancoReg~1935_combout\);

\BR|bancoReg~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~81_q\);

\BR|bancoReg~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~113_q\);

\BR|bancoReg~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~49_q\);

\BR|bancoReg~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1936_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~113_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~113_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~49_q\,
	combout => \BR|bancoReg~1936_combout\);

\BR|bancoReg~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~145_q\);

\BR|bancoReg~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1937_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1936_combout\ & ((\BR|bancoReg~145_q\))) # (!\BR|bancoReg~1936_combout\ & (\BR|bancoReg~81_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~81_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1936_combout\,
	datad => \BR|bancoReg~145_q\,
	combout => \BR|bancoReg~1937_combout\);

\BR|bancoReg~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1938_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~1935_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1937_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~1935_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~1937_combout\,
	combout => \BR|bancoReg~1938_combout\);

\BR|bancoReg~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~497_q\);

\BR|bancoReg~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~465_q\);

\BR|bancoReg~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~433_q\);

\BR|bancoReg~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1939_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~465_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~465_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~433_q\,
	combout => \BR|bancoReg~1939_combout\);

\BR|bancoReg~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~529_q\);

\BR|bancoReg~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1940_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1939_combout\ & ((\BR|bancoReg~529_q\))) # (!\BR|bancoReg~1939_combout\ & (\BR|bancoReg~497_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~497_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1939_combout\,
	datad => \BR|bancoReg~529_q\,
	combout => \BR|bancoReg~1940_combout\);

\BR|bancoReg~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1941_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1938_combout\ & ((\BR|bancoReg~1940_combout\))) # (!\BR|bancoReg~1938_combout\ & (\BR|bancoReg~1933_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1933_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1938_combout\,
	datad => \BR|bancoReg~1940_combout\,
	combout => \BR|bancoReg~1941_combout\);

\BR|saidaA[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[11]~21_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1931_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1941_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1931_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1941_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[11]~21_combout\);

\IDEX|data_s[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(85));

\ROM|memROM_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\IDEX|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a10~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(20));

\EXMEM|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(15));

\RAM|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\BR|bancoReg~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~880_q\);

\BR|bancoReg~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~624_q\);

\BR|bancoReg~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1962_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~880_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~624_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~880_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~624_q\,
	combout => \BR|bancoReg~1962_combout\);

\BR|bancoReg~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1008_q\);

\BR|bancoReg~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1963_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1962_combout\ & ((\BR|bancoReg~1008_q\))) # (!\BR|bancoReg~1962_combout\ & (\BR|bancoReg~752_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~752_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1962_combout\,
	datad => \BR|bancoReg~1008_q\,
	combout => \BR|bancoReg~1963_combout\);

\BR|bancoReg~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~848_q\);

\BR|bancoReg~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~720_q\);

\BR|bancoReg~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~592_q\);

\BR|bancoReg~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1964_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~720_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~720_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~592_q\,
	combout => \BR|bancoReg~1964_combout\);

\BR|bancoReg~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~976_q\);

\BR|bancoReg~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1965_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1964_combout\ & ((\BR|bancoReg~976_q\))) # (!\BR|bancoReg~1964_combout\ & (\BR|bancoReg~848_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~848_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1964_combout\,
	datad => \BR|bancoReg~976_q\,
	combout => \BR|bancoReg~1965_combout\);

\BR|bancoReg~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~688_q\);

\BR|bancoReg~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~816_q\);

\BR|bancoReg~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~560_q\);

\BR|bancoReg~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1966_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~816_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~816_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~560_q\,
	combout => \BR|bancoReg~1966_combout\);

\BR|bancoReg~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~944_q\);

\BR|bancoReg~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1967_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1966_combout\ & ((\BR|bancoReg~944_q\))) # (!\BR|bancoReg~1966_combout\ & (\BR|bancoReg~688_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~688_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~1966_combout\,
	datad => \BR|bancoReg~944_q\,
	combout => \BR|bancoReg~1967_combout\);

\BR|bancoReg~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1968_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~1965_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1967_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~1965_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~1967_combout\,
	combout => \BR|bancoReg~1968_combout\);

\BR|bancoReg~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~912_q\);

\BR|bancoReg~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~784_q\);

\BR|bancoReg~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~656_q\);

\BR|bancoReg~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1969_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~784_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~784_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~656_q\,
	combout => \BR|bancoReg~1969_combout\);

\BR|bancoReg~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1040_q\);

\BR|bancoReg~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1970_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1969_combout\ & ((\BR|bancoReg~1040_q\))) # (!\BR|bancoReg~1969_combout\ & (\BR|bancoReg~912_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~912_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1969_combout\,
	datad => \BR|bancoReg~1040_q\,
	combout => \BR|bancoReg~1970_combout\);

\BR|bancoReg~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1971_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1968_combout\ & ((\BR|bancoReg~1970_combout\))) # (!\BR|bancoReg~1968_combout\ & (\BR|bancoReg~1963_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1963_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1968_combout\,
	datad => \BR|bancoReg~1970_combout\,
	combout => \BR|bancoReg~1971_combout\);

\BR|bancoReg~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~368_q\);

\BR|bancoReg~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~336_q\);

\BR|bancoReg~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~304_q\);

\BR|bancoReg~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1972_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~336_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~336_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~304_q\,
	combout => \BR|bancoReg~1972_combout\);

\BR|bancoReg~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~400_q\);

\BR|bancoReg~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1973_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1972_combout\ & ((\BR|bancoReg~400_q\))) # (!\BR|bancoReg~1972_combout\ & (\BR|bancoReg~368_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~368_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1972_combout\,
	datad => \BR|bancoReg~400_q\,
	combout => \BR|bancoReg~1973_combout\);

\BR|bancoReg~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~208_q\);

\BR|bancoReg~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~240_q\);

\BR|bancoReg~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~176_q\);

\BR|bancoReg~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1974_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~240_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~240_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~176_q\,
	combout => \BR|bancoReg~1974_combout\);

\BR|bancoReg~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~272_q\);

\BR|bancoReg~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1975_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1974_combout\ & ((\BR|bancoReg~272_q\))) # (!\BR|bancoReg~1974_combout\ & (\BR|bancoReg~208_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~208_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1974_combout\,
	datad => \BR|bancoReg~272_q\,
	combout => \BR|bancoReg~1975_combout\);

\BR|bancoReg~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~112_q\);

\BR|bancoReg~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~80_q\);

\BR|bancoReg~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~48_q\);

\BR|bancoReg~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1976_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~80_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~80_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~48_q\,
	combout => \BR|bancoReg~1976_combout\);

\BR|bancoReg~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~144_q\);

\BR|bancoReg~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1977_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~1976_combout\ & ((\BR|bancoReg~144_q\))) # (!\BR|bancoReg~1976_combout\ & (\BR|bancoReg~112_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~1976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~112_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~1976_combout\,
	datad => \BR|bancoReg~144_q\,
	combout => \BR|bancoReg~1977_combout\);

\BR|bancoReg~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1978_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~1975_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~1977_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~1975_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~1977_combout\,
	combout => \BR|bancoReg~1978_combout\);

\BR|bancoReg~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~464_q\);

\BR|bancoReg~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~496_q\);

\BR|bancoReg~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~432_q\);

\BR|bancoReg~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1979_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~496_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~496_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~432_q\,
	combout => \BR|bancoReg~1979_combout\);

\BR|bancoReg~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~528_q\);

\BR|bancoReg~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1980_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~1979_combout\ & ((\BR|bancoReg~528_q\))) # (!\BR|bancoReg~1979_combout\ & (\BR|bancoReg~464_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~1979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~464_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~1979_combout\,
	datad => \BR|bancoReg~528_q\,
	combout => \BR|bancoReg~1980_combout\);

\BR|bancoReg~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1981_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~1978_combout\ & ((\BR|bancoReg~1980_combout\))) # (!\BR|bancoReg~1978_combout\ & (\BR|bancoReg~1973_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~1978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1973_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~1978_combout\,
	datad => \BR|bancoReg~1980_combout\,
	combout => \BR|bancoReg~1981_combout\);

\BR|saidaA[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[10]~22_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~1971_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~1981_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1971_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~1981_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[10]~22_combout\);

\IDEX|data_s[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[10]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(84));

\ROM|memROM_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\IDEX|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a9~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(19));

\EXMEM|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(14));

\RAM|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\BR|bancoReg~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~847_q\);

\BR|bancoReg~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~591_q\);

\BR|bancoReg~2002\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2002_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~847_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~847_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~591_q\,
	combout => \BR|bancoReg~2002_combout\);

\BR|bancoReg~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~975_q\);

\BR|bancoReg~2003\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2003_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2002_combout\ & ((\BR|bancoReg~975_q\))) # (!\BR|bancoReg~2002_combout\ & (\BR|bancoReg~719_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~719_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2002_combout\,
	datad => \BR|bancoReg~975_q\,
	combout => \BR|bancoReg~2003_combout\);

\BR|bancoReg~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~879_q\);

\BR|bancoReg~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~751_q\);

\BR|bancoReg~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~623_q\);

\BR|bancoReg~2004\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2004_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~751_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~751_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~623_q\,
	combout => \BR|bancoReg~2004_combout\);

\BR|bancoReg~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1007_q\);

\BR|bancoReg~2005\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2005_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2004_combout\ & ((\BR|bancoReg~1007_q\))) # (!\BR|bancoReg~2004_combout\ & (\BR|bancoReg~879_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~879_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2004_combout\,
	datad => \BR|bancoReg~1007_q\,
	combout => \BR|bancoReg~2005_combout\);

\BR|bancoReg~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~815_q\);

\BR|bancoReg~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~687_q\);

\BR|bancoReg~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~559_q\);

\BR|bancoReg~2006\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2006_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~687_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~687_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~559_q\,
	combout => \BR|bancoReg~2006_combout\);

\BR|bancoReg~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~943_q\);

\BR|bancoReg~2007\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2007_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2006_combout\ & ((\BR|bancoReg~943_q\))) # (!\BR|bancoReg~2006_combout\ & (\BR|bancoReg~815_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~815_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2006_combout\,
	datad => \BR|bancoReg~943_q\,
	combout => \BR|bancoReg~2007_combout\);

\BR|bancoReg~2008\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2008_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~2005_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2007_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~2005_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~2007_combout\,
	combout => \BR|bancoReg~2008_combout\);

\BR|bancoReg~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~783_q\);

\BR|bancoReg~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~911_q\);

\BR|bancoReg~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~655_q\);

\BR|bancoReg~2009\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2009_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~911_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~911_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~655_q\,
	combout => \BR|bancoReg~2009_combout\);

\BR|bancoReg~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1039_q\);

\BR|bancoReg~2010\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2010_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2009_combout\ & ((\BR|bancoReg~1039_q\))) # (!\BR|bancoReg~2009_combout\ & (\BR|bancoReg~783_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~783_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2009_combout\,
	datad => \BR|bancoReg~1039_q\,
	combout => \BR|bancoReg~2010_combout\);

\BR|bancoReg~2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2011_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2008_combout\ & ((\BR|bancoReg~2010_combout\))) # (!\BR|bancoReg~2008_combout\ & (\BR|bancoReg~2003_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2003_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2008_combout\,
	datad => \BR|bancoReg~2010_combout\,
	combout => \BR|bancoReg~2011_combout\);

\BR|bancoReg~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~239_q\);

\BR|bancoReg~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~207_q\);

\BR|bancoReg~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~175_q\);

\BR|bancoReg~2012\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2012_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~207_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~207_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~175_q\,
	combout => \BR|bancoReg~2012_combout\);

\BR|bancoReg~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~271_q\);

\BR|bancoReg~2013\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2013_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2012_combout\ & ((\BR|bancoReg~271_q\))) # (!\BR|bancoReg~2012_combout\ & (\BR|bancoReg~239_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~239_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2012_combout\,
	datad => \BR|bancoReg~271_q\,
	combout => \BR|bancoReg~2013_combout\);

\BR|bancoReg~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~335_q\);

\BR|bancoReg~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~367_q\);

\BR|bancoReg~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~303_q\);

\BR|bancoReg~2014\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2014_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~367_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~367_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~303_q\,
	combout => \BR|bancoReg~2014_combout\);

\BR|bancoReg~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~399_q\);

\BR|bancoReg~2015\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2015_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2014_combout\ & ((\BR|bancoReg~399_q\))) # (!\BR|bancoReg~2014_combout\ & (\BR|bancoReg~335_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~335_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2014_combout\,
	datad => \BR|bancoReg~399_q\,
	combout => \BR|bancoReg~2015_combout\);

\BR|bancoReg~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~79_q\);

\BR|bancoReg~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~111_q\);

\BR|bancoReg~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~47_q\);

\BR|bancoReg~2016\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2016_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~111_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~111_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~47_q\,
	combout => \BR|bancoReg~2016_combout\);

\BR|bancoReg~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~143_q\);

\BR|bancoReg~2017\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2017_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2016_combout\ & ((\BR|bancoReg~143_q\))) # (!\BR|bancoReg~2016_combout\ & (\BR|bancoReg~79_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~79_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2016_combout\,
	datad => \BR|bancoReg~143_q\,
	combout => \BR|bancoReg~2017_combout\);

\BR|bancoReg~2018\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2018_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~2015_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2017_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~2015_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~2017_combout\,
	combout => \BR|bancoReg~2018_combout\);

\BR|bancoReg~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~495_q\);

\BR|bancoReg~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~463_q\);

\BR|bancoReg~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~431_q\);

\BR|bancoReg~2019\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2019_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~463_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~431_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~463_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~431_q\,
	combout => \BR|bancoReg~2019_combout\);

\BR|bancoReg~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~527_q\);

\BR|bancoReg~2020\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2020_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2019_combout\ & ((\BR|bancoReg~527_q\))) # (!\BR|bancoReg~2019_combout\ & (\BR|bancoReg~495_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~495_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2019_combout\,
	datad => \BR|bancoReg~527_q\,
	combout => \BR|bancoReg~2020_combout\);

\BR|bancoReg~2021\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2021_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2018_combout\ & ((\BR|bancoReg~2020_combout\))) # (!\BR|bancoReg~2018_combout\ & (\BR|bancoReg~2013_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2013_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2018_combout\,
	datad => \BR|bancoReg~2020_combout\,
	combout => \BR|bancoReg~2021_combout\);

\BR|saidaA[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[9]~23_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2011_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2021_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2011_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2021_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[9]~23_combout\);

\IDEX|data_s[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(83));

\ROM|memROM_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\IDEX|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ROM|memROM_rtl_0|auto_generated|ram_block1a8~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(18));

\EXMEM|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(13));

\RAM|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\BR|bancoReg~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~878_q\);

\BR|bancoReg~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~622_q\);

\BR|bancoReg~2042\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2042_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~878_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~622_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~878_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~622_q\,
	combout => \BR|bancoReg~2042_combout\);

\BR|bancoReg~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1006_q\);

\BR|bancoReg~2043\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2043_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2042_combout\ & ((\BR|bancoReg~1006_q\))) # (!\BR|bancoReg~2042_combout\ & (\BR|bancoReg~750_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~750_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2042_combout\,
	datad => \BR|bancoReg~1006_q\,
	combout => \BR|bancoReg~2043_combout\);

\BR|bancoReg~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~846_q\);

\BR|bancoReg~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~718_q\);

\BR|bancoReg~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~590_q\);

\BR|bancoReg~2044\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2044_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~718_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~718_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~590_q\,
	combout => \BR|bancoReg~2044_combout\);

\BR|bancoReg~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~974_q\);

\BR|bancoReg~2045\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2045_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2044_combout\ & ((\BR|bancoReg~974_q\))) # (!\BR|bancoReg~2044_combout\ & (\BR|bancoReg~846_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~846_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2044_combout\,
	datad => \BR|bancoReg~974_q\,
	combout => \BR|bancoReg~2045_combout\);

\BR|bancoReg~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~686_q\);

\BR|bancoReg~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~814_q\);

\BR|bancoReg~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~558_q\);

\BR|bancoReg~2046\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2046_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\BR|bancoReg~814_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~558_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \BR|bancoReg~814_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \BR|bancoReg~558_q\,
	combout => \BR|bancoReg~2046_combout\);

\BR|bancoReg~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~942_q\);

\BR|bancoReg~2047\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2047_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2046_combout\ & ((\BR|bancoReg~942_q\))) # (!\BR|bancoReg~2046_combout\ & (\BR|bancoReg~686_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (((\BR|bancoReg~2046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~686_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datac => \BR|bancoReg~2046_combout\,
	datad => \BR|bancoReg~942_q\,
	combout => \BR|bancoReg~2047_combout\);

\BR|bancoReg~2048\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2048_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~2045_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2047_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~2045_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~2047_combout\,
	combout => \BR|bancoReg~2048_combout\);

\BR|bancoReg~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~910_q\);

\BR|bancoReg~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~782_q\);

\BR|bancoReg~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~654_q\);

\BR|bancoReg~2049\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2049_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~782_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~782_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~654_q\,
	combout => \BR|bancoReg~2049_combout\);

\BR|bancoReg~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~1038_q\);

\BR|bancoReg~2050\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2050_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2049_combout\ & ((\BR|bancoReg~1038_q\))) # (!\BR|bancoReg~2049_combout\ & (\BR|bancoReg~910_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~910_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2049_combout\,
	datad => \BR|bancoReg~1038_q\,
	combout => \BR|bancoReg~2050_combout\);

\BR|bancoReg~2051\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2051_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2048_combout\ & ((\BR|bancoReg~2050_combout\))) # (!\BR|bancoReg~2048_combout\ & (\BR|bancoReg~2043_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2043_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2048_combout\,
	datad => \BR|bancoReg~2050_combout\,
	combout => \BR|bancoReg~2051_combout\);

\BR|bancoReg~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~366_q\);

\BR|bancoReg~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~334_q\);

\BR|bancoReg~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~302_q\);

\BR|bancoReg~2052\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2052_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~334_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~334_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~302_q\,
	combout => \BR|bancoReg~2052_combout\);

\BR|bancoReg~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~398_q\);

\BR|bancoReg~2053\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2053_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2052_combout\ & ((\BR|bancoReg~398_q\))) # (!\BR|bancoReg~2052_combout\ & (\BR|bancoReg~366_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~366_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2052_combout\,
	datad => \BR|bancoReg~398_q\,
	combout => \BR|bancoReg~2053_combout\);

\BR|bancoReg~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~206_q\);

\BR|bancoReg~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~238_q\);

\BR|bancoReg~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~174_q\);

\BR|bancoReg~2054\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2054_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~238_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~238_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~174_q\,
	combout => \BR|bancoReg~2054_combout\);

\BR|bancoReg~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~270_q\);

\BR|bancoReg~2055\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2055_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2054_combout\ & ((\BR|bancoReg~270_q\))) # (!\BR|bancoReg~2054_combout\ & (\BR|bancoReg~206_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~206_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2054_combout\,
	datad => \BR|bancoReg~270_q\,
	combout => \BR|bancoReg~2055_combout\);

\BR|bancoReg~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~110_q\);

\BR|bancoReg~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~78_q\);

\BR|bancoReg~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~46_q\);

\BR|bancoReg~2056\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2056_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\BR|bancoReg~78_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \BR|bancoReg~78_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \BR|bancoReg~46_q\,
	combout => \BR|bancoReg~2056_combout\);

\BR|bancoReg~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~142_q\);

\BR|bancoReg~2057\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2057_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~2056_combout\ & ((\BR|bancoReg~142_q\))) # (!\BR|bancoReg~2056_combout\ & (\BR|bancoReg~110_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (((\BR|bancoReg~2056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~110_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datac => \BR|bancoReg~2056_combout\,
	datad => \BR|bancoReg~142_q\,
	combout => \BR|bancoReg~2057_combout\);

\BR|bancoReg~2058\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2058_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\BR|bancoReg~2055_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\ & ((\BR|bancoReg~2057_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \BR|bancoReg~2055_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \BR|bancoReg~2057_combout\,
	combout => \BR|bancoReg~2058_combout\);

\BR|bancoReg~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~462_q\);

\BR|bancoReg~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~494_q\);

\BR|bancoReg~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~430_q\);

\BR|bancoReg~2059\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2059_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\BR|bancoReg~494_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\BR|bancoReg~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \BR|bancoReg~494_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \BR|bancoReg~430_q\,
	combout => \BR|bancoReg~2059_combout\);

\BR|bancoReg~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~526_q\);

\BR|bancoReg~2060\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2060_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\BR|bancoReg~2059_combout\ & ((\BR|bancoReg~526_q\))) # (!\BR|bancoReg~2059_combout\ & (\BR|bancoReg~462_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\ & (((\BR|bancoReg~2059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~462_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datac => \BR|bancoReg~2059_combout\,
	datad => \BR|bancoReg~526_q\,
	combout => \BR|bancoReg~2060_combout\);

\BR|bancoReg~2061\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2061_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\BR|bancoReg~2058_combout\ & ((\BR|bancoReg~2060_combout\))) # (!\BR|bancoReg~2058_combout\ & (\BR|bancoReg~2053_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\BR|bancoReg~2058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2053_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \BR|bancoReg~2058_combout\,
	datad => \BR|bancoReg~2060_combout\,
	combout => \BR|bancoReg~2061_combout\);

\BR|saidaA[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaA[8]~24_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\BR|bancoReg~2051_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\BR|bancoReg~2061_combout\ & !\BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2051_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \BR|bancoReg~2061_combout\,
	datad => \BR|Equal0~0_combout\,
	combout => \BR|saidaA[8]~24_combout\);

\IDEX|data_s[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaA[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(82));

\ULA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~14_combout\ = (\mux_Banco_Ula|saida[7]~25_combout\ & ((\IDEX|data_s\(81) & (!\ULA|Add1~13\)) # (!\IDEX|data_s\(81) & ((\ULA|Add1~13\) # (GND))))) # (!\mux_Banco_Ula|saida[7]~25_combout\ & ((\IDEX|data_s\(81) & (\ULA|Add1~13\ & VCC)) # 
-- (!\IDEX|data_s\(81) & (!\ULA|Add1~13\))))
-- \ULA|Add1~15\ = CARRY((\mux_Banco_Ula|saida[7]~25_combout\ & ((!\ULA|Add1~13\) # (!\IDEX|data_s\(81)))) # (!\mux_Banco_Ula|saida[7]~25_combout\ & (!\IDEX|data_s\(81) & !\ULA|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[7]~25_combout\,
	datab => \IDEX|data_s\(81),
	datad => VCC,
	cin => \ULA|Add1~13\,
	combout => \ULA|Add1~14_combout\,
	cout => \ULA|Add1~15\);

\ULA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~16_combout\ = ((\mux_Banco_Ula|saida[8]~24_combout\ $ (\IDEX|data_s\(82) $ (\ULA|Add1~15\)))) # (GND)
-- \ULA|Add1~17\ = CARRY((\mux_Banco_Ula|saida[8]~24_combout\ & (\IDEX|data_s\(82) & !\ULA|Add1~15\)) # (!\mux_Banco_Ula|saida[8]~24_combout\ & ((\IDEX|data_s\(82)) # (!\ULA|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[8]~24_combout\,
	datab => \IDEX|data_s\(82),
	datad => VCC,
	cin => \ULA|Add1~15\,
	combout => \ULA|Add1~16_combout\,
	cout => \ULA|Add1~17\);

\ULA|soma[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[1]~2_combout\ = (\mux_Banco_Ula|saida[1]~31_combout\ & ((\IDEX|data_s\(75) & (\ULA|soma[0]~1\ & VCC)) # (!\IDEX|data_s\(75) & (!\ULA|soma[0]~1\)))) # (!\mux_Banco_Ula|saida[1]~31_combout\ & ((\IDEX|data_s\(75) & (!\ULA|soma[0]~1\)) # 
-- (!\IDEX|data_s\(75) & ((\ULA|soma[0]~1\) # (GND)))))
-- \ULA|soma[1]~3\ = CARRY((\mux_Banco_Ula|saida[1]~31_combout\ & (!\IDEX|data_s\(75) & !\ULA|soma[0]~1\)) # (!\mux_Banco_Ula|saida[1]~31_combout\ & ((!\ULA|soma[0]~1\) # (!\IDEX|data_s\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[1]~31_combout\,
	datab => \IDEX|data_s\(75),
	datad => VCC,
	cin => \ULA|soma[0]~1\,
	combout => \ULA|soma[1]~2_combout\,
	cout => \ULA|soma[1]~3\);

\ULA|soma[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[2]~4_combout\ = ((\mux_Banco_Ula|saida[2]~30_combout\ $ (\IDEX|data_s\(76) $ (!\ULA|soma[1]~3\)))) # (GND)
-- \ULA|soma[2]~5\ = CARRY((\mux_Banco_Ula|saida[2]~30_combout\ & ((\IDEX|data_s\(76)) # (!\ULA|soma[1]~3\))) # (!\mux_Banco_Ula|saida[2]~30_combout\ & (\IDEX|data_s\(76) & !\ULA|soma[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[2]~30_combout\,
	datab => \IDEX|data_s\(76),
	datad => VCC,
	cin => \ULA|soma[1]~3\,
	combout => \ULA|soma[2]~4_combout\,
	cout => \ULA|soma[2]~5\);

\ULA|soma[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[3]~6_combout\ = (\mux_Banco_Ula|saida[3]~29_combout\ & ((\IDEX|data_s\(77) & (\ULA|soma[2]~5\ & VCC)) # (!\IDEX|data_s\(77) & (!\ULA|soma[2]~5\)))) # (!\mux_Banco_Ula|saida[3]~29_combout\ & ((\IDEX|data_s\(77) & (!\ULA|soma[2]~5\)) # 
-- (!\IDEX|data_s\(77) & ((\ULA|soma[2]~5\) # (GND)))))
-- \ULA|soma[3]~7\ = CARRY((\mux_Banco_Ula|saida[3]~29_combout\ & (!\IDEX|data_s\(77) & !\ULA|soma[2]~5\)) # (!\mux_Banco_Ula|saida[3]~29_combout\ & ((!\ULA|soma[2]~5\) # (!\IDEX|data_s\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[3]~29_combout\,
	datab => \IDEX|data_s\(77),
	datad => VCC,
	cin => \ULA|soma[2]~5\,
	combout => \ULA|soma[3]~6_combout\,
	cout => \ULA|soma[3]~7\);

\ULA|soma[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[4]~8_combout\ = ((\mux_Banco_Ula|saida[4]~28_combout\ $ (\IDEX|data_s\(78) $ (!\ULA|soma[3]~7\)))) # (GND)
-- \ULA|soma[4]~9\ = CARRY((\mux_Banco_Ula|saida[4]~28_combout\ & ((\IDEX|data_s\(78)) # (!\ULA|soma[3]~7\))) # (!\mux_Banco_Ula|saida[4]~28_combout\ & (\IDEX|data_s\(78) & !\ULA|soma[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[4]~28_combout\,
	datab => \IDEX|data_s\(78),
	datad => VCC,
	cin => \ULA|soma[3]~7\,
	combout => \ULA|soma[4]~8_combout\,
	cout => \ULA|soma[4]~9\);

\ULA|soma[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[5]~10_combout\ = (\mux_Banco_Ula|saida[5]~27_combout\ & ((\IDEX|data_s\(79) & (\ULA|soma[4]~9\ & VCC)) # (!\IDEX|data_s\(79) & (!\ULA|soma[4]~9\)))) # (!\mux_Banco_Ula|saida[5]~27_combout\ & ((\IDEX|data_s\(79) & (!\ULA|soma[4]~9\)) # 
-- (!\IDEX|data_s\(79) & ((\ULA|soma[4]~9\) # (GND)))))
-- \ULA|soma[5]~11\ = CARRY((\mux_Banco_Ula|saida[5]~27_combout\ & (!\IDEX|data_s\(79) & !\ULA|soma[4]~9\)) # (!\mux_Banco_Ula|saida[5]~27_combout\ & ((!\ULA|soma[4]~9\) # (!\IDEX|data_s\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[5]~27_combout\,
	datab => \IDEX|data_s\(79),
	datad => VCC,
	cin => \ULA|soma[4]~9\,
	combout => \ULA|soma[5]~10_combout\,
	cout => \ULA|soma[5]~11\);

\ULA|soma[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[6]~12_combout\ = ((\mux_Banco_Ula|saida[6]~26_combout\ $ (\IDEX|data_s\(80) $ (!\ULA|soma[5]~11\)))) # (GND)
-- \ULA|soma[6]~13\ = CARRY((\mux_Banco_Ula|saida[6]~26_combout\ & ((\IDEX|data_s\(80)) # (!\ULA|soma[5]~11\))) # (!\mux_Banco_Ula|saida[6]~26_combout\ & (\IDEX|data_s\(80) & !\ULA|soma[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[6]~26_combout\,
	datab => \IDEX|data_s\(80),
	datad => VCC,
	cin => \ULA|soma[5]~11\,
	combout => \ULA|soma[6]~12_combout\,
	cout => \ULA|soma[6]~13\);

\ULA|soma[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[7]~14_combout\ = (\mux_Banco_Ula|saida[7]~25_combout\ & ((\IDEX|data_s\(81) & (\ULA|soma[6]~13\ & VCC)) # (!\IDEX|data_s\(81) & (!\ULA|soma[6]~13\)))) # (!\mux_Banco_Ula|saida[7]~25_combout\ & ((\IDEX|data_s\(81) & (!\ULA|soma[6]~13\)) # 
-- (!\IDEX|data_s\(81) & ((\ULA|soma[6]~13\) # (GND)))))
-- \ULA|soma[7]~15\ = CARRY((\mux_Banco_Ula|saida[7]~25_combout\ & (!\IDEX|data_s\(81) & !\ULA|soma[6]~13\)) # (!\mux_Banco_Ula|saida[7]~25_combout\ & ((!\ULA|soma[6]~13\) # (!\IDEX|data_s\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[7]~25_combout\,
	datab => \IDEX|data_s\(81),
	datad => VCC,
	cin => \ULA|soma[6]~13\,
	combout => \ULA|soma[7]~14_combout\,
	cout => \ULA|soma[7]~15\);

\ULA|soma[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[8]~16_combout\ = ((\mux_Banco_Ula|saida[8]~24_combout\ $ (\IDEX|data_s\(82) $ (!\ULA|soma[7]~15\)))) # (GND)
-- \ULA|soma[8]~17\ = CARRY((\mux_Banco_Ula|saida[8]~24_combout\ & ((\IDEX|data_s\(82)) # (!\ULA|soma[7]~15\))) # (!\mux_Banco_Ula|saida[8]~24_combout\ & (\IDEX|data_s\(82) & !\ULA|soma[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[8]~24_combout\,
	datab => \IDEX|data_s\(82),
	datad => VCC,
	cin => \ULA|soma[7]~15\,
	combout => \ULA|soma[8]~16_combout\,
	cout => \ULA|soma[8]~17\);

\ULA|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~0_combout\ = (\ULA|soma[8]~16_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[8]~16_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux23~0_combout\);

\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (\UCULA|ALUctr[1]~27_combout\ & ((!\UCULA|ALUctr~29_combout\) # (!\UCULA|ALUctr[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[1]~27_combout\,
	datac => \UCULA|ALUctr[0]~26_combout\,
	datad => \UCULA|ALUctr~29_combout\,
	combout => \ULA|Mux2~0_combout\);

\ULA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~1_combout\ = (\UCULA|ALUctr~29_combout\) # ((\UCULA|ALUctr[0]~26_combout\ & !\UCULA|ALUctr[1]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr~29_combout\,
	datab => \UCULA|ALUctr[0]~26_combout\,
	datad => \UCULA|ALUctr[1]~27_combout\,
	combout => \ULA|Mux2~1_combout\);

\ULA|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~16_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux23~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~16_combout\,
	datab => \ULA|Mux23~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux23~1_combout\);

\ULA|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~2_combout\ = (\ULA|Mux23~1_combout\ & (((\mux_Banco_Ula|saida[8]~24_combout\ & \IDEX|data_s\(82))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux23~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[8]~24_combout\) # (\IDEX|data_s\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[8]~24_combout\,
	datab => \IDEX|data_s\(82),
	datac => \ULA|Mux23~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux23~2_combout\);

\EXMEM|data_s[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(45));

\MEMWB|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(13));

\mux_Ula_Memoria|saida[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[8]~24_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datab => \MEMWB|data_s\(13),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[8]~24_combout\);

\BR|bancoReg~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[8]~24_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~750_q\);

\BR|bancoReg~2022\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2022_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~878_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~622_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~878_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~622_q\,
	combout => \BR|bancoReg~2022_combout\);

\BR|bancoReg~2023\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2023_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2022_combout\ & ((\BR|bancoReg~1006_q\))) # (!\BR|bancoReg~2022_combout\ & (\BR|bancoReg~750_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~750_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2022_combout\,
	datad => \BR|bancoReg~1006_q\,
	combout => \BR|bancoReg~2023_combout\);

\BR|bancoReg~2024\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2024_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~718_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~718_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~590_q\,
	combout => \BR|bancoReg~2024_combout\);

\BR|bancoReg~2025\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2025_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2024_combout\ & ((\BR|bancoReg~974_q\))) # (!\BR|bancoReg~2024_combout\ & (\BR|bancoReg~846_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~846_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2024_combout\,
	datad => \BR|bancoReg~974_q\,
	combout => \BR|bancoReg~2025_combout\);

\BR|bancoReg~2026\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2026_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~814_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~558_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~814_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~558_q\,
	combout => \BR|bancoReg~2026_combout\);

\BR|bancoReg~2027\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2027_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2026_combout\ & ((\BR|bancoReg~942_q\))) # (!\BR|bancoReg~2026_combout\ & (\BR|bancoReg~686_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~686_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2026_combout\,
	datad => \BR|bancoReg~942_q\,
	combout => \BR|bancoReg~2027_combout\);

\BR|bancoReg~2028\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2028_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~2025_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2027_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~2025_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~2027_combout\,
	combout => \BR|bancoReg~2028_combout\);

\BR|bancoReg~2029\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2029_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~782_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~782_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~654_q\,
	combout => \BR|bancoReg~2029_combout\);

\BR|bancoReg~2030\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2030_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2029_combout\ & ((\BR|bancoReg~1038_q\))) # (!\BR|bancoReg~2029_combout\ & (\BR|bancoReg~910_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~910_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2029_combout\,
	datad => \BR|bancoReg~1038_q\,
	combout => \BR|bancoReg~2030_combout\);

\BR|bancoReg~2031\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2031_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2028_combout\ & ((\BR|bancoReg~2030_combout\))) # (!\BR|bancoReg~2028_combout\ & (\BR|bancoReg~2023_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2023_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2028_combout\,
	datad => \BR|bancoReg~2030_combout\,
	combout => \BR|bancoReg~2031_combout\);

\BR|bancoReg~2032\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2032_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~334_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~334_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~302_q\,
	combout => \BR|bancoReg~2032_combout\);

\BR|bancoReg~2033\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2033_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2032_combout\ & ((\BR|bancoReg~398_q\))) # (!\BR|bancoReg~2032_combout\ & (\BR|bancoReg~366_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~366_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2032_combout\,
	datad => \BR|bancoReg~398_q\,
	combout => \BR|bancoReg~2033_combout\);

\BR|bancoReg~2034\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2034_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~238_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~238_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~174_q\,
	combout => \BR|bancoReg~2034_combout\);

\BR|bancoReg~2035\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2035_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2034_combout\ & ((\BR|bancoReg~270_q\))) # (!\BR|bancoReg~2034_combout\ & (\BR|bancoReg~206_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~206_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2034_combout\,
	datad => \BR|bancoReg~270_q\,
	combout => \BR|bancoReg~2035_combout\);

\BR|bancoReg~2036\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2036_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~78_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~78_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~46_q\,
	combout => \BR|bancoReg~2036_combout\);

\BR|bancoReg~2037\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2037_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2036_combout\ & ((\BR|bancoReg~142_q\))) # (!\BR|bancoReg~2036_combout\ & (\BR|bancoReg~110_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~110_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2036_combout\,
	datad => \BR|bancoReg~142_q\,
	combout => \BR|bancoReg~2037_combout\);

\BR|bancoReg~2038\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2038_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~2035_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2037_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~2035_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~2037_combout\,
	combout => \BR|bancoReg~2038_combout\);

\BR|bancoReg~2039\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2039_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~494_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~494_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~430_q\,
	combout => \BR|bancoReg~2039_combout\);

\BR|bancoReg~2040\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2040_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2039_combout\ & ((\BR|bancoReg~526_q\))) # (!\BR|bancoReg~2039_combout\ & (\BR|bancoReg~462_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~462_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2039_combout\,
	datad => \BR|bancoReg~526_q\,
	combout => \BR|bancoReg~2040_combout\);

\BR|bancoReg~2041\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2041_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2038_combout\ & ((\BR|bancoReg~2040_combout\))) # (!\BR|bancoReg~2038_combout\ & (\BR|bancoReg~2033_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2033_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2038_combout\,
	datad => \BR|bancoReg~2040_combout\,
	combout => \BR|bancoReg~2041_combout\);

\BR|saidaB[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[8]~24_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2031_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2041_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2031_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2041_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[8]~24_combout\);

\IDEX|data_s[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(50));

\mux_Banco_Ula|saida[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[8]~24_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(18))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(18),
	datab => \IDEX|data_s\(50),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[8]~24_combout\);

\ULA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~18_combout\ = (\mux_Banco_Ula|saida[9]~23_combout\ & ((\IDEX|data_s\(83) & (!\ULA|Add1~17\)) # (!\IDEX|data_s\(83) & ((\ULA|Add1~17\) # (GND))))) # (!\mux_Banco_Ula|saida[9]~23_combout\ & ((\IDEX|data_s\(83) & (\ULA|Add1~17\ & VCC)) # 
-- (!\IDEX|data_s\(83) & (!\ULA|Add1~17\))))
-- \ULA|Add1~19\ = CARRY((\mux_Banco_Ula|saida[9]~23_combout\ & ((!\ULA|Add1~17\) # (!\IDEX|data_s\(83)))) # (!\mux_Banco_Ula|saida[9]~23_combout\ & (!\IDEX|data_s\(83) & !\ULA|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[9]~23_combout\,
	datab => \IDEX|data_s\(83),
	datad => VCC,
	cin => \ULA|Add1~17\,
	combout => \ULA|Add1~18_combout\,
	cout => \ULA|Add1~19\);

\ULA|soma[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[9]~18_combout\ = (\mux_Banco_Ula|saida[9]~23_combout\ & ((\IDEX|data_s\(83) & (\ULA|soma[8]~17\ & VCC)) # (!\IDEX|data_s\(83) & (!\ULA|soma[8]~17\)))) # (!\mux_Banco_Ula|saida[9]~23_combout\ & ((\IDEX|data_s\(83) & (!\ULA|soma[8]~17\)) # 
-- (!\IDEX|data_s\(83) & ((\ULA|soma[8]~17\) # (GND)))))
-- \ULA|soma[9]~19\ = CARRY((\mux_Banco_Ula|saida[9]~23_combout\ & (!\IDEX|data_s\(83) & !\ULA|soma[8]~17\)) # (!\mux_Banco_Ula|saida[9]~23_combout\ & ((!\ULA|soma[8]~17\) # (!\IDEX|data_s\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[9]~23_combout\,
	datab => \IDEX|data_s\(83),
	datad => VCC,
	cin => \ULA|soma[8]~17\,
	combout => \ULA|soma[9]~18_combout\,
	cout => \ULA|soma[9]~19\);

\ULA|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~0_combout\ = (\ULA|soma[9]~18_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[9]~18_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux22~0_combout\);

\ULA|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~18_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux22~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~18_combout\,
	datab => \ULA|Mux22~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux22~1_combout\);

\ULA|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~2_combout\ = (\ULA|Mux22~1_combout\ & (((\mux_Banco_Ula|saida[9]~23_combout\ & \IDEX|data_s\(83))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux22~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[9]~23_combout\) # (\IDEX|data_s\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[9]~23_combout\,
	datab => \IDEX|data_s\(83),
	datac => \ULA|Mux22~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux22~2_combout\);

\EXMEM|data_s[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(46));

\MEMWB|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(14));

\mux_Ula_Memoria|saida[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[9]~23_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datab => \MEMWB|data_s\(14),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[9]~23_combout\);

\BR|bancoReg~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[9]~23_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~719_q\);

\BR|bancoReg~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1982_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~847_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~847_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~591_q\,
	combout => \BR|bancoReg~1982_combout\);

\BR|bancoReg~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1983_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1982_combout\ & ((\BR|bancoReg~975_q\))) # (!\BR|bancoReg~1982_combout\ & (\BR|bancoReg~719_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~719_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1982_combout\,
	datad => \BR|bancoReg~975_q\,
	combout => \BR|bancoReg~1983_combout\);

\BR|bancoReg~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1984_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~751_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~751_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~623_q\,
	combout => \BR|bancoReg~1984_combout\);

\BR|bancoReg~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1985_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1984_combout\ & ((\BR|bancoReg~1007_q\))) # (!\BR|bancoReg~1984_combout\ & (\BR|bancoReg~879_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~879_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1984_combout\,
	datad => \BR|bancoReg~1007_q\,
	combout => \BR|bancoReg~1985_combout\);

\BR|bancoReg~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1986_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~687_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~687_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~559_q\,
	combout => \BR|bancoReg~1986_combout\);

\BR|bancoReg~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1987_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1986_combout\ & ((\BR|bancoReg~943_q\))) # (!\BR|bancoReg~1986_combout\ & (\BR|bancoReg~815_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~815_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1986_combout\,
	datad => \BR|bancoReg~943_q\,
	combout => \BR|bancoReg~1987_combout\);

\BR|bancoReg~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1988_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1985_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1987_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1985_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1987_combout\,
	combout => \BR|bancoReg~1988_combout\);

\BR|bancoReg~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1989_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~911_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~911_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~655_q\,
	combout => \BR|bancoReg~1989_combout\);

\BR|bancoReg~1990\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1990_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1989_combout\ & ((\BR|bancoReg~1039_q\))) # (!\BR|bancoReg~1989_combout\ & (\BR|bancoReg~783_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~783_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1989_combout\,
	datad => \BR|bancoReg~1039_q\,
	combout => \BR|bancoReg~1990_combout\);

\BR|bancoReg~1991\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1991_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1988_combout\ & ((\BR|bancoReg~1990_combout\))) # (!\BR|bancoReg~1988_combout\ & (\BR|bancoReg~1983_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1983_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1988_combout\,
	datad => \BR|bancoReg~1990_combout\,
	combout => \BR|bancoReg~1991_combout\);

\BR|bancoReg~1992\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1992_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~207_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~207_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~175_q\,
	combout => \BR|bancoReg~1992_combout\);

\BR|bancoReg~1993\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1993_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1992_combout\ & ((\BR|bancoReg~271_q\))) # (!\BR|bancoReg~1992_combout\ & (\BR|bancoReg~239_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~239_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1992_combout\,
	datad => \BR|bancoReg~271_q\,
	combout => \BR|bancoReg~1993_combout\);

\BR|bancoReg~1994\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1994_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~367_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~367_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~303_q\,
	combout => \BR|bancoReg~1994_combout\);

\BR|bancoReg~1995\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1995_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1994_combout\ & ((\BR|bancoReg~399_q\))) # (!\BR|bancoReg~1994_combout\ & (\BR|bancoReg~335_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~335_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1994_combout\,
	datad => \BR|bancoReg~399_q\,
	combout => \BR|bancoReg~1995_combout\);

\BR|bancoReg~1996\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1996_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~111_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~111_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~47_q\,
	combout => \BR|bancoReg~1996_combout\);

\BR|bancoReg~1997\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1997_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1996_combout\ & ((\BR|bancoReg~143_q\))) # (!\BR|bancoReg~1996_combout\ & (\BR|bancoReg~79_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~79_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1996_combout\,
	datad => \BR|bancoReg~143_q\,
	combout => \BR|bancoReg~1997_combout\);

\BR|bancoReg~1998\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1998_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1995_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1997_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1995_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1997_combout\,
	combout => \BR|bancoReg~1998_combout\);

\BR|bancoReg~1999\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1999_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~463_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~431_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~463_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~431_q\,
	combout => \BR|bancoReg~1999_combout\);

\BR|bancoReg~2000\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2000_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1999_combout\ & ((\BR|bancoReg~527_q\))) # (!\BR|bancoReg~1999_combout\ & (\BR|bancoReg~495_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~495_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1999_combout\,
	datad => \BR|bancoReg~527_q\,
	combout => \BR|bancoReg~2000_combout\);

\BR|bancoReg~2001\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2001_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1998_combout\ & ((\BR|bancoReg~2000_combout\))) # (!\BR|bancoReg~1998_combout\ & (\BR|bancoReg~1993_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1993_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1998_combout\,
	datad => \BR|bancoReg~2000_combout\,
	combout => \BR|bancoReg~2001_combout\);

\BR|saidaB[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[9]~23_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1991_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2001_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1991_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2001_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[9]~23_combout\);

\IDEX|data_s[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(51));

\mux_Banco_Ula|saida[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[9]~23_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(19))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(19),
	datab => \IDEX|data_s\(51),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[9]~23_combout\);

\ULA|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~20_combout\ = ((\mux_Banco_Ula|saida[10]~22_combout\ $ (\IDEX|data_s\(84) $ (\ULA|Add1~19\)))) # (GND)
-- \ULA|Add1~21\ = CARRY((\mux_Banco_Ula|saida[10]~22_combout\ & (\IDEX|data_s\(84) & !\ULA|Add1~19\)) # (!\mux_Banco_Ula|saida[10]~22_combout\ & ((\IDEX|data_s\(84)) # (!\ULA|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[10]~22_combout\,
	datab => \IDEX|data_s\(84),
	datad => VCC,
	cin => \ULA|Add1~19\,
	combout => \ULA|Add1~20_combout\,
	cout => \ULA|Add1~21\);

\ULA|soma[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[10]~20_combout\ = ((\mux_Banco_Ula|saida[10]~22_combout\ $ (\IDEX|data_s\(84) $ (!\ULA|soma[9]~19\)))) # (GND)
-- \ULA|soma[10]~21\ = CARRY((\mux_Banco_Ula|saida[10]~22_combout\ & ((\IDEX|data_s\(84)) # (!\ULA|soma[9]~19\))) # (!\mux_Banco_Ula|saida[10]~22_combout\ & (\IDEX|data_s\(84) & !\ULA|soma[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[10]~22_combout\,
	datab => \IDEX|data_s\(84),
	datad => VCC,
	cin => \ULA|soma[9]~19\,
	combout => \ULA|soma[10]~20_combout\,
	cout => \ULA|soma[10]~21\);

\ULA|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~0_combout\ = (\ULA|soma[10]~20_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[10]~20_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux21~0_combout\);

\ULA|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~20_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux21~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~20_combout\,
	datab => \ULA|Mux21~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux21~1_combout\);

\ULA|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~2_combout\ = (\ULA|Mux21~1_combout\ & (((\mux_Banco_Ula|saida[10]~22_combout\ & \IDEX|data_s\(84))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux21~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[10]~22_combout\) # 
-- (\IDEX|data_s\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[10]~22_combout\,
	datab => \IDEX|data_s\(84),
	datac => \ULA|Mux21~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux21~2_combout\);

\EXMEM|data_s[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(47));

\MEMWB|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(15));

\mux_Ula_Memoria|saida[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[10]~22_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datab => \MEMWB|data_s\(15),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[10]~22_combout\);

\BR|bancoReg~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[10]~22_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~752_q\);

\BR|bancoReg~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1942_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~880_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~624_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~880_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~624_q\,
	combout => \BR|bancoReg~1942_combout\);

\BR|bancoReg~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1943_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1942_combout\ & ((\BR|bancoReg~1008_q\))) # (!\BR|bancoReg~1942_combout\ & (\BR|bancoReg~752_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~752_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1942_combout\,
	datad => \BR|bancoReg~1008_q\,
	combout => \BR|bancoReg~1943_combout\);

\BR|bancoReg~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1944_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~720_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~720_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~592_q\,
	combout => \BR|bancoReg~1944_combout\);

\BR|bancoReg~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1945_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1944_combout\ & ((\BR|bancoReg~976_q\))) # (!\BR|bancoReg~1944_combout\ & (\BR|bancoReg~848_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~848_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1944_combout\,
	datad => \BR|bancoReg~976_q\,
	combout => \BR|bancoReg~1945_combout\);

\BR|bancoReg~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1946_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~816_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~816_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~560_q\,
	combout => \BR|bancoReg~1946_combout\);

\BR|bancoReg~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1947_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1946_combout\ & ((\BR|bancoReg~944_q\))) # (!\BR|bancoReg~1946_combout\ & (\BR|bancoReg~688_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~688_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1946_combout\,
	datad => \BR|bancoReg~944_q\,
	combout => \BR|bancoReg~1947_combout\);

\BR|bancoReg~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1948_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1945_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1947_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1945_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1947_combout\,
	combout => \BR|bancoReg~1948_combout\);

\BR|bancoReg~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1949_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~784_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~784_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~656_q\,
	combout => \BR|bancoReg~1949_combout\);

\BR|bancoReg~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1950_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1949_combout\ & ((\BR|bancoReg~1040_q\))) # (!\BR|bancoReg~1949_combout\ & (\BR|bancoReg~912_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~912_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1949_combout\,
	datad => \BR|bancoReg~1040_q\,
	combout => \BR|bancoReg~1950_combout\);

\BR|bancoReg~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1951_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1948_combout\ & ((\BR|bancoReg~1950_combout\))) # (!\BR|bancoReg~1948_combout\ & (\BR|bancoReg~1943_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1943_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1948_combout\,
	datad => \BR|bancoReg~1950_combout\,
	combout => \BR|bancoReg~1951_combout\);

\BR|bancoReg~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1952_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~336_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~336_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~304_q\,
	combout => \BR|bancoReg~1952_combout\);

\BR|bancoReg~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1953_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1952_combout\ & ((\BR|bancoReg~400_q\))) # (!\BR|bancoReg~1952_combout\ & (\BR|bancoReg~368_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~368_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1952_combout\,
	datad => \BR|bancoReg~400_q\,
	combout => \BR|bancoReg~1953_combout\);

\BR|bancoReg~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1954_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~240_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~240_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~176_q\,
	combout => \BR|bancoReg~1954_combout\);

\BR|bancoReg~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1955_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1954_combout\ & ((\BR|bancoReg~272_q\))) # (!\BR|bancoReg~1954_combout\ & (\BR|bancoReg~208_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~208_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1954_combout\,
	datad => \BR|bancoReg~272_q\,
	combout => \BR|bancoReg~1955_combout\);

\BR|bancoReg~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1956_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~80_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~80_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~48_q\,
	combout => \BR|bancoReg~1956_combout\);

\BR|bancoReg~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1957_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1956_combout\ & ((\BR|bancoReg~144_q\))) # (!\BR|bancoReg~1956_combout\ & (\BR|bancoReg~112_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~112_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1956_combout\,
	datad => \BR|bancoReg~144_q\,
	combout => \BR|bancoReg~1957_combout\);

\BR|bancoReg~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1958_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1955_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1957_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1955_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1957_combout\,
	combout => \BR|bancoReg~1958_combout\);

\BR|bancoReg~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1959_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~496_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~496_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~432_q\,
	combout => \BR|bancoReg~1959_combout\);

\BR|bancoReg~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1960_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1959_combout\ & ((\BR|bancoReg~528_q\))) # (!\BR|bancoReg~1959_combout\ & (\BR|bancoReg~464_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~464_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1959_combout\,
	datad => \BR|bancoReg~528_q\,
	combout => \BR|bancoReg~1960_combout\);

\BR|bancoReg~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1961_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1958_combout\ & ((\BR|bancoReg~1960_combout\))) # (!\BR|bancoReg~1958_combout\ & (\BR|bancoReg~1953_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1953_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1958_combout\,
	datad => \BR|bancoReg~1960_combout\,
	combout => \BR|bancoReg~1961_combout\);

\BR|saidaB[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[10]~22_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1951_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1961_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1951_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1961_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[10]~22_combout\);

\IDEX|data_s[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[10]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(52));

\mux_Banco_Ula|saida[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[10]~22_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(20))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(20),
	datab => \IDEX|data_s\(52),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[10]~22_combout\);

\ULA|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~22_combout\ = (\mux_Banco_Ula|saida[11]~21_combout\ & ((\IDEX|data_s\(85) & (!\ULA|Add1~21\)) # (!\IDEX|data_s\(85) & ((\ULA|Add1~21\) # (GND))))) # (!\mux_Banco_Ula|saida[11]~21_combout\ & ((\IDEX|data_s\(85) & (\ULA|Add1~21\ & VCC)) # 
-- (!\IDEX|data_s\(85) & (!\ULA|Add1~21\))))
-- \ULA|Add1~23\ = CARRY((\mux_Banco_Ula|saida[11]~21_combout\ & ((!\ULA|Add1~21\) # (!\IDEX|data_s\(85)))) # (!\mux_Banco_Ula|saida[11]~21_combout\ & (!\IDEX|data_s\(85) & !\ULA|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[11]~21_combout\,
	datab => \IDEX|data_s\(85),
	datad => VCC,
	cin => \ULA|Add1~21\,
	combout => \ULA|Add1~22_combout\,
	cout => \ULA|Add1~23\);

\ULA|soma[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[11]~22_combout\ = (\mux_Banco_Ula|saida[11]~21_combout\ & ((\IDEX|data_s\(85) & (\ULA|soma[10]~21\ & VCC)) # (!\IDEX|data_s\(85) & (!\ULA|soma[10]~21\)))) # (!\mux_Banco_Ula|saida[11]~21_combout\ & ((\IDEX|data_s\(85) & (!\ULA|soma[10]~21\)) # 
-- (!\IDEX|data_s\(85) & ((\ULA|soma[10]~21\) # (GND)))))
-- \ULA|soma[11]~23\ = CARRY((\mux_Banco_Ula|saida[11]~21_combout\ & (!\IDEX|data_s\(85) & !\ULA|soma[10]~21\)) # (!\mux_Banco_Ula|saida[11]~21_combout\ & ((!\ULA|soma[10]~21\) # (!\IDEX|data_s\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[11]~21_combout\,
	datab => \IDEX|data_s\(85),
	datad => VCC,
	cin => \ULA|soma[10]~21\,
	combout => \ULA|soma[11]~22_combout\,
	cout => \ULA|soma[11]~23\);

\ULA|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~0_combout\ = (\ULA|soma[11]~22_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[11]~22_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux20~0_combout\);

\ULA|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~22_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux20~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~22_combout\,
	datab => \ULA|Mux20~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux20~1_combout\);

\ULA|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~2_combout\ = (\ULA|Mux20~1_combout\ & (((\mux_Banco_Ula|saida[11]~21_combout\ & \IDEX|data_s\(85))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux20~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[11]~21_combout\) # 
-- (\IDEX|data_s\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[11]~21_combout\,
	datab => \IDEX|data_s\(85),
	datac => \ULA|Mux20~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux20~2_combout\);

\EXMEM|data_s[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(48));

\MEMWB|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(16));

\mux_Ula_Memoria|saida[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[11]~21_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datab => \MEMWB|data_s\(16),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[11]~21_combout\);

\BR|bancoReg~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[11]~21_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~721_q\);

\BR|bancoReg~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1902_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~849_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~849_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~593_q\,
	combout => \BR|bancoReg~1902_combout\);

\BR|bancoReg~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1903_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1902_combout\ & ((\BR|bancoReg~977_q\))) # (!\BR|bancoReg~1902_combout\ & (\BR|bancoReg~721_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~721_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1902_combout\,
	datad => \BR|bancoReg~977_q\,
	combout => \BR|bancoReg~1903_combout\);

\BR|bancoReg~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1904_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~753_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~753_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~625_q\,
	combout => \BR|bancoReg~1904_combout\);

\BR|bancoReg~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1905_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1904_combout\ & ((\BR|bancoReg~1009_q\))) # (!\BR|bancoReg~1904_combout\ & (\BR|bancoReg~881_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~881_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1904_combout\,
	datad => \BR|bancoReg~1009_q\,
	combout => \BR|bancoReg~1905_combout\);

\BR|bancoReg~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1906_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~689_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~689_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~561_q\,
	combout => \BR|bancoReg~1906_combout\);

\BR|bancoReg~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1907_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1906_combout\ & ((\BR|bancoReg~945_q\))) # (!\BR|bancoReg~1906_combout\ & (\BR|bancoReg~817_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~817_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1906_combout\,
	datad => \BR|bancoReg~945_q\,
	combout => \BR|bancoReg~1907_combout\);

\BR|bancoReg~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1908_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1905_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1907_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1905_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1907_combout\,
	combout => \BR|bancoReg~1908_combout\);

\BR|bancoReg~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1909_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~913_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~913_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~657_q\,
	combout => \BR|bancoReg~1909_combout\);

\BR|bancoReg~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1910_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1909_combout\ & ((\BR|bancoReg~1041_q\))) # (!\BR|bancoReg~1909_combout\ & (\BR|bancoReg~785_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~785_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1909_combout\,
	datad => \BR|bancoReg~1041_q\,
	combout => \BR|bancoReg~1910_combout\);

\BR|bancoReg~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1911_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1908_combout\ & ((\BR|bancoReg~1910_combout\))) # (!\BR|bancoReg~1908_combout\ & (\BR|bancoReg~1903_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1903_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1908_combout\,
	datad => \BR|bancoReg~1910_combout\,
	combout => \BR|bancoReg~1911_combout\);

\BR|bancoReg~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1912_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~209_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~209_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~177_q\,
	combout => \BR|bancoReg~1912_combout\);

\BR|bancoReg~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1913_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1912_combout\ & ((\BR|bancoReg~273_q\))) # (!\BR|bancoReg~1912_combout\ & (\BR|bancoReg~241_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~241_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1912_combout\,
	datad => \BR|bancoReg~273_q\,
	combout => \BR|bancoReg~1913_combout\);

\BR|bancoReg~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1914_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~369_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~369_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~305_q\,
	combout => \BR|bancoReg~1914_combout\);

\BR|bancoReg~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1915_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1914_combout\ & ((\BR|bancoReg~401_q\))) # (!\BR|bancoReg~1914_combout\ & (\BR|bancoReg~337_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~337_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1914_combout\,
	datad => \BR|bancoReg~401_q\,
	combout => \BR|bancoReg~1915_combout\);

\BR|bancoReg~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1916_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~113_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~113_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~49_q\,
	combout => \BR|bancoReg~1916_combout\);

\BR|bancoReg~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1917_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1916_combout\ & ((\BR|bancoReg~145_q\))) # (!\BR|bancoReg~1916_combout\ & (\BR|bancoReg~81_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~81_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1916_combout\,
	datad => \BR|bancoReg~145_q\,
	combout => \BR|bancoReg~1917_combout\);

\BR|bancoReg~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1918_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1915_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1917_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1915_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1917_combout\,
	combout => \BR|bancoReg~1918_combout\);

\BR|bancoReg~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1919_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~465_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~465_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~433_q\,
	combout => \BR|bancoReg~1919_combout\);

\BR|bancoReg~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1920_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1919_combout\ & ((\BR|bancoReg~529_q\))) # (!\BR|bancoReg~1919_combout\ & (\BR|bancoReg~497_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~497_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1919_combout\,
	datad => \BR|bancoReg~529_q\,
	combout => \BR|bancoReg~1920_combout\);

\BR|bancoReg~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1921_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1918_combout\ & ((\BR|bancoReg~1920_combout\))) # (!\BR|bancoReg~1918_combout\ & (\BR|bancoReg~1913_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1913_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1918_combout\,
	datad => \BR|bancoReg~1920_combout\,
	combout => \BR|bancoReg~1921_combout\);

\BR|saidaB[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[11]~21_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1911_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1921_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1911_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1921_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[11]~21_combout\);

\IDEX|data_s[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(53));

\mux_Banco_Ula|saida[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[11]~21_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(21))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(21),
	datab => \IDEX|data_s\(53),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[11]~21_combout\);

\ULA|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~24_combout\ = ((\mux_Banco_Ula|saida[12]~20_combout\ $ (\IDEX|data_s\(86) $ (\ULA|Add1~23\)))) # (GND)
-- \ULA|Add1~25\ = CARRY((\mux_Banco_Ula|saida[12]~20_combout\ & (\IDEX|data_s\(86) & !\ULA|Add1~23\)) # (!\mux_Banco_Ula|saida[12]~20_combout\ & ((\IDEX|data_s\(86)) # (!\ULA|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[12]~20_combout\,
	datab => \IDEX|data_s\(86),
	datad => VCC,
	cin => \ULA|Add1~23\,
	combout => \ULA|Add1~24_combout\,
	cout => \ULA|Add1~25\);

\ULA|soma[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[12]~24_combout\ = ((\mux_Banco_Ula|saida[12]~20_combout\ $ (\IDEX|data_s\(86) $ (!\ULA|soma[11]~23\)))) # (GND)
-- \ULA|soma[12]~25\ = CARRY((\mux_Banco_Ula|saida[12]~20_combout\ & ((\IDEX|data_s\(86)) # (!\ULA|soma[11]~23\))) # (!\mux_Banco_Ula|saida[12]~20_combout\ & (\IDEX|data_s\(86) & !\ULA|soma[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[12]~20_combout\,
	datab => \IDEX|data_s\(86),
	datad => VCC,
	cin => \ULA|soma[11]~23\,
	combout => \ULA|soma[12]~24_combout\,
	cout => \ULA|soma[12]~25\);

\ULA|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~0_combout\ = (\ULA|soma[12]~24_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[12]~24_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux19~0_combout\);

\ULA|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~24_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux19~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~24_combout\,
	datab => \ULA|Mux19~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux19~1_combout\);

\ULA|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~2_combout\ = (\ULA|Mux19~1_combout\ & (((\mux_Banco_Ula|saida[12]~20_combout\ & \IDEX|data_s\(86))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux19~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[12]~20_combout\) # 
-- (\IDEX|data_s\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[12]~20_combout\,
	datab => \IDEX|data_s\(86),
	datac => \ULA|Mux19~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux19~2_combout\);

\EXMEM|data_s[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(49));

\MEMWB|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(17));

\mux_Ula_Memoria|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[12]~20_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datab => \MEMWB|data_s\(17),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[12]~20_combout\);

\BR|bancoReg~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[12]~20_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~754_q\);

\BR|bancoReg~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1862_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~882_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~882_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~626_q\,
	combout => \BR|bancoReg~1862_combout\);

\BR|bancoReg~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1863_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1862_combout\ & ((\BR|bancoReg~1010_q\))) # (!\BR|bancoReg~1862_combout\ & (\BR|bancoReg~754_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~754_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1862_combout\,
	datad => \BR|bancoReg~1010_q\,
	combout => \BR|bancoReg~1863_combout\);

\BR|bancoReg~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1864_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~722_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~722_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~594_q\,
	combout => \BR|bancoReg~1864_combout\);

\BR|bancoReg~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1865_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1864_combout\ & ((\BR|bancoReg~978_q\))) # (!\BR|bancoReg~1864_combout\ & (\BR|bancoReg~850_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~850_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1864_combout\,
	datad => \BR|bancoReg~978_q\,
	combout => \BR|bancoReg~1865_combout\);

\BR|bancoReg~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1866_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~818_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~818_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~562_q\,
	combout => \BR|bancoReg~1866_combout\);

\BR|bancoReg~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1867_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1866_combout\ & ((\BR|bancoReg~946_q\))) # (!\BR|bancoReg~1866_combout\ & (\BR|bancoReg~690_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~690_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1866_combout\,
	datad => \BR|bancoReg~946_q\,
	combout => \BR|bancoReg~1867_combout\);

\BR|bancoReg~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1868_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1865_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1867_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1865_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1867_combout\,
	combout => \BR|bancoReg~1868_combout\);

\BR|bancoReg~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1869_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~786_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~786_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~658_q\,
	combout => \BR|bancoReg~1869_combout\);

\BR|bancoReg~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1870_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1869_combout\ & ((\BR|bancoReg~1042_q\))) # (!\BR|bancoReg~1869_combout\ & (\BR|bancoReg~914_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~914_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1869_combout\,
	datad => \BR|bancoReg~1042_q\,
	combout => \BR|bancoReg~1870_combout\);

\BR|bancoReg~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1871_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1868_combout\ & ((\BR|bancoReg~1870_combout\))) # (!\BR|bancoReg~1868_combout\ & (\BR|bancoReg~1863_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1863_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1868_combout\,
	datad => \BR|bancoReg~1870_combout\,
	combout => \BR|bancoReg~1871_combout\);

\BR|bancoReg~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1872_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~338_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~338_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~306_q\,
	combout => \BR|bancoReg~1872_combout\);

\BR|bancoReg~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1873_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1872_combout\ & ((\BR|bancoReg~402_q\))) # (!\BR|bancoReg~1872_combout\ & (\BR|bancoReg~370_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~370_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1872_combout\,
	datad => \BR|bancoReg~402_q\,
	combout => \BR|bancoReg~1873_combout\);

\BR|bancoReg~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1874_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~242_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~242_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~178_q\,
	combout => \BR|bancoReg~1874_combout\);

\BR|bancoReg~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1875_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1874_combout\ & ((\BR|bancoReg~274_q\))) # (!\BR|bancoReg~1874_combout\ & (\BR|bancoReg~210_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~210_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1874_combout\,
	datad => \BR|bancoReg~274_q\,
	combout => \BR|bancoReg~1875_combout\);

\BR|bancoReg~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1876_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~82_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~82_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~50_q\,
	combout => \BR|bancoReg~1876_combout\);

\BR|bancoReg~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1877_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1876_combout\ & ((\BR|bancoReg~146_q\))) # (!\BR|bancoReg~1876_combout\ & (\BR|bancoReg~114_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~114_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1876_combout\,
	datad => \BR|bancoReg~146_q\,
	combout => \BR|bancoReg~1877_combout\);

\BR|bancoReg~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1878_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1875_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1877_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1875_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1877_combout\,
	combout => \BR|bancoReg~1878_combout\);

\BR|bancoReg~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1879_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~498_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~498_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~434_q\,
	combout => \BR|bancoReg~1879_combout\);

\BR|bancoReg~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1880_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1879_combout\ & ((\BR|bancoReg~530_q\))) # (!\BR|bancoReg~1879_combout\ & (\BR|bancoReg~466_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~466_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1879_combout\,
	datad => \BR|bancoReg~530_q\,
	combout => \BR|bancoReg~1880_combout\);

\BR|bancoReg~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1881_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1878_combout\ & ((\BR|bancoReg~1880_combout\))) # (!\BR|bancoReg~1878_combout\ & (\BR|bancoReg~1873_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1873_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1878_combout\,
	datad => \BR|bancoReg~1880_combout\,
	combout => \BR|bancoReg~1881_combout\);

\BR|saidaB[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[12]~20_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1871_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1881_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1871_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1881_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[12]~20_combout\);

\IDEX|data_s[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(54));

\mux_Banco_Ula|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[12]~20_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(22))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(22),
	datab => \IDEX|data_s\(54),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[12]~20_combout\);

\ULA|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~26_combout\ = (\mux_Banco_Ula|saida[13]~19_combout\ & ((\IDEX|data_s\(87) & (!\ULA|Add1~25\)) # (!\IDEX|data_s\(87) & ((\ULA|Add1~25\) # (GND))))) # (!\mux_Banco_Ula|saida[13]~19_combout\ & ((\IDEX|data_s\(87) & (\ULA|Add1~25\ & VCC)) # 
-- (!\IDEX|data_s\(87) & (!\ULA|Add1~25\))))
-- \ULA|Add1~27\ = CARRY((\mux_Banco_Ula|saida[13]~19_combout\ & ((!\ULA|Add1~25\) # (!\IDEX|data_s\(87)))) # (!\mux_Banco_Ula|saida[13]~19_combout\ & (!\IDEX|data_s\(87) & !\ULA|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[13]~19_combout\,
	datab => \IDEX|data_s\(87),
	datad => VCC,
	cin => \ULA|Add1~25\,
	combout => \ULA|Add1~26_combout\,
	cout => \ULA|Add1~27\);

\ULA|soma[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[13]~26_combout\ = (\mux_Banco_Ula|saida[13]~19_combout\ & ((\IDEX|data_s\(87) & (\ULA|soma[12]~25\ & VCC)) # (!\IDEX|data_s\(87) & (!\ULA|soma[12]~25\)))) # (!\mux_Banco_Ula|saida[13]~19_combout\ & ((\IDEX|data_s\(87) & (!\ULA|soma[12]~25\)) # 
-- (!\IDEX|data_s\(87) & ((\ULA|soma[12]~25\) # (GND)))))
-- \ULA|soma[13]~27\ = CARRY((\mux_Banco_Ula|saida[13]~19_combout\ & (!\IDEX|data_s\(87) & !\ULA|soma[12]~25\)) # (!\mux_Banco_Ula|saida[13]~19_combout\ & ((!\ULA|soma[12]~25\) # (!\IDEX|data_s\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[13]~19_combout\,
	datab => \IDEX|data_s\(87),
	datad => VCC,
	cin => \ULA|soma[12]~25\,
	combout => \ULA|soma[13]~26_combout\,
	cout => \ULA|soma[13]~27\);

\ULA|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~0_combout\ = (\ULA|soma[13]~26_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[13]~26_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux18~0_combout\);

\ULA|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~26_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux18~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~26_combout\,
	datab => \ULA|Mux18~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux18~1_combout\);

\ULA|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~2_combout\ = (\ULA|Mux18~1_combout\ & (((\mux_Banco_Ula|saida[13]~19_combout\ & \IDEX|data_s\(87))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux18~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[13]~19_combout\) # 
-- (\IDEX|data_s\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[13]~19_combout\,
	datab => \IDEX|data_s\(87),
	datac => \ULA|Mux18~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux18~2_combout\);

\EXMEM|data_s[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(50));

\MEMWB|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(18));

\mux_Ula_Memoria|saida[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[13]~19_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datab => \MEMWB|data_s\(18),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[13]~19_combout\);

\BR|bancoReg~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~723_q\);

\BR|bancoReg~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1822_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~851_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~851_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~595_q\,
	combout => \BR|bancoReg~1822_combout\);

\BR|bancoReg~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1823_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1822_combout\ & ((\BR|bancoReg~979_q\))) # (!\BR|bancoReg~1822_combout\ & (\BR|bancoReg~723_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~723_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1822_combout\,
	datad => \BR|bancoReg~979_q\,
	combout => \BR|bancoReg~1823_combout\);

\BR|bancoReg~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1824_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~755_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~755_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~627_q\,
	combout => \BR|bancoReg~1824_combout\);

\BR|bancoReg~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1825_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1824_combout\ & ((\BR|bancoReg~1011_q\))) # (!\BR|bancoReg~1824_combout\ & (\BR|bancoReg~883_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~883_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1824_combout\,
	datad => \BR|bancoReg~1011_q\,
	combout => \BR|bancoReg~1825_combout\);

\BR|bancoReg~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1826_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~691_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~691_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~563_q\,
	combout => \BR|bancoReg~1826_combout\);

\BR|bancoReg~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1827_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1826_combout\ & ((\BR|bancoReg~947_q\))) # (!\BR|bancoReg~1826_combout\ & (\BR|bancoReg~819_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~819_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1826_combout\,
	datad => \BR|bancoReg~947_q\,
	combout => \BR|bancoReg~1827_combout\);

\BR|bancoReg~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1828_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1825_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1827_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1825_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1827_combout\,
	combout => \BR|bancoReg~1828_combout\);

\BR|bancoReg~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1829_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~915_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~915_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~659_q\,
	combout => \BR|bancoReg~1829_combout\);

\BR|bancoReg~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1830_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1829_combout\ & ((\BR|bancoReg~1043_q\))) # (!\BR|bancoReg~1829_combout\ & (\BR|bancoReg~787_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~787_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1829_combout\,
	datad => \BR|bancoReg~1043_q\,
	combout => \BR|bancoReg~1830_combout\);

\BR|bancoReg~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1831_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1828_combout\ & ((\BR|bancoReg~1830_combout\))) # (!\BR|bancoReg~1828_combout\ & (\BR|bancoReg~1823_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1823_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1828_combout\,
	datad => \BR|bancoReg~1830_combout\,
	combout => \BR|bancoReg~1831_combout\);

\BR|bancoReg~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1832_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~211_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~211_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~179_q\,
	combout => \BR|bancoReg~1832_combout\);

\BR|bancoReg~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1833_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1832_combout\ & ((\BR|bancoReg~275_q\))) # (!\BR|bancoReg~1832_combout\ & (\BR|bancoReg~243_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~243_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1832_combout\,
	datad => \BR|bancoReg~275_q\,
	combout => \BR|bancoReg~1833_combout\);

\BR|bancoReg~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1834_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~371_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~371_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~307_q\,
	combout => \BR|bancoReg~1834_combout\);

\BR|bancoReg~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1835_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1834_combout\ & ((\BR|bancoReg~403_q\))) # (!\BR|bancoReg~1834_combout\ & (\BR|bancoReg~339_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~339_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1834_combout\,
	datad => \BR|bancoReg~403_q\,
	combout => \BR|bancoReg~1835_combout\);

\BR|bancoReg~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1836_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~115_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~115_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~51_q\,
	combout => \BR|bancoReg~1836_combout\);

\BR|bancoReg~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1837_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1836_combout\ & ((\BR|bancoReg~147_q\))) # (!\BR|bancoReg~1836_combout\ & (\BR|bancoReg~83_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~83_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1836_combout\,
	datad => \BR|bancoReg~147_q\,
	combout => \BR|bancoReg~1837_combout\);

\BR|bancoReg~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1838_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1835_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1837_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1835_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1837_combout\,
	combout => \BR|bancoReg~1838_combout\);

\BR|bancoReg~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1839_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~467_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~467_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~435_q\,
	combout => \BR|bancoReg~1839_combout\);

\BR|bancoReg~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1840_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1839_combout\ & ((\BR|bancoReg~531_q\))) # (!\BR|bancoReg~1839_combout\ & (\BR|bancoReg~499_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~499_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1839_combout\,
	datad => \BR|bancoReg~531_q\,
	combout => \BR|bancoReg~1840_combout\);

\BR|bancoReg~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1841_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1838_combout\ & ((\BR|bancoReg~1840_combout\))) # (!\BR|bancoReg~1838_combout\ & (\BR|bancoReg~1833_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1833_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1838_combout\,
	datad => \BR|bancoReg~1840_combout\,
	combout => \BR|bancoReg~1841_combout\);

\BR|saidaB[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[13]~19_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1831_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1841_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1831_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1841_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[13]~19_combout\);

\IDEX|data_s[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(55));

\mux_Banco_Ula|saida[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[13]~19_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(23))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(23),
	datab => \IDEX|data_s\(55),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[13]~19_combout\);

\ULA|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~28_combout\ = ((\mux_Banco_Ula|saida[14]~18_combout\ $ (\IDEX|data_s\(88) $ (\ULA|Add1~27\)))) # (GND)
-- \ULA|Add1~29\ = CARRY((\mux_Banco_Ula|saida[14]~18_combout\ & (\IDEX|data_s\(88) & !\ULA|Add1~27\)) # (!\mux_Banco_Ula|saida[14]~18_combout\ & ((\IDEX|data_s\(88)) # (!\ULA|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[14]~18_combout\,
	datab => \IDEX|data_s\(88),
	datad => VCC,
	cin => \ULA|Add1~27\,
	combout => \ULA|Add1~28_combout\,
	cout => \ULA|Add1~29\);

\ULA|soma[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[14]~28_combout\ = ((\mux_Banco_Ula|saida[14]~18_combout\ $ (\IDEX|data_s\(88) $ (!\ULA|soma[13]~27\)))) # (GND)
-- \ULA|soma[14]~29\ = CARRY((\mux_Banco_Ula|saida[14]~18_combout\ & ((\IDEX|data_s\(88)) # (!\ULA|soma[13]~27\))) # (!\mux_Banco_Ula|saida[14]~18_combout\ & (\IDEX|data_s\(88) & !\ULA|soma[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[14]~18_combout\,
	datab => \IDEX|data_s\(88),
	datad => VCC,
	cin => \ULA|soma[13]~27\,
	combout => \ULA|soma[14]~28_combout\,
	cout => \ULA|soma[14]~29\);

\ULA|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~0_combout\ = (\ULA|soma[14]~28_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[14]~28_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux17~0_combout\);

\ULA|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~28_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux17~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~28_combout\,
	datab => \ULA|Mux17~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux17~1_combout\);

\ULA|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~2_combout\ = (\ULA|Mux17~1_combout\ & (((\mux_Banco_Ula|saida[14]~18_combout\ & \IDEX|data_s\(88))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux17~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[14]~18_combout\) # 
-- (\IDEX|data_s\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[14]~18_combout\,
	datab => \IDEX|data_s\(88),
	datac => \ULA|Mux17~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux17~2_combout\);

\EXMEM|data_s[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(51));

\MEMWB|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(19));

\mux_Ula_Memoria|saida[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[14]~18_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datab => \MEMWB|data_s\(19),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[14]~18_combout\);

\BR|bancoReg~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[14]~18_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~756_q\);

\BR|bancoReg~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1782_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~884_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~884_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~628_q\,
	combout => \BR|bancoReg~1782_combout\);

\BR|bancoReg~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1783_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1782_combout\ & ((\BR|bancoReg~1012_q\))) # (!\BR|bancoReg~1782_combout\ & (\BR|bancoReg~756_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~756_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1782_combout\,
	datad => \BR|bancoReg~1012_q\,
	combout => \BR|bancoReg~1783_combout\);

\BR|bancoReg~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1784_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~724_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~724_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~596_q\,
	combout => \BR|bancoReg~1784_combout\);

\BR|bancoReg~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1785_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1784_combout\ & ((\BR|bancoReg~980_q\))) # (!\BR|bancoReg~1784_combout\ & (\BR|bancoReg~852_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~852_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1784_combout\,
	datad => \BR|bancoReg~980_q\,
	combout => \BR|bancoReg~1785_combout\);

\BR|bancoReg~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1786_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~820_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~820_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~564_q\,
	combout => \BR|bancoReg~1786_combout\);

\BR|bancoReg~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1787_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1786_combout\ & ((\BR|bancoReg~948_q\))) # (!\BR|bancoReg~1786_combout\ & (\BR|bancoReg~692_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~692_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1786_combout\,
	datad => \BR|bancoReg~948_q\,
	combout => \BR|bancoReg~1787_combout\);

\BR|bancoReg~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1788_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1785_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1787_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1785_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1787_combout\,
	combout => \BR|bancoReg~1788_combout\);

\BR|bancoReg~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1789_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~788_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~788_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~660_q\,
	combout => \BR|bancoReg~1789_combout\);

\BR|bancoReg~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1790_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1789_combout\ & ((\BR|bancoReg~1044_q\))) # (!\BR|bancoReg~1789_combout\ & (\BR|bancoReg~916_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~916_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1789_combout\,
	datad => \BR|bancoReg~1044_q\,
	combout => \BR|bancoReg~1790_combout\);

\BR|bancoReg~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1791_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1788_combout\ & ((\BR|bancoReg~1790_combout\))) # (!\BR|bancoReg~1788_combout\ & (\BR|bancoReg~1783_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1783_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1788_combout\,
	datad => \BR|bancoReg~1790_combout\,
	combout => \BR|bancoReg~1791_combout\);

\BR|bancoReg~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1792_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~340_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~340_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~308_q\,
	combout => \BR|bancoReg~1792_combout\);

\BR|bancoReg~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1793_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1792_combout\ & ((\BR|bancoReg~404_q\))) # (!\BR|bancoReg~1792_combout\ & (\BR|bancoReg~372_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~372_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1792_combout\,
	datad => \BR|bancoReg~404_q\,
	combout => \BR|bancoReg~1793_combout\);

\BR|bancoReg~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1794_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~244_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~244_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~180_q\,
	combout => \BR|bancoReg~1794_combout\);

\BR|bancoReg~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1795_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1794_combout\ & ((\BR|bancoReg~276_q\))) # (!\BR|bancoReg~1794_combout\ & (\BR|bancoReg~212_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~212_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1794_combout\,
	datad => \BR|bancoReg~276_q\,
	combout => \BR|bancoReg~1795_combout\);

\BR|bancoReg~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1796_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~84_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~84_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~52_q\,
	combout => \BR|bancoReg~1796_combout\);

\BR|bancoReg~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1797_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1796_combout\ & ((\BR|bancoReg~148_q\))) # (!\BR|bancoReg~1796_combout\ & (\BR|bancoReg~116_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~116_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1796_combout\,
	datad => \BR|bancoReg~148_q\,
	combout => \BR|bancoReg~1797_combout\);

\BR|bancoReg~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1798_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1795_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1797_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1795_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1797_combout\,
	combout => \BR|bancoReg~1798_combout\);

\BR|bancoReg~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1799_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~500_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~436_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~500_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~436_q\,
	combout => \BR|bancoReg~1799_combout\);

\BR|bancoReg~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1800_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1799_combout\ & ((\BR|bancoReg~532_q\))) # (!\BR|bancoReg~1799_combout\ & (\BR|bancoReg~468_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~468_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1799_combout\,
	datad => \BR|bancoReg~532_q\,
	combout => \BR|bancoReg~1800_combout\);

\BR|bancoReg~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1801_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1798_combout\ & ((\BR|bancoReg~1800_combout\))) # (!\BR|bancoReg~1798_combout\ & (\BR|bancoReg~1793_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1793_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1798_combout\,
	datad => \BR|bancoReg~1800_combout\,
	combout => \BR|bancoReg~1801_combout\);

\BR|saidaB[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[14]~18_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1791_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1801_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1791_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1801_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[14]~18_combout\);

\IDEX|data_s[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(56));

\mux_Banco_Ula|saida[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[14]~18_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(24))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(24),
	datab => \IDEX|data_s\(56),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[14]~18_combout\);

\ULA|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~30_combout\ = (\mux_Banco_Ula|saida[15]~17_combout\ & ((\IDEX|data_s\(89) & (!\ULA|Add1~29\)) # (!\IDEX|data_s\(89) & ((\ULA|Add1~29\) # (GND))))) # (!\mux_Banco_Ula|saida[15]~17_combout\ & ((\IDEX|data_s\(89) & (\ULA|Add1~29\ & VCC)) # 
-- (!\IDEX|data_s\(89) & (!\ULA|Add1~29\))))
-- \ULA|Add1~31\ = CARRY((\mux_Banco_Ula|saida[15]~17_combout\ & ((!\ULA|Add1~29\) # (!\IDEX|data_s\(89)))) # (!\mux_Banco_Ula|saida[15]~17_combout\ & (!\IDEX|data_s\(89) & !\ULA|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[15]~17_combout\,
	datab => \IDEX|data_s\(89),
	datad => VCC,
	cin => \ULA|Add1~29\,
	combout => \ULA|Add1~30_combout\,
	cout => \ULA|Add1~31\);

\ULA|soma[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[15]~30_combout\ = (\mux_Banco_Ula|saida[15]~17_combout\ & ((\IDEX|data_s\(89) & (\ULA|soma[14]~29\ & VCC)) # (!\IDEX|data_s\(89) & (!\ULA|soma[14]~29\)))) # (!\mux_Banco_Ula|saida[15]~17_combout\ & ((\IDEX|data_s\(89) & (!\ULA|soma[14]~29\)) # 
-- (!\IDEX|data_s\(89) & ((\ULA|soma[14]~29\) # (GND)))))
-- \ULA|soma[15]~31\ = CARRY((\mux_Banco_Ula|saida[15]~17_combout\ & (!\IDEX|data_s\(89) & !\ULA|soma[14]~29\)) # (!\mux_Banco_Ula|saida[15]~17_combout\ & ((!\ULA|soma[14]~29\) # (!\IDEX|data_s\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[15]~17_combout\,
	datab => \IDEX|data_s\(89),
	datad => VCC,
	cin => \ULA|soma[14]~29\,
	combout => \ULA|soma[15]~30_combout\,
	cout => \ULA|soma[15]~31\);

\ULA|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~0_combout\ = (\ULA|soma[15]~30_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[15]~30_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux16~0_combout\);

\ULA|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~30_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux16~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~30_combout\,
	datab => \ULA|Mux16~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux16~1_combout\);

\ULA|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~2_combout\ = (\ULA|Mux16~1_combout\ & (((\mux_Banco_Ula|saida[15]~17_combout\ & \IDEX|data_s\(89))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux16~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[15]~17_combout\) # 
-- (\IDEX|data_s\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[15]~17_combout\,
	datab => \IDEX|data_s\(89),
	datac => \ULA|Mux16~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux16~2_combout\);

\EXMEM|data_s[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(52));

\MEMWB|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(20));

\mux_Ula_Memoria|saida[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[15]~17_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datab => \MEMWB|data_s\(20),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[15]~17_combout\);

\BR|bancoReg~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[15]~17_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~725_q\);

\BR|bancoReg~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1742_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~853_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~853_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~597_q\,
	combout => \BR|bancoReg~1742_combout\);

\BR|bancoReg~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1743_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1742_combout\ & ((\BR|bancoReg~981_q\))) # (!\BR|bancoReg~1742_combout\ & (\BR|bancoReg~725_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~725_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1742_combout\,
	datad => \BR|bancoReg~981_q\,
	combout => \BR|bancoReg~1743_combout\);

\BR|bancoReg~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1744_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~757_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~757_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~629_q\,
	combout => \BR|bancoReg~1744_combout\);

\BR|bancoReg~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1745_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1744_combout\ & ((\BR|bancoReg~1013_q\))) # (!\BR|bancoReg~1744_combout\ & (\BR|bancoReg~885_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~885_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1744_combout\,
	datad => \BR|bancoReg~1013_q\,
	combout => \BR|bancoReg~1745_combout\);

\BR|bancoReg~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1746_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~693_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~693_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~565_q\,
	combout => \BR|bancoReg~1746_combout\);

\BR|bancoReg~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1747_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1746_combout\ & ((\BR|bancoReg~949_q\))) # (!\BR|bancoReg~1746_combout\ & (\BR|bancoReg~821_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~821_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1746_combout\,
	datad => \BR|bancoReg~949_q\,
	combout => \BR|bancoReg~1747_combout\);

\BR|bancoReg~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1748_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1745_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1747_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1745_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1747_combout\,
	combout => \BR|bancoReg~1748_combout\);

\BR|bancoReg~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1749_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~917_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~917_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~661_q\,
	combout => \BR|bancoReg~1749_combout\);

\BR|bancoReg~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1750_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1749_combout\ & ((\BR|bancoReg~1045_q\))) # (!\BR|bancoReg~1749_combout\ & (\BR|bancoReg~789_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~789_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1749_combout\,
	datad => \BR|bancoReg~1045_q\,
	combout => \BR|bancoReg~1750_combout\);

\BR|bancoReg~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1751_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1748_combout\ & ((\BR|bancoReg~1750_combout\))) # (!\BR|bancoReg~1748_combout\ & (\BR|bancoReg~1743_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1743_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1748_combout\,
	datad => \BR|bancoReg~1750_combout\,
	combout => \BR|bancoReg~1751_combout\);

\BR|bancoReg~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1752_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~213_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~213_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~181_q\,
	combout => \BR|bancoReg~1752_combout\);

\BR|bancoReg~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1753_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1752_combout\ & ((\BR|bancoReg~277_q\))) # (!\BR|bancoReg~1752_combout\ & (\BR|bancoReg~245_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~245_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1752_combout\,
	datad => \BR|bancoReg~277_q\,
	combout => \BR|bancoReg~1753_combout\);

\BR|bancoReg~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1754_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~373_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~373_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~309_q\,
	combout => \BR|bancoReg~1754_combout\);

\BR|bancoReg~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1755_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1754_combout\ & ((\BR|bancoReg~405_q\))) # (!\BR|bancoReg~1754_combout\ & (\BR|bancoReg~341_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~341_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1754_combout\,
	datad => \BR|bancoReg~405_q\,
	combout => \BR|bancoReg~1755_combout\);

\BR|bancoReg~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1756_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~117_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~117_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~53_q\,
	combout => \BR|bancoReg~1756_combout\);

\BR|bancoReg~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1757_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1756_combout\ & ((\BR|bancoReg~149_q\))) # (!\BR|bancoReg~1756_combout\ & (\BR|bancoReg~85_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~85_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1756_combout\,
	datad => \BR|bancoReg~149_q\,
	combout => \BR|bancoReg~1757_combout\);

\BR|bancoReg~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1758_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1755_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1757_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1755_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1757_combout\,
	combout => \BR|bancoReg~1758_combout\);

\BR|bancoReg~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1759_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~469_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~469_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~437_q\,
	combout => \BR|bancoReg~1759_combout\);

\BR|bancoReg~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1760_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1759_combout\ & ((\BR|bancoReg~533_q\))) # (!\BR|bancoReg~1759_combout\ & (\BR|bancoReg~501_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~501_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1759_combout\,
	datad => \BR|bancoReg~533_q\,
	combout => \BR|bancoReg~1760_combout\);

\BR|bancoReg~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1761_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1758_combout\ & ((\BR|bancoReg~1760_combout\))) # (!\BR|bancoReg~1758_combout\ & (\BR|bancoReg~1753_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1753_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1758_combout\,
	datad => \BR|bancoReg~1760_combout\,
	combout => \BR|bancoReg~1761_combout\);

\BR|saidaB[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[15]~17_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1751_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1761_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1751_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1761_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[15]~17_combout\);

\IDEX|data_s[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(57));

\mux_Banco_Ula|saida[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[15]~17_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(57),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[15]~17_combout\);

\ULA|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~32_combout\ = ((\mux_Banco_Ula|saida[16]~16_combout\ $ (\IDEX|data_s\(90) $ (\ULA|Add1~31\)))) # (GND)
-- \ULA|Add1~33\ = CARRY((\mux_Banco_Ula|saida[16]~16_combout\ & (\IDEX|data_s\(90) & !\ULA|Add1~31\)) # (!\mux_Banco_Ula|saida[16]~16_combout\ & ((\IDEX|data_s\(90)) # (!\ULA|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[16]~16_combout\,
	datab => \IDEX|data_s\(90),
	datad => VCC,
	cin => \ULA|Add1~31\,
	combout => \ULA|Add1~32_combout\,
	cout => \ULA|Add1~33\);

\ULA|soma[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[16]~32_combout\ = ((\mux_Banco_Ula|saida[16]~16_combout\ $ (\IDEX|data_s\(90) $ (!\ULA|soma[15]~31\)))) # (GND)
-- \ULA|soma[16]~33\ = CARRY((\mux_Banco_Ula|saida[16]~16_combout\ & ((\IDEX|data_s\(90)) # (!\ULA|soma[15]~31\))) # (!\mux_Banco_Ula|saida[16]~16_combout\ & (\IDEX|data_s\(90) & !\ULA|soma[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[16]~16_combout\,
	datab => \IDEX|data_s\(90),
	datad => VCC,
	cin => \ULA|soma[15]~31\,
	combout => \ULA|soma[16]~32_combout\,
	cout => \ULA|soma[16]~33\);

\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\ULA|soma[16]~32_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[16]~32_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux15~0_combout\);

\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~32_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux15~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~32_combout\,
	datab => \ULA|Mux15~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux15~1_combout\);

\ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\ULA|Mux15~1_combout\ & (((\mux_Banco_Ula|saida[16]~16_combout\ & \IDEX|data_s\(90))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux15~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[16]~16_combout\) # 
-- (\IDEX|data_s\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[16]~16_combout\,
	datab => \IDEX|data_s\(90),
	datac => \ULA|Mux15~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux15~2_combout\);

\EXMEM|data_s[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(53));

\MEMWB|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(21));

\mux_Ula_Memoria|saida[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[16]~16_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \MEMWB|data_s\(21),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[16]~16_combout\);

\BR|bancoReg~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[16]~16_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~758_q\);

\BR|bancoReg~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1702_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~886_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~886_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~630_q\,
	combout => \BR|bancoReg~1702_combout\);

\BR|bancoReg~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1703_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1702_combout\ & ((\BR|bancoReg~1014_q\))) # (!\BR|bancoReg~1702_combout\ & (\BR|bancoReg~758_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~758_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1702_combout\,
	datad => \BR|bancoReg~1014_q\,
	combout => \BR|bancoReg~1703_combout\);

\BR|bancoReg~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1704_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~726_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~726_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~598_q\,
	combout => \BR|bancoReg~1704_combout\);

\BR|bancoReg~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1705_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1704_combout\ & ((\BR|bancoReg~982_q\))) # (!\BR|bancoReg~1704_combout\ & (\BR|bancoReg~854_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~854_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1704_combout\,
	datad => \BR|bancoReg~982_q\,
	combout => \BR|bancoReg~1705_combout\);

\BR|bancoReg~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1706_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~822_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~822_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~566_q\,
	combout => \BR|bancoReg~1706_combout\);

\BR|bancoReg~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1707_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1706_combout\ & ((\BR|bancoReg~950_q\))) # (!\BR|bancoReg~1706_combout\ & (\BR|bancoReg~694_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~694_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1706_combout\,
	datad => \BR|bancoReg~950_q\,
	combout => \BR|bancoReg~1707_combout\);

\BR|bancoReg~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1708_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1705_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1707_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1705_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1707_combout\,
	combout => \BR|bancoReg~1708_combout\);

\BR|bancoReg~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1709_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~790_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~790_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~662_q\,
	combout => \BR|bancoReg~1709_combout\);

\BR|bancoReg~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1710_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1709_combout\ & ((\BR|bancoReg~1046_q\))) # (!\BR|bancoReg~1709_combout\ & (\BR|bancoReg~918_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~918_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1709_combout\,
	datad => \BR|bancoReg~1046_q\,
	combout => \BR|bancoReg~1710_combout\);

\BR|bancoReg~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1711_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1708_combout\ & ((\BR|bancoReg~1710_combout\))) # (!\BR|bancoReg~1708_combout\ & (\BR|bancoReg~1703_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1703_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1708_combout\,
	datad => \BR|bancoReg~1710_combout\,
	combout => \BR|bancoReg~1711_combout\);

\BR|bancoReg~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1712_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~342_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~342_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~310_q\,
	combout => \BR|bancoReg~1712_combout\);

\BR|bancoReg~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1713_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1712_combout\ & ((\BR|bancoReg~406_q\))) # (!\BR|bancoReg~1712_combout\ & (\BR|bancoReg~374_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~374_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1712_combout\,
	datad => \BR|bancoReg~406_q\,
	combout => \BR|bancoReg~1713_combout\);

\BR|bancoReg~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1714_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~246_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~246_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~182_q\,
	combout => \BR|bancoReg~1714_combout\);

\BR|bancoReg~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1715_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1714_combout\ & ((\BR|bancoReg~278_q\))) # (!\BR|bancoReg~1714_combout\ & (\BR|bancoReg~214_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~214_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1714_combout\,
	datad => \BR|bancoReg~278_q\,
	combout => \BR|bancoReg~1715_combout\);

\BR|bancoReg~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1716_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~86_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~86_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~54_q\,
	combout => \BR|bancoReg~1716_combout\);

\BR|bancoReg~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1717_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1716_combout\ & ((\BR|bancoReg~150_q\))) # (!\BR|bancoReg~1716_combout\ & (\BR|bancoReg~118_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~118_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1716_combout\,
	datad => \BR|bancoReg~150_q\,
	combout => \BR|bancoReg~1717_combout\);

\BR|bancoReg~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1718_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1715_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1717_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1715_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1717_combout\,
	combout => \BR|bancoReg~1718_combout\);

\BR|bancoReg~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1719_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~502_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~502_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~438_q\,
	combout => \BR|bancoReg~1719_combout\);

\BR|bancoReg~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1720_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1719_combout\ & ((\BR|bancoReg~534_q\))) # (!\BR|bancoReg~1719_combout\ & (\BR|bancoReg~470_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~470_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1719_combout\,
	datad => \BR|bancoReg~534_q\,
	combout => \BR|bancoReg~1720_combout\);

\BR|bancoReg~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1721_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1718_combout\ & ((\BR|bancoReg~1720_combout\))) # (!\BR|bancoReg~1718_combout\ & (\BR|bancoReg~1713_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1713_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1718_combout\,
	datad => \BR|bancoReg~1720_combout\,
	combout => \BR|bancoReg~1721_combout\);

\BR|saidaB[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[16]~16_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1711_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1721_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1711_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1721_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[16]~16_combout\);

\IDEX|data_s[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(58));

\mux_Banco_Ula|saida[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[16]~16_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(58),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[16]~16_combout\);

\ULA|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~34_combout\ = (\mux_Banco_Ula|saida[17]~15_combout\ & ((\IDEX|data_s\(91) & (!\ULA|Add1~33\)) # (!\IDEX|data_s\(91) & ((\ULA|Add1~33\) # (GND))))) # (!\mux_Banco_Ula|saida[17]~15_combout\ & ((\IDEX|data_s\(91) & (\ULA|Add1~33\ & VCC)) # 
-- (!\IDEX|data_s\(91) & (!\ULA|Add1~33\))))
-- \ULA|Add1~35\ = CARRY((\mux_Banco_Ula|saida[17]~15_combout\ & ((!\ULA|Add1~33\) # (!\IDEX|data_s\(91)))) # (!\mux_Banco_Ula|saida[17]~15_combout\ & (!\IDEX|data_s\(91) & !\ULA|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[17]~15_combout\,
	datab => \IDEX|data_s\(91),
	datad => VCC,
	cin => \ULA|Add1~33\,
	combout => \ULA|Add1~34_combout\,
	cout => \ULA|Add1~35\);

\ULA|soma[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[17]~34_combout\ = (\mux_Banco_Ula|saida[17]~15_combout\ & ((\IDEX|data_s\(91) & (\ULA|soma[16]~33\ & VCC)) # (!\IDEX|data_s\(91) & (!\ULA|soma[16]~33\)))) # (!\mux_Banco_Ula|saida[17]~15_combout\ & ((\IDEX|data_s\(91) & (!\ULA|soma[16]~33\)) # 
-- (!\IDEX|data_s\(91) & ((\ULA|soma[16]~33\) # (GND)))))
-- \ULA|soma[17]~35\ = CARRY((\mux_Banco_Ula|saida[17]~15_combout\ & (!\IDEX|data_s\(91) & !\ULA|soma[16]~33\)) # (!\mux_Banco_Ula|saida[17]~15_combout\ & ((!\ULA|soma[16]~33\) # (!\IDEX|data_s\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[17]~15_combout\,
	datab => \IDEX|data_s\(91),
	datad => VCC,
	cin => \ULA|soma[16]~33\,
	combout => \ULA|soma[17]~34_combout\,
	cout => \ULA|soma[17]~35\);

\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (\ULA|soma[17]~34_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[17]~34_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux14~0_combout\);

\ULA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~34_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux14~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~34_combout\,
	datab => \ULA|Mux14~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux14~1_combout\);

\ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux14~1_combout\ & (((\mux_Banco_Ula|saida[17]~15_combout\ & \IDEX|data_s\(91))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux14~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[17]~15_combout\) # 
-- (\IDEX|data_s\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[17]~15_combout\,
	datab => \IDEX|data_s\(91),
	datac => \ULA|Mux14~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux14~2_combout\);

\EXMEM|data_s[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(54));

\MEMWB|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(22));

\mux_Ula_Memoria|saida[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[17]~15_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \MEMWB|data_s\(22),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[17]~15_combout\);

\BR|bancoReg~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[17]~15_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~727_q\);

\BR|bancoReg~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1662_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~855_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~855_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~599_q\,
	combout => \BR|bancoReg~1662_combout\);

\BR|bancoReg~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1663_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1662_combout\ & ((\BR|bancoReg~983_q\))) # (!\BR|bancoReg~1662_combout\ & (\BR|bancoReg~727_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~727_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1662_combout\,
	datad => \BR|bancoReg~983_q\,
	combout => \BR|bancoReg~1663_combout\);

\BR|bancoReg~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1664_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~759_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~759_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~631_q\,
	combout => \BR|bancoReg~1664_combout\);

\BR|bancoReg~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1665_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1664_combout\ & ((\BR|bancoReg~1015_q\))) # (!\BR|bancoReg~1664_combout\ & (\BR|bancoReg~887_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~887_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1664_combout\,
	datad => \BR|bancoReg~1015_q\,
	combout => \BR|bancoReg~1665_combout\);

\BR|bancoReg~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1666_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~695_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~695_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~567_q\,
	combout => \BR|bancoReg~1666_combout\);

\BR|bancoReg~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1667_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1666_combout\ & ((\BR|bancoReg~951_q\))) # (!\BR|bancoReg~1666_combout\ & (\BR|bancoReg~823_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~823_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1666_combout\,
	datad => \BR|bancoReg~951_q\,
	combout => \BR|bancoReg~1667_combout\);

\BR|bancoReg~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1668_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1665_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1667_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1665_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1667_combout\,
	combout => \BR|bancoReg~1668_combout\);

\BR|bancoReg~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1669_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~919_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~919_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~663_q\,
	combout => \BR|bancoReg~1669_combout\);

\BR|bancoReg~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1670_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1669_combout\ & ((\BR|bancoReg~1047_q\))) # (!\BR|bancoReg~1669_combout\ & (\BR|bancoReg~791_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~791_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1669_combout\,
	datad => \BR|bancoReg~1047_q\,
	combout => \BR|bancoReg~1670_combout\);

\BR|bancoReg~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1671_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1668_combout\ & ((\BR|bancoReg~1670_combout\))) # (!\BR|bancoReg~1668_combout\ & (\BR|bancoReg~1663_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1663_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1668_combout\,
	datad => \BR|bancoReg~1670_combout\,
	combout => \BR|bancoReg~1671_combout\);

\BR|bancoReg~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1672_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~215_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~215_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~183_q\,
	combout => \BR|bancoReg~1672_combout\);

\BR|bancoReg~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1673_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1672_combout\ & ((\BR|bancoReg~279_q\))) # (!\BR|bancoReg~1672_combout\ & (\BR|bancoReg~247_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~247_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1672_combout\,
	datad => \BR|bancoReg~279_q\,
	combout => \BR|bancoReg~1673_combout\);

\BR|bancoReg~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1674_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~375_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~375_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~311_q\,
	combout => \BR|bancoReg~1674_combout\);

\BR|bancoReg~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1675_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1674_combout\ & ((\BR|bancoReg~407_q\))) # (!\BR|bancoReg~1674_combout\ & (\BR|bancoReg~343_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~343_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1674_combout\,
	datad => \BR|bancoReg~407_q\,
	combout => \BR|bancoReg~1675_combout\);

\BR|bancoReg~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1676_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~119_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~119_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~55_q\,
	combout => \BR|bancoReg~1676_combout\);

\BR|bancoReg~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1677_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1676_combout\ & ((\BR|bancoReg~151_q\))) # (!\BR|bancoReg~1676_combout\ & (\BR|bancoReg~87_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~87_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1676_combout\,
	datad => \BR|bancoReg~151_q\,
	combout => \BR|bancoReg~1677_combout\);

\BR|bancoReg~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1678_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1675_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1675_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1677_combout\,
	combout => \BR|bancoReg~1678_combout\);

\BR|bancoReg~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1679_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~471_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~439_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~471_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~439_q\,
	combout => \BR|bancoReg~1679_combout\);

\BR|bancoReg~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1680_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1679_combout\ & ((\BR|bancoReg~535_q\))) # (!\BR|bancoReg~1679_combout\ & (\BR|bancoReg~503_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~503_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1679_combout\,
	datad => \BR|bancoReg~535_q\,
	combout => \BR|bancoReg~1680_combout\);

\BR|bancoReg~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1681_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1678_combout\ & ((\BR|bancoReg~1680_combout\))) # (!\BR|bancoReg~1678_combout\ & (\BR|bancoReg~1673_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1673_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1678_combout\,
	datad => \BR|bancoReg~1680_combout\,
	combout => \BR|bancoReg~1681_combout\);

\BR|saidaB[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[17]~15_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1671_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1681_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1671_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1681_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[17]~15_combout\);

\IDEX|data_s[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(59));

\mux_Banco_Ula|saida[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[17]~15_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(59),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[17]~15_combout\);

\ULA|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~36_combout\ = ((\mux_Banco_Ula|saida[18]~14_combout\ $ (\IDEX|data_s\(92) $ (\ULA|Add1~35\)))) # (GND)
-- \ULA|Add1~37\ = CARRY((\mux_Banco_Ula|saida[18]~14_combout\ & (\IDEX|data_s\(92) & !\ULA|Add1~35\)) # (!\mux_Banco_Ula|saida[18]~14_combout\ & ((\IDEX|data_s\(92)) # (!\ULA|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[18]~14_combout\,
	datab => \IDEX|data_s\(92),
	datad => VCC,
	cin => \ULA|Add1~35\,
	combout => \ULA|Add1~36_combout\,
	cout => \ULA|Add1~37\);

\ULA|soma[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[18]~36_combout\ = ((\mux_Banco_Ula|saida[18]~14_combout\ $ (\IDEX|data_s\(92) $ (!\ULA|soma[17]~35\)))) # (GND)
-- \ULA|soma[18]~37\ = CARRY((\mux_Banco_Ula|saida[18]~14_combout\ & ((\IDEX|data_s\(92)) # (!\ULA|soma[17]~35\))) # (!\mux_Banco_Ula|saida[18]~14_combout\ & (\IDEX|data_s\(92) & !\ULA|soma[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[18]~14_combout\,
	datab => \IDEX|data_s\(92),
	datad => VCC,
	cin => \ULA|soma[17]~35\,
	combout => \ULA|soma[18]~36_combout\,
	cout => \ULA|soma[18]~37\);

\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\ULA|soma[18]~36_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[18]~36_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux13~0_combout\);

\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~36_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux13~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~36_combout\,
	datab => \ULA|Mux13~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux13~1_combout\);

\ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\ULA|Mux13~1_combout\ & (((\mux_Banco_Ula|saida[18]~14_combout\ & \IDEX|data_s\(92))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux13~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[18]~14_combout\) # 
-- (\IDEX|data_s\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[18]~14_combout\,
	datab => \IDEX|data_s\(92),
	datac => \ULA|Mux13~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux13~2_combout\);

\EXMEM|data_s[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(55));

\MEMWB|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(23));

\mux_Ula_Memoria|saida[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[18]~14_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \MEMWB|data_s\(23),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[18]~14_combout\);

\BR|bancoReg~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[18]~14_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~760_q\);

\BR|bancoReg~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1622_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~888_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~632_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~888_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~632_q\,
	combout => \BR|bancoReg~1622_combout\);

\BR|bancoReg~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1623_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1622_combout\ & ((\BR|bancoReg~1016_q\))) # (!\BR|bancoReg~1622_combout\ & (\BR|bancoReg~760_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~760_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1622_combout\,
	datad => \BR|bancoReg~1016_q\,
	combout => \BR|bancoReg~1623_combout\);

\BR|bancoReg~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1624_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~728_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~728_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~600_q\,
	combout => \BR|bancoReg~1624_combout\);

\BR|bancoReg~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1625_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1624_combout\ & ((\BR|bancoReg~984_q\))) # (!\BR|bancoReg~1624_combout\ & (\BR|bancoReg~856_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~856_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1624_combout\,
	datad => \BR|bancoReg~984_q\,
	combout => \BR|bancoReg~1625_combout\);

\BR|bancoReg~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1626_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~824_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~568_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~824_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~568_q\,
	combout => \BR|bancoReg~1626_combout\);

\BR|bancoReg~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1627_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1626_combout\ & ((\BR|bancoReg~952_q\))) # (!\BR|bancoReg~1626_combout\ & (\BR|bancoReg~696_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~696_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1626_combout\,
	datad => \BR|bancoReg~952_q\,
	combout => \BR|bancoReg~1627_combout\);

\BR|bancoReg~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1628_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1625_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1627_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1625_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1627_combout\,
	combout => \BR|bancoReg~1628_combout\);

\BR|bancoReg~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1629_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~792_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~792_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~664_q\,
	combout => \BR|bancoReg~1629_combout\);

\BR|bancoReg~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1630_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1629_combout\ & ((\BR|bancoReg~1048_q\))) # (!\BR|bancoReg~1629_combout\ & (\BR|bancoReg~920_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~920_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1629_combout\,
	datad => \BR|bancoReg~1048_q\,
	combout => \BR|bancoReg~1630_combout\);

\BR|bancoReg~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1631_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1628_combout\ & ((\BR|bancoReg~1630_combout\))) # (!\BR|bancoReg~1628_combout\ & (\BR|bancoReg~1623_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1623_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1628_combout\,
	datad => \BR|bancoReg~1630_combout\,
	combout => \BR|bancoReg~1631_combout\);

\BR|bancoReg~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1632_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~344_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~344_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~312_q\,
	combout => \BR|bancoReg~1632_combout\);

\BR|bancoReg~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1633_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1632_combout\ & ((\BR|bancoReg~408_q\))) # (!\BR|bancoReg~1632_combout\ & (\BR|bancoReg~376_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~376_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1632_combout\,
	datad => \BR|bancoReg~408_q\,
	combout => \BR|bancoReg~1633_combout\);

\BR|bancoReg~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1634_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~248_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~248_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~184_q\,
	combout => \BR|bancoReg~1634_combout\);

\BR|bancoReg~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1635_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1634_combout\ & ((\BR|bancoReg~280_q\))) # (!\BR|bancoReg~1634_combout\ & (\BR|bancoReg~216_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~216_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1634_combout\,
	datad => \BR|bancoReg~280_q\,
	combout => \BR|bancoReg~1635_combout\);

\BR|bancoReg~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1636_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~88_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~88_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~56_q\,
	combout => \BR|bancoReg~1636_combout\);

\BR|bancoReg~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1637_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1636_combout\ & ((\BR|bancoReg~152_q\))) # (!\BR|bancoReg~1636_combout\ & (\BR|bancoReg~120_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~120_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1636_combout\,
	datad => \BR|bancoReg~152_q\,
	combout => \BR|bancoReg~1637_combout\);

\BR|bancoReg~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1638_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1635_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1635_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1637_combout\,
	combout => \BR|bancoReg~1638_combout\);

\BR|bancoReg~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1639_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~504_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~504_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~440_q\,
	combout => \BR|bancoReg~1639_combout\);

\BR|bancoReg~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1640_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1639_combout\ & ((\BR|bancoReg~536_q\))) # (!\BR|bancoReg~1639_combout\ & (\BR|bancoReg~472_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~472_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1639_combout\,
	datad => \BR|bancoReg~536_q\,
	combout => \BR|bancoReg~1640_combout\);

\BR|bancoReg~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1641_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1638_combout\ & ((\BR|bancoReg~1640_combout\))) # (!\BR|bancoReg~1638_combout\ & (\BR|bancoReg~1633_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1633_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1638_combout\,
	datad => \BR|bancoReg~1640_combout\,
	combout => \BR|bancoReg~1641_combout\);

\BR|saidaB[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[18]~14_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1631_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1641_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1631_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1641_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[18]~14_combout\);

\IDEX|data_s[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(60));

\mux_Banco_Ula|saida[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[18]~14_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(60),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[18]~14_combout\);

\ULA|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~38_combout\ = (\mux_Banco_Ula|saida[19]~13_combout\ & ((\IDEX|data_s\(93) & (!\ULA|Add1~37\)) # (!\IDEX|data_s\(93) & ((\ULA|Add1~37\) # (GND))))) # (!\mux_Banco_Ula|saida[19]~13_combout\ & ((\IDEX|data_s\(93) & (\ULA|Add1~37\ & VCC)) # 
-- (!\IDEX|data_s\(93) & (!\ULA|Add1~37\))))
-- \ULA|Add1~39\ = CARRY((\mux_Banco_Ula|saida[19]~13_combout\ & ((!\ULA|Add1~37\) # (!\IDEX|data_s\(93)))) # (!\mux_Banco_Ula|saida[19]~13_combout\ & (!\IDEX|data_s\(93) & !\ULA|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[19]~13_combout\,
	datab => \IDEX|data_s\(93),
	datad => VCC,
	cin => \ULA|Add1~37\,
	combout => \ULA|Add1~38_combout\,
	cout => \ULA|Add1~39\);

\ULA|soma[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[19]~38_combout\ = (\mux_Banco_Ula|saida[19]~13_combout\ & ((\IDEX|data_s\(93) & (\ULA|soma[18]~37\ & VCC)) # (!\IDEX|data_s\(93) & (!\ULA|soma[18]~37\)))) # (!\mux_Banco_Ula|saida[19]~13_combout\ & ((\IDEX|data_s\(93) & (!\ULA|soma[18]~37\)) # 
-- (!\IDEX|data_s\(93) & ((\ULA|soma[18]~37\) # (GND)))))
-- \ULA|soma[19]~39\ = CARRY((\mux_Banco_Ula|saida[19]~13_combout\ & (!\IDEX|data_s\(93) & !\ULA|soma[18]~37\)) # (!\mux_Banco_Ula|saida[19]~13_combout\ & ((!\ULA|soma[18]~37\) # (!\IDEX|data_s\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[19]~13_combout\,
	datab => \IDEX|data_s\(93),
	datad => VCC,
	cin => \ULA|soma[18]~37\,
	combout => \ULA|soma[19]~38_combout\,
	cout => \ULA|soma[19]~39\);

\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (\ULA|soma[19]~38_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[19]~38_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux12~0_combout\);

\ULA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~38_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux12~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~38_combout\,
	datab => \ULA|Mux12~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux12~1_combout\);

\ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ULA|Mux12~1_combout\ & (((\mux_Banco_Ula|saida[19]~13_combout\ & \IDEX|data_s\(93))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux12~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[19]~13_combout\) # 
-- (\IDEX|data_s\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[19]~13_combout\,
	datab => \IDEX|data_s\(93),
	datac => \ULA|Mux12~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux12~2_combout\);

\EXMEM|data_s[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(56));

\MEMWB|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(24));

\mux_Ula_Memoria|saida[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[19]~13_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \MEMWB|data_s\(24),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[19]~13_combout\);

\BR|bancoReg~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[19]~13_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~729_q\);

\BR|bancoReg~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1582_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~857_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~601_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~857_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~601_q\,
	combout => \BR|bancoReg~1582_combout\);

\BR|bancoReg~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1583_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1582_combout\ & ((\BR|bancoReg~985_q\))) # (!\BR|bancoReg~1582_combout\ & (\BR|bancoReg~729_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~729_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1582_combout\,
	datad => \BR|bancoReg~985_q\,
	combout => \BR|bancoReg~1583_combout\);

\BR|bancoReg~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1584_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~761_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~761_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~633_q\,
	combout => \BR|bancoReg~1584_combout\);

\BR|bancoReg~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1585_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1584_combout\ & ((\BR|bancoReg~1017_q\))) # (!\BR|bancoReg~1584_combout\ & (\BR|bancoReg~889_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~889_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1584_combout\,
	datad => \BR|bancoReg~1017_q\,
	combout => \BR|bancoReg~1585_combout\);

\BR|bancoReg~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1586_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~697_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~697_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~569_q\,
	combout => \BR|bancoReg~1586_combout\);

\BR|bancoReg~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1587_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1586_combout\ & ((\BR|bancoReg~953_q\))) # (!\BR|bancoReg~1586_combout\ & (\BR|bancoReg~825_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~825_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1586_combout\,
	datad => \BR|bancoReg~953_q\,
	combout => \BR|bancoReg~1587_combout\);

\BR|bancoReg~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1588_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1585_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1587_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1585_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1587_combout\,
	combout => \BR|bancoReg~1588_combout\);

\BR|bancoReg~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1589_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~921_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~921_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~665_q\,
	combout => \BR|bancoReg~1589_combout\);

\BR|bancoReg~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1590_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1589_combout\ & ((\BR|bancoReg~1049_q\))) # (!\BR|bancoReg~1589_combout\ & (\BR|bancoReg~793_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~793_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1589_combout\,
	datad => \BR|bancoReg~1049_q\,
	combout => \BR|bancoReg~1590_combout\);

\BR|bancoReg~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1591_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1588_combout\ & ((\BR|bancoReg~1590_combout\))) # (!\BR|bancoReg~1588_combout\ & (\BR|bancoReg~1583_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1583_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1588_combout\,
	datad => \BR|bancoReg~1590_combout\,
	combout => \BR|bancoReg~1591_combout\);

\BR|bancoReg~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1592_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~217_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~217_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~185_q\,
	combout => \BR|bancoReg~1592_combout\);

\BR|bancoReg~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1593_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1592_combout\ & ((\BR|bancoReg~281_q\))) # (!\BR|bancoReg~1592_combout\ & (\BR|bancoReg~249_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~249_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1592_combout\,
	datad => \BR|bancoReg~281_q\,
	combout => \BR|bancoReg~1593_combout\);

\BR|bancoReg~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1594_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~377_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~377_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~313_q\,
	combout => \BR|bancoReg~1594_combout\);

\BR|bancoReg~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1595_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1594_combout\ & ((\BR|bancoReg~409_q\))) # (!\BR|bancoReg~1594_combout\ & (\BR|bancoReg~345_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~345_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1594_combout\,
	datad => \BR|bancoReg~409_q\,
	combout => \BR|bancoReg~1595_combout\);

\BR|bancoReg~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1596_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~121_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~121_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~57_q\,
	combout => \BR|bancoReg~1596_combout\);

\BR|bancoReg~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1597_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1596_combout\ & ((\BR|bancoReg~153_q\))) # (!\BR|bancoReg~1596_combout\ & (\BR|bancoReg~89_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~89_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1596_combout\,
	datad => \BR|bancoReg~153_q\,
	combout => \BR|bancoReg~1597_combout\);

\BR|bancoReg~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1598_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1595_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1595_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1597_combout\,
	combout => \BR|bancoReg~1598_combout\);

\BR|bancoReg~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1599_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~473_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~441_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~473_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~441_q\,
	combout => \BR|bancoReg~1599_combout\);

\BR|bancoReg~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1600_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1599_combout\ & ((\BR|bancoReg~537_q\))) # (!\BR|bancoReg~1599_combout\ & (\BR|bancoReg~505_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~505_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1599_combout\,
	datad => \BR|bancoReg~537_q\,
	combout => \BR|bancoReg~1600_combout\);

\BR|bancoReg~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1601_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1598_combout\ & ((\BR|bancoReg~1600_combout\))) # (!\BR|bancoReg~1598_combout\ & (\BR|bancoReg~1593_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1593_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1598_combout\,
	datad => \BR|bancoReg~1600_combout\,
	combout => \BR|bancoReg~1601_combout\);

\BR|saidaB[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[19]~13_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1591_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1601_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1591_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1601_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[19]~13_combout\);

\IDEX|data_s[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(61));

\mux_Banco_Ula|saida[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[19]~13_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(61),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[19]~13_combout\);

\ULA|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~40_combout\ = ((\mux_Banco_Ula|saida[20]~12_combout\ $ (\IDEX|data_s\(94) $ (\ULA|Add1~39\)))) # (GND)
-- \ULA|Add1~41\ = CARRY((\mux_Banco_Ula|saida[20]~12_combout\ & (\IDEX|data_s\(94) & !\ULA|Add1~39\)) # (!\mux_Banco_Ula|saida[20]~12_combout\ & ((\IDEX|data_s\(94)) # (!\ULA|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[20]~12_combout\,
	datab => \IDEX|data_s\(94),
	datad => VCC,
	cin => \ULA|Add1~39\,
	combout => \ULA|Add1~40_combout\,
	cout => \ULA|Add1~41\);

\ULA|soma[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[20]~40_combout\ = ((\mux_Banco_Ula|saida[20]~12_combout\ $ (\IDEX|data_s\(94) $ (!\ULA|soma[19]~39\)))) # (GND)
-- \ULA|soma[20]~41\ = CARRY((\mux_Banco_Ula|saida[20]~12_combout\ & ((\IDEX|data_s\(94)) # (!\ULA|soma[19]~39\))) # (!\mux_Banco_Ula|saida[20]~12_combout\ & (\IDEX|data_s\(94) & !\ULA|soma[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[20]~12_combout\,
	datab => \IDEX|data_s\(94),
	datad => VCC,
	cin => \ULA|soma[19]~39\,
	combout => \ULA|soma[20]~40_combout\,
	cout => \ULA|soma[20]~41\);

\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\ULA|soma[20]~40_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[20]~40_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux11~0_combout\);

\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~40_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux11~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~40_combout\,
	datab => \ULA|Mux11~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux11~1_combout\);

\ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~2_combout\ = (\ULA|Mux11~1_combout\ & (((\mux_Banco_Ula|saida[20]~12_combout\ & \IDEX|data_s\(94))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux11~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[20]~12_combout\) # 
-- (\IDEX|data_s\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[20]~12_combout\,
	datab => \IDEX|data_s\(94),
	datac => \ULA|Mux11~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux11~2_combout\);

\EXMEM|data_s[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(57));

\MEMWB|data_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(25));

\mux_Ula_Memoria|saida[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[20]~12_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \MEMWB|data_s\(25),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[20]~12_combout\);

\BR|bancoReg~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[20]~12_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~762_q\);

\BR|bancoReg~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1542_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~890_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~634_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~890_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~634_q\,
	combout => \BR|bancoReg~1542_combout\);

\BR|bancoReg~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1543_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1542_combout\ & ((\BR|bancoReg~1018_q\))) # (!\BR|bancoReg~1542_combout\ & (\BR|bancoReg~762_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~762_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1542_combout\,
	datad => \BR|bancoReg~1018_q\,
	combout => \BR|bancoReg~1543_combout\);

\BR|bancoReg~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1544_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~730_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~730_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~602_q\,
	combout => \BR|bancoReg~1544_combout\);

\BR|bancoReg~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1545_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1544_combout\ & ((\BR|bancoReg~986_q\))) # (!\BR|bancoReg~1544_combout\ & (\BR|bancoReg~858_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~858_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1544_combout\,
	datad => \BR|bancoReg~986_q\,
	combout => \BR|bancoReg~1545_combout\);

\BR|bancoReg~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1546_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~826_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~570_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~826_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~570_q\,
	combout => \BR|bancoReg~1546_combout\);

\BR|bancoReg~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1547_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1546_combout\ & ((\BR|bancoReg~954_q\))) # (!\BR|bancoReg~1546_combout\ & (\BR|bancoReg~698_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~698_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1546_combout\,
	datad => \BR|bancoReg~954_q\,
	combout => \BR|bancoReg~1547_combout\);

\BR|bancoReg~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1548_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1545_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1547_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1545_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1547_combout\,
	combout => \BR|bancoReg~1548_combout\);

\BR|bancoReg~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1549_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~794_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~794_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~666_q\,
	combout => \BR|bancoReg~1549_combout\);

\BR|bancoReg~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1550_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1549_combout\ & ((\BR|bancoReg~1050_q\))) # (!\BR|bancoReg~1549_combout\ & (\BR|bancoReg~922_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~922_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1549_combout\,
	datad => \BR|bancoReg~1050_q\,
	combout => \BR|bancoReg~1550_combout\);

\BR|bancoReg~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1551_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1548_combout\ & ((\BR|bancoReg~1550_combout\))) # (!\BR|bancoReg~1548_combout\ & (\BR|bancoReg~1543_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1543_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1548_combout\,
	datad => \BR|bancoReg~1550_combout\,
	combout => \BR|bancoReg~1551_combout\);

\BR|bancoReg~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1552_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~346_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~346_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~314_q\,
	combout => \BR|bancoReg~1552_combout\);

\BR|bancoReg~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1553_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1552_combout\ & ((\BR|bancoReg~410_q\))) # (!\BR|bancoReg~1552_combout\ & (\BR|bancoReg~378_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~378_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1552_combout\,
	datad => \BR|bancoReg~410_q\,
	combout => \BR|bancoReg~1553_combout\);

\BR|bancoReg~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1554_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~250_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~250_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~186_q\,
	combout => \BR|bancoReg~1554_combout\);

\BR|bancoReg~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1555_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1554_combout\ & ((\BR|bancoReg~282_q\))) # (!\BR|bancoReg~1554_combout\ & (\BR|bancoReg~218_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~218_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1554_combout\,
	datad => \BR|bancoReg~282_q\,
	combout => \BR|bancoReg~1555_combout\);

\BR|bancoReg~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1556_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~90_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~90_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~58_q\,
	combout => \BR|bancoReg~1556_combout\);

\BR|bancoReg~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1557_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1556_combout\ & ((\BR|bancoReg~154_q\))) # (!\BR|bancoReg~1556_combout\ & (\BR|bancoReg~122_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~122_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1556_combout\,
	datad => \BR|bancoReg~154_q\,
	combout => \BR|bancoReg~1557_combout\);

\BR|bancoReg~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1558_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1555_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1557_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1555_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1557_combout\,
	combout => \BR|bancoReg~1558_combout\);

\BR|bancoReg~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1559_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~506_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~506_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~442_q\,
	combout => \BR|bancoReg~1559_combout\);

\BR|bancoReg~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1560_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1559_combout\ & ((\BR|bancoReg~538_q\))) # (!\BR|bancoReg~1559_combout\ & (\BR|bancoReg~474_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~474_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1559_combout\,
	datad => \BR|bancoReg~538_q\,
	combout => \BR|bancoReg~1560_combout\);

\BR|bancoReg~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1561_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1558_combout\ & ((\BR|bancoReg~1560_combout\))) # (!\BR|bancoReg~1558_combout\ & (\BR|bancoReg~1553_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1553_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1558_combout\,
	datad => \BR|bancoReg~1560_combout\,
	combout => \BR|bancoReg~1561_combout\);

\BR|saidaB[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[20]~12_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1551_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1561_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1551_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1561_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[20]~12_combout\);

\IDEX|data_s[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(62));

\mux_Banco_Ula|saida[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[20]~12_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(62),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[20]~12_combout\);

\ULA|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~42_combout\ = (\mux_Banco_Ula|saida[21]~11_combout\ & ((\IDEX|data_s\(95) & (!\ULA|Add1~41\)) # (!\IDEX|data_s\(95) & ((\ULA|Add1~41\) # (GND))))) # (!\mux_Banco_Ula|saida[21]~11_combout\ & ((\IDEX|data_s\(95) & (\ULA|Add1~41\ & VCC)) # 
-- (!\IDEX|data_s\(95) & (!\ULA|Add1~41\))))
-- \ULA|Add1~43\ = CARRY((\mux_Banco_Ula|saida[21]~11_combout\ & ((!\ULA|Add1~41\) # (!\IDEX|data_s\(95)))) # (!\mux_Banco_Ula|saida[21]~11_combout\ & (!\IDEX|data_s\(95) & !\ULA|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[21]~11_combout\,
	datab => \IDEX|data_s\(95),
	datad => VCC,
	cin => \ULA|Add1~41\,
	combout => \ULA|Add1~42_combout\,
	cout => \ULA|Add1~43\);

\ULA|soma[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[21]~42_combout\ = (\mux_Banco_Ula|saida[21]~11_combout\ & ((\IDEX|data_s\(95) & (\ULA|soma[20]~41\ & VCC)) # (!\IDEX|data_s\(95) & (!\ULA|soma[20]~41\)))) # (!\mux_Banco_Ula|saida[21]~11_combout\ & ((\IDEX|data_s\(95) & (!\ULA|soma[20]~41\)) # 
-- (!\IDEX|data_s\(95) & ((\ULA|soma[20]~41\) # (GND)))))
-- \ULA|soma[21]~43\ = CARRY((\mux_Banco_Ula|saida[21]~11_combout\ & (!\IDEX|data_s\(95) & !\ULA|soma[20]~41\)) # (!\mux_Banco_Ula|saida[21]~11_combout\ & ((!\ULA|soma[20]~41\) # (!\IDEX|data_s\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[21]~11_combout\,
	datab => \IDEX|data_s\(95),
	datad => VCC,
	cin => \ULA|soma[20]~41\,
	combout => \ULA|soma[21]~42_combout\,
	cout => \ULA|soma[21]~43\);

\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (\ULA|soma[21]~42_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[21]~42_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux10~0_combout\);

\ULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~42_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux10~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~42_combout\,
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux10~1_combout\);

\ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~2_combout\ = (\ULA|Mux10~1_combout\ & (((\mux_Banco_Ula|saida[21]~11_combout\ & \IDEX|data_s\(95))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux10~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[21]~11_combout\) # 
-- (\IDEX|data_s\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[21]~11_combout\,
	datab => \IDEX|data_s\(95),
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux10~2_combout\);

\EXMEM|data_s[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(58));

\MEMWB|data_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(26));

\mux_Ula_Memoria|saida[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[21]~11_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \MEMWB|data_s\(26),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[21]~11_combout\);

\BR|bancoReg~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[21]~11_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~731_q\);

\BR|bancoReg~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1502_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~859_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~859_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~603_q\,
	combout => \BR|bancoReg~1502_combout\);

\BR|bancoReg~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1503_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1502_combout\ & ((\BR|bancoReg~987_q\))) # (!\BR|bancoReg~1502_combout\ & (\BR|bancoReg~731_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~731_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1502_combout\,
	datad => \BR|bancoReg~987_q\,
	combout => \BR|bancoReg~1503_combout\);

\BR|bancoReg~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1504_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~763_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~763_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~635_q\,
	combout => \BR|bancoReg~1504_combout\);

\BR|bancoReg~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1505_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1504_combout\ & ((\BR|bancoReg~1019_q\))) # (!\BR|bancoReg~1504_combout\ & (\BR|bancoReg~891_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~891_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1504_combout\,
	datad => \BR|bancoReg~1019_q\,
	combout => \BR|bancoReg~1505_combout\);

\BR|bancoReg~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1506_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~699_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~699_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~571_q\,
	combout => \BR|bancoReg~1506_combout\);

\BR|bancoReg~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1507_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1506_combout\ & ((\BR|bancoReg~955_q\))) # (!\BR|bancoReg~1506_combout\ & (\BR|bancoReg~827_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~827_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1506_combout\,
	datad => \BR|bancoReg~955_q\,
	combout => \BR|bancoReg~1507_combout\);

\BR|bancoReg~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1508_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1505_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1507_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1505_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1507_combout\,
	combout => \BR|bancoReg~1508_combout\);

\BR|bancoReg~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1509_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~923_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~667_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~923_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~667_q\,
	combout => \BR|bancoReg~1509_combout\);

\BR|bancoReg~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1510_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1509_combout\ & ((\BR|bancoReg~1051_q\))) # (!\BR|bancoReg~1509_combout\ & (\BR|bancoReg~795_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~795_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1509_combout\,
	datad => \BR|bancoReg~1051_q\,
	combout => \BR|bancoReg~1510_combout\);

\BR|bancoReg~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1511_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1508_combout\ & ((\BR|bancoReg~1510_combout\))) # (!\BR|bancoReg~1508_combout\ & (\BR|bancoReg~1503_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1503_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1508_combout\,
	datad => \BR|bancoReg~1510_combout\,
	combout => \BR|bancoReg~1511_combout\);

\BR|bancoReg~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1512_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~219_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~219_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~187_q\,
	combout => \BR|bancoReg~1512_combout\);

\BR|bancoReg~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1513_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1512_combout\ & ((\BR|bancoReg~283_q\))) # (!\BR|bancoReg~1512_combout\ & (\BR|bancoReg~251_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~251_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1512_combout\,
	datad => \BR|bancoReg~283_q\,
	combout => \BR|bancoReg~1513_combout\);

\BR|bancoReg~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1514_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~379_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~379_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~315_q\,
	combout => \BR|bancoReg~1514_combout\);

\BR|bancoReg~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1515_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1514_combout\ & ((\BR|bancoReg~411_q\))) # (!\BR|bancoReg~1514_combout\ & (\BR|bancoReg~347_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~347_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1514_combout\,
	datad => \BR|bancoReg~411_q\,
	combout => \BR|bancoReg~1515_combout\);

\BR|bancoReg~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1516_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~123_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~123_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~59_q\,
	combout => \BR|bancoReg~1516_combout\);

\BR|bancoReg~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1517_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1516_combout\ & ((\BR|bancoReg~155_q\))) # (!\BR|bancoReg~1516_combout\ & (\BR|bancoReg~91_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~91_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1516_combout\,
	datad => \BR|bancoReg~155_q\,
	combout => \BR|bancoReg~1517_combout\);

\BR|bancoReg~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1518_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1515_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1517_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1515_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1517_combout\,
	combout => \BR|bancoReg~1518_combout\);

\BR|bancoReg~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1519_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~475_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~475_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~443_q\,
	combout => \BR|bancoReg~1519_combout\);

\BR|bancoReg~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1520_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1519_combout\ & ((\BR|bancoReg~539_q\))) # (!\BR|bancoReg~1519_combout\ & (\BR|bancoReg~507_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~507_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1519_combout\,
	datad => \BR|bancoReg~539_q\,
	combout => \BR|bancoReg~1520_combout\);

\BR|bancoReg~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1521_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1518_combout\ & ((\BR|bancoReg~1520_combout\))) # (!\BR|bancoReg~1518_combout\ & (\BR|bancoReg~1513_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1513_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1518_combout\,
	datad => \BR|bancoReg~1520_combout\,
	combout => \BR|bancoReg~1521_combout\);

\BR|saidaB[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[21]~11_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1511_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1521_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1511_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1521_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[21]~11_combout\);

\IDEX|data_s[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(63));

\mux_Banco_Ula|saida[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[21]~11_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(63),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[21]~11_combout\);

\ULA|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~44_combout\ = ((\mux_Banco_Ula|saida[22]~10_combout\ $ (\IDEX|data_s\(96) $ (\ULA|Add1~43\)))) # (GND)
-- \ULA|Add1~45\ = CARRY((\mux_Banco_Ula|saida[22]~10_combout\ & (\IDEX|data_s\(96) & !\ULA|Add1~43\)) # (!\mux_Banco_Ula|saida[22]~10_combout\ & ((\IDEX|data_s\(96)) # (!\ULA|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[22]~10_combout\,
	datab => \IDEX|data_s\(96),
	datad => VCC,
	cin => \ULA|Add1~43\,
	combout => \ULA|Add1~44_combout\,
	cout => \ULA|Add1~45\);

\ULA|soma[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[22]~44_combout\ = ((\mux_Banco_Ula|saida[22]~10_combout\ $ (\IDEX|data_s\(96) $ (!\ULA|soma[21]~43\)))) # (GND)
-- \ULA|soma[22]~45\ = CARRY((\mux_Banco_Ula|saida[22]~10_combout\ & ((\IDEX|data_s\(96)) # (!\ULA|soma[21]~43\))) # (!\mux_Banco_Ula|saida[22]~10_combout\ & (\IDEX|data_s\(96) & !\ULA|soma[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[22]~10_combout\,
	datab => \IDEX|data_s\(96),
	datad => VCC,
	cin => \ULA|soma[21]~43\,
	combout => \ULA|soma[22]~44_combout\,
	cout => \ULA|soma[22]~45\);

\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\ULA|soma[22]~44_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[22]~44_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux9~0_combout\);

\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~44_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux9~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~44_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux9~1_combout\);

\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ULA|Mux9~1_combout\ & (((\mux_Banco_Ula|saida[22]~10_combout\ & \IDEX|data_s\(96))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux9~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[22]~10_combout\) # (\IDEX|data_s\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[22]~10_combout\,
	datab => \IDEX|data_s\(96),
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux9~2_combout\);

\EXMEM|data_s[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(59));

\MEMWB|data_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(27));

\mux_Ula_Memoria|saida[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[22]~10_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \MEMWB|data_s\(27),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[22]~10_combout\);

\BR|bancoReg~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[22]~10_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~764_q\);

\BR|bancoReg~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1462_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~892_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~636_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~892_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~636_q\,
	combout => \BR|bancoReg~1462_combout\);

\BR|bancoReg~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1463_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1462_combout\ & ((\BR|bancoReg~1020_q\))) # (!\BR|bancoReg~1462_combout\ & (\BR|bancoReg~764_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~764_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1462_combout\,
	datad => \BR|bancoReg~1020_q\,
	combout => \BR|bancoReg~1463_combout\);

\BR|bancoReg~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1464_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~732_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~732_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~604_q\,
	combout => \BR|bancoReg~1464_combout\);

\BR|bancoReg~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1465_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1464_combout\ & ((\BR|bancoReg~988_q\))) # (!\BR|bancoReg~1464_combout\ & (\BR|bancoReg~860_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~860_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1464_combout\,
	datad => \BR|bancoReg~988_q\,
	combout => \BR|bancoReg~1465_combout\);

\BR|bancoReg~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1466_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~828_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~572_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~828_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~572_q\,
	combout => \BR|bancoReg~1466_combout\);

\BR|bancoReg~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1467_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1466_combout\ & ((\BR|bancoReg~956_q\))) # (!\BR|bancoReg~1466_combout\ & (\BR|bancoReg~700_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~700_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1466_combout\,
	datad => \BR|bancoReg~956_q\,
	combout => \BR|bancoReg~1467_combout\);

\BR|bancoReg~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1468_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1465_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1465_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1467_combout\,
	combout => \BR|bancoReg~1468_combout\);

\BR|bancoReg~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1469_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~796_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~668_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~796_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~668_q\,
	combout => \BR|bancoReg~1469_combout\);

\BR|bancoReg~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1470_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1469_combout\ & ((\BR|bancoReg~1052_q\))) # (!\BR|bancoReg~1469_combout\ & (\BR|bancoReg~924_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~924_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1469_combout\,
	datad => \BR|bancoReg~1052_q\,
	combout => \BR|bancoReg~1470_combout\);

\BR|bancoReg~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1471_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1468_combout\ & ((\BR|bancoReg~1470_combout\))) # (!\BR|bancoReg~1468_combout\ & (\BR|bancoReg~1463_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1463_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1468_combout\,
	datad => \BR|bancoReg~1470_combout\,
	combout => \BR|bancoReg~1471_combout\);

\BR|bancoReg~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1472_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~348_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~348_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~316_q\,
	combout => \BR|bancoReg~1472_combout\);

\BR|bancoReg~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1473_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1472_combout\ & ((\BR|bancoReg~412_q\))) # (!\BR|bancoReg~1472_combout\ & (\BR|bancoReg~380_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~380_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1472_combout\,
	datad => \BR|bancoReg~412_q\,
	combout => \BR|bancoReg~1473_combout\);

\BR|bancoReg~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1474_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~252_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~188_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~252_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~188_q\,
	combout => \BR|bancoReg~1474_combout\);

\BR|bancoReg~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1475_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1474_combout\ & ((\BR|bancoReg~284_q\))) # (!\BR|bancoReg~1474_combout\ & (\BR|bancoReg~220_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~220_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1474_combout\,
	datad => \BR|bancoReg~284_q\,
	combout => \BR|bancoReg~1475_combout\);

\BR|bancoReg~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1476_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~92_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~92_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~60_q\,
	combout => \BR|bancoReg~1476_combout\);

\BR|bancoReg~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1477_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1476_combout\ & ((\BR|bancoReg~156_q\))) # (!\BR|bancoReg~1476_combout\ & (\BR|bancoReg~124_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~124_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1476_combout\,
	datad => \BR|bancoReg~156_q\,
	combout => \BR|bancoReg~1477_combout\);

\BR|bancoReg~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1478_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1475_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1475_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1477_combout\,
	combout => \BR|bancoReg~1478_combout\);

\BR|bancoReg~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1479_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~508_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~508_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~444_q\,
	combout => \BR|bancoReg~1479_combout\);

\BR|bancoReg~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1480_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1479_combout\ & ((\BR|bancoReg~540_q\))) # (!\BR|bancoReg~1479_combout\ & (\BR|bancoReg~476_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~476_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1479_combout\,
	datad => \BR|bancoReg~540_q\,
	combout => \BR|bancoReg~1480_combout\);

\BR|bancoReg~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1481_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1478_combout\ & ((\BR|bancoReg~1480_combout\))) # (!\BR|bancoReg~1478_combout\ & (\BR|bancoReg~1473_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1473_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1478_combout\,
	datad => \BR|bancoReg~1480_combout\,
	combout => \BR|bancoReg~1481_combout\);

\BR|saidaB[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[22]~10_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1471_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1481_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1471_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1481_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[22]~10_combout\);

\IDEX|data_s[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(64));

\mux_Banco_Ula|saida[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[22]~10_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(64),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[22]~10_combout\);

\ULA|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~46_combout\ = (\mux_Banco_Ula|saida[23]~9_combout\ & ((\IDEX|data_s\(97) & (!\ULA|Add1~45\)) # (!\IDEX|data_s\(97) & ((\ULA|Add1~45\) # (GND))))) # (!\mux_Banco_Ula|saida[23]~9_combout\ & ((\IDEX|data_s\(97) & (\ULA|Add1~45\ & VCC)) # 
-- (!\IDEX|data_s\(97) & (!\ULA|Add1~45\))))
-- \ULA|Add1~47\ = CARRY((\mux_Banco_Ula|saida[23]~9_combout\ & ((!\ULA|Add1~45\) # (!\IDEX|data_s\(97)))) # (!\mux_Banco_Ula|saida[23]~9_combout\ & (!\IDEX|data_s\(97) & !\ULA|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[23]~9_combout\,
	datab => \IDEX|data_s\(97),
	datad => VCC,
	cin => \ULA|Add1~45\,
	combout => \ULA|Add1~46_combout\,
	cout => \ULA|Add1~47\);

\ULA|soma[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[23]~46_combout\ = (\mux_Banco_Ula|saida[23]~9_combout\ & ((\IDEX|data_s\(97) & (\ULA|soma[22]~45\ & VCC)) # (!\IDEX|data_s\(97) & (!\ULA|soma[22]~45\)))) # (!\mux_Banco_Ula|saida[23]~9_combout\ & ((\IDEX|data_s\(97) & (!\ULA|soma[22]~45\)) # 
-- (!\IDEX|data_s\(97) & ((\ULA|soma[22]~45\) # (GND)))))
-- \ULA|soma[23]~47\ = CARRY((\mux_Banco_Ula|saida[23]~9_combout\ & (!\IDEX|data_s\(97) & !\ULA|soma[22]~45\)) # (!\mux_Banco_Ula|saida[23]~9_combout\ & ((!\ULA|soma[22]~45\) # (!\IDEX|data_s\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[23]~9_combout\,
	datab => \IDEX|data_s\(97),
	datad => VCC,
	cin => \ULA|soma[22]~45\,
	combout => \ULA|soma[23]~46_combout\,
	cout => \ULA|soma[23]~47\);

\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (\ULA|soma[23]~46_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[23]~46_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux8~0_combout\);

\ULA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~46_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux8~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~46_combout\,
	datab => \ULA|Mux8~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux8~1_combout\);

\ULA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~2_combout\ = (\ULA|Mux8~1_combout\ & (((\mux_Banco_Ula|saida[23]~9_combout\ & \IDEX|data_s\(97))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux8~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[23]~9_combout\) # (\IDEX|data_s\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[23]~9_combout\,
	datab => \IDEX|data_s\(97),
	datac => \ULA|Mux8~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux8~2_combout\);

\EXMEM|data_s[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(60));

\MEMWB|data_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(28));

\mux_Ula_Memoria|saida[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[23]~9_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \MEMWB|data_s\(28),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[23]~9_combout\);

\BR|bancoReg~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[23]~9_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~733_q\);

\BR|bancoReg~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1422_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~861_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~861_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~605_q\,
	combout => \BR|bancoReg~1422_combout\);

\BR|bancoReg~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1423_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1422_combout\ & ((\BR|bancoReg~989_q\))) # (!\BR|bancoReg~1422_combout\ & (\BR|bancoReg~733_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~733_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1422_combout\,
	datad => \BR|bancoReg~989_q\,
	combout => \BR|bancoReg~1423_combout\);

\BR|bancoReg~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1424_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~765_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~765_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~637_q\,
	combout => \BR|bancoReg~1424_combout\);

\BR|bancoReg~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1425_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1424_combout\ & ((\BR|bancoReg~1021_q\))) # (!\BR|bancoReg~1424_combout\ & (\BR|bancoReg~893_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~893_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1424_combout\,
	datad => \BR|bancoReg~1021_q\,
	combout => \BR|bancoReg~1425_combout\);

\BR|bancoReg~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1426_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~701_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~701_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~573_q\,
	combout => \BR|bancoReg~1426_combout\);

\BR|bancoReg~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1427_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1426_combout\ & ((\BR|bancoReg~957_q\))) # (!\BR|bancoReg~1426_combout\ & (\BR|bancoReg~829_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~829_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1426_combout\,
	datad => \BR|bancoReg~957_q\,
	combout => \BR|bancoReg~1427_combout\);

\BR|bancoReg~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1428_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1425_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1427_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1425_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1427_combout\,
	combout => \BR|bancoReg~1428_combout\);

\BR|bancoReg~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1429_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~925_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~925_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~669_q\,
	combout => \BR|bancoReg~1429_combout\);

\BR|bancoReg~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1430_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1429_combout\ & ((\BR|bancoReg~1053_q\))) # (!\BR|bancoReg~1429_combout\ & (\BR|bancoReg~797_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~797_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1429_combout\,
	datad => \BR|bancoReg~1053_q\,
	combout => \BR|bancoReg~1430_combout\);

\BR|bancoReg~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1431_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1428_combout\ & ((\BR|bancoReg~1430_combout\))) # (!\BR|bancoReg~1428_combout\ & (\BR|bancoReg~1423_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1423_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1428_combout\,
	datad => \BR|bancoReg~1430_combout\,
	combout => \BR|bancoReg~1431_combout\);

\BR|bancoReg~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1432_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~221_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~221_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~189_q\,
	combout => \BR|bancoReg~1432_combout\);

\BR|bancoReg~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1433_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1432_combout\ & ((\BR|bancoReg~285_q\))) # (!\BR|bancoReg~1432_combout\ & (\BR|bancoReg~253_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~253_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1432_combout\,
	datad => \BR|bancoReg~285_q\,
	combout => \BR|bancoReg~1433_combout\);

\BR|bancoReg~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1434_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~381_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~381_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~317_q\,
	combout => \BR|bancoReg~1434_combout\);

\BR|bancoReg~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1435_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1434_combout\ & ((\BR|bancoReg~413_q\))) # (!\BR|bancoReg~1434_combout\ & (\BR|bancoReg~349_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~349_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1434_combout\,
	datad => \BR|bancoReg~413_q\,
	combout => \BR|bancoReg~1435_combout\);

\BR|bancoReg~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1436_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~125_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~125_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~61_q\,
	combout => \BR|bancoReg~1436_combout\);

\BR|bancoReg~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1437_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1436_combout\ & ((\BR|bancoReg~157_q\))) # (!\BR|bancoReg~1436_combout\ & (\BR|bancoReg~93_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~93_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1436_combout\,
	datad => \BR|bancoReg~157_q\,
	combout => \BR|bancoReg~1437_combout\);

\BR|bancoReg~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1438_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1435_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1437_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1435_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1437_combout\,
	combout => \BR|bancoReg~1438_combout\);

\BR|bancoReg~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1439_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~477_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~477_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~445_q\,
	combout => \BR|bancoReg~1439_combout\);

\BR|bancoReg~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1440_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1439_combout\ & ((\BR|bancoReg~541_q\))) # (!\BR|bancoReg~1439_combout\ & (\BR|bancoReg~509_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~509_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1439_combout\,
	datad => \BR|bancoReg~541_q\,
	combout => \BR|bancoReg~1440_combout\);

\BR|bancoReg~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1441_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1438_combout\ & ((\BR|bancoReg~1440_combout\))) # (!\BR|bancoReg~1438_combout\ & (\BR|bancoReg~1433_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1433_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1438_combout\,
	datad => \BR|bancoReg~1440_combout\,
	combout => \BR|bancoReg~1441_combout\);

\BR|saidaB[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[23]~9_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1431_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1441_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1431_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1441_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[23]~9_combout\);

\IDEX|data_s[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[23]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(65));

\mux_Banco_Ula|saida[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[23]~9_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(65),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[23]~9_combout\);

\ULA|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~48_combout\ = ((\mux_Banco_Ula|saida[24]~8_combout\ $ (\IDEX|data_s\(98) $ (\ULA|Add1~47\)))) # (GND)
-- \ULA|Add1~49\ = CARRY((\mux_Banco_Ula|saida[24]~8_combout\ & (\IDEX|data_s\(98) & !\ULA|Add1~47\)) # (!\mux_Banco_Ula|saida[24]~8_combout\ & ((\IDEX|data_s\(98)) # (!\ULA|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[24]~8_combout\,
	datab => \IDEX|data_s\(98),
	datad => VCC,
	cin => \ULA|Add1~47\,
	combout => \ULA|Add1~48_combout\,
	cout => \ULA|Add1~49\);

\ULA|soma[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[24]~48_combout\ = ((\mux_Banco_Ula|saida[24]~8_combout\ $ (\IDEX|data_s\(98) $ (!\ULA|soma[23]~47\)))) # (GND)
-- \ULA|soma[24]~49\ = CARRY((\mux_Banco_Ula|saida[24]~8_combout\ & ((\IDEX|data_s\(98)) # (!\ULA|soma[23]~47\))) # (!\mux_Banco_Ula|saida[24]~8_combout\ & (\IDEX|data_s\(98) & !\ULA|soma[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[24]~8_combout\,
	datab => \IDEX|data_s\(98),
	datad => VCC,
	cin => \ULA|soma[23]~47\,
	combout => \ULA|soma[24]~48_combout\,
	cout => \ULA|soma[24]~49\);

\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\ULA|soma[24]~48_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[24]~48_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux7~0_combout\);

\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~48_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux7~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~48_combout\,
	datab => \ULA|Mux7~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux7~1_combout\);

\ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\ULA|Mux7~1_combout\ & (((\mux_Banco_Ula|saida[24]~8_combout\ & \IDEX|data_s\(98))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux7~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[24]~8_combout\) # (\IDEX|data_s\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[24]~8_combout\,
	datab => \IDEX|data_s\(98),
	datac => \ULA|Mux7~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux7~2_combout\);

\EXMEM|data_s[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(61));

\MEMWB|data_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(29));

\mux_Ula_Memoria|saida[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[24]~8_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \MEMWB|data_s\(29),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[24]~8_combout\);

\BR|bancoReg~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[24]~8_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~766_q\);

\BR|bancoReg~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1382_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~894_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~638_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~894_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~638_q\,
	combout => \BR|bancoReg~1382_combout\);

\BR|bancoReg~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1383_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1382_combout\ & ((\BR|bancoReg~1022_q\))) # (!\BR|bancoReg~1382_combout\ & (\BR|bancoReg~766_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~766_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1382_combout\,
	datad => \BR|bancoReg~1022_q\,
	combout => \BR|bancoReg~1383_combout\);

\BR|bancoReg~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1384_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~734_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~734_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~606_q\,
	combout => \BR|bancoReg~1384_combout\);

\BR|bancoReg~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1385_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1384_combout\ & ((\BR|bancoReg~990_q\))) # (!\BR|bancoReg~1384_combout\ & (\BR|bancoReg~862_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~862_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1384_combout\,
	datad => \BR|bancoReg~990_q\,
	combout => \BR|bancoReg~1385_combout\);

\BR|bancoReg~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1386_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~830_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~830_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~574_q\,
	combout => \BR|bancoReg~1386_combout\);

\BR|bancoReg~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1387_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1386_combout\ & ((\BR|bancoReg~958_q\))) # (!\BR|bancoReg~1386_combout\ & (\BR|bancoReg~702_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~702_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1386_combout\,
	datad => \BR|bancoReg~958_q\,
	combout => \BR|bancoReg~1387_combout\);

\BR|bancoReg~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1388_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1385_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1387_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1385_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1387_combout\,
	combout => \BR|bancoReg~1388_combout\);

\BR|bancoReg~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1389_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~798_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~798_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~670_q\,
	combout => \BR|bancoReg~1389_combout\);

\BR|bancoReg~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1390_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1389_combout\ & ((\BR|bancoReg~1054_q\))) # (!\BR|bancoReg~1389_combout\ & (\BR|bancoReg~926_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~926_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1389_combout\,
	datad => \BR|bancoReg~1054_q\,
	combout => \BR|bancoReg~1390_combout\);

\BR|bancoReg~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1391_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1388_combout\ & ((\BR|bancoReg~1390_combout\))) # (!\BR|bancoReg~1388_combout\ & (\BR|bancoReg~1383_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1383_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1388_combout\,
	datad => \BR|bancoReg~1390_combout\,
	combout => \BR|bancoReg~1391_combout\);

\BR|bancoReg~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1392_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~350_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~350_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~318_q\,
	combout => \BR|bancoReg~1392_combout\);

\BR|bancoReg~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1393_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1392_combout\ & ((\BR|bancoReg~414_q\))) # (!\BR|bancoReg~1392_combout\ & (\BR|bancoReg~382_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~382_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1392_combout\,
	datad => \BR|bancoReg~414_q\,
	combout => \BR|bancoReg~1393_combout\);

\BR|bancoReg~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1394_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~254_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~254_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~190_q\,
	combout => \BR|bancoReg~1394_combout\);

\BR|bancoReg~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1395_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1394_combout\ & ((\BR|bancoReg~286_q\))) # (!\BR|bancoReg~1394_combout\ & (\BR|bancoReg~222_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~222_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1394_combout\,
	datad => \BR|bancoReg~286_q\,
	combout => \BR|bancoReg~1395_combout\);

\BR|bancoReg~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1396_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~94_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~94_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~62_q\,
	combout => \BR|bancoReg~1396_combout\);

\BR|bancoReg~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1397_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1396_combout\ & ((\BR|bancoReg~158_q\))) # (!\BR|bancoReg~1396_combout\ & (\BR|bancoReg~126_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~126_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1396_combout\,
	datad => \BR|bancoReg~158_q\,
	combout => \BR|bancoReg~1397_combout\);

\BR|bancoReg~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1398_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1395_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1397_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1395_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1397_combout\,
	combout => \BR|bancoReg~1398_combout\);

\BR|bancoReg~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1399_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~510_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~510_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~446_q\,
	combout => \BR|bancoReg~1399_combout\);

\BR|bancoReg~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1400_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1399_combout\ & ((\BR|bancoReg~542_q\))) # (!\BR|bancoReg~1399_combout\ & (\BR|bancoReg~478_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~478_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1399_combout\,
	datad => \BR|bancoReg~542_q\,
	combout => \BR|bancoReg~1400_combout\);

\BR|bancoReg~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1401_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1398_combout\ & ((\BR|bancoReg~1400_combout\))) # (!\BR|bancoReg~1398_combout\ & (\BR|bancoReg~1393_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1393_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1398_combout\,
	datad => \BR|bancoReg~1400_combout\,
	combout => \BR|bancoReg~1401_combout\);

\BR|saidaB[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[24]~8_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1391_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1401_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1391_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1401_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[24]~8_combout\);

\IDEX|data_s[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(66));

\mux_Banco_Ula|saida[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[24]~8_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(66),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[24]~8_combout\);

\ULA|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~50_combout\ = (\mux_Banco_Ula|saida[25]~7_combout\ & ((\IDEX|data_s\(99) & (!\ULA|Add1~49\)) # (!\IDEX|data_s\(99) & ((\ULA|Add1~49\) # (GND))))) # (!\mux_Banco_Ula|saida[25]~7_combout\ & ((\IDEX|data_s\(99) & (\ULA|Add1~49\ & VCC)) # 
-- (!\IDEX|data_s\(99) & (!\ULA|Add1~49\))))
-- \ULA|Add1~51\ = CARRY((\mux_Banco_Ula|saida[25]~7_combout\ & ((!\ULA|Add1~49\) # (!\IDEX|data_s\(99)))) # (!\mux_Banco_Ula|saida[25]~7_combout\ & (!\IDEX|data_s\(99) & !\ULA|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[25]~7_combout\,
	datab => \IDEX|data_s\(99),
	datad => VCC,
	cin => \ULA|Add1~49\,
	combout => \ULA|Add1~50_combout\,
	cout => \ULA|Add1~51\);

\ULA|soma[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[25]~50_combout\ = (\mux_Banco_Ula|saida[25]~7_combout\ & ((\IDEX|data_s\(99) & (\ULA|soma[24]~49\ & VCC)) # (!\IDEX|data_s\(99) & (!\ULA|soma[24]~49\)))) # (!\mux_Banco_Ula|saida[25]~7_combout\ & ((\IDEX|data_s\(99) & (!\ULA|soma[24]~49\)) # 
-- (!\IDEX|data_s\(99) & ((\ULA|soma[24]~49\) # (GND)))))
-- \ULA|soma[25]~51\ = CARRY((\mux_Banco_Ula|saida[25]~7_combout\ & (!\IDEX|data_s\(99) & !\ULA|soma[24]~49\)) # (!\mux_Banco_Ula|saida[25]~7_combout\ & ((!\ULA|soma[24]~49\) # (!\IDEX|data_s\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[25]~7_combout\,
	datab => \IDEX|data_s\(99),
	datad => VCC,
	cin => \ULA|soma[24]~49\,
	combout => \ULA|soma[25]~50_combout\,
	cout => \ULA|soma[25]~51\);

\ULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~0_combout\ = (\ULA|soma[25]~50_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[25]~50_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux6~0_combout\);

\ULA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~50_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux6~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~50_combout\,
	datab => \ULA|Mux6~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux6~1_combout\);

\ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (\ULA|Mux6~1_combout\ & (((\mux_Banco_Ula|saida[25]~7_combout\ & \IDEX|data_s\(99))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux6~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[25]~7_combout\) # (\IDEX|data_s\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[25]~7_combout\,
	datab => \IDEX|data_s\(99),
	datac => \ULA|Mux6~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux6~2_combout\);

\EXMEM|data_s[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(62));

\MEMWB|data_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(30));

\mux_Ula_Memoria|saida[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[25]~7_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \MEMWB|data_s\(30),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[25]~7_combout\);

\BR|bancoReg~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[25]~7_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~735_q\);

\BR|bancoReg~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1342_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~863_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~863_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~607_q\,
	combout => \BR|bancoReg~1342_combout\);

\BR|bancoReg~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1343_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1342_combout\ & ((\BR|bancoReg~991_q\))) # (!\BR|bancoReg~1342_combout\ & (\BR|bancoReg~735_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~735_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1342_combout\,
	datad => \BR|bancoReg~991_q\,
	combout => \BR|bancoReg~1343_combout\);

\BR|bancoReg~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1344_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~767_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~767_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~639_q\,
	combout => \BR|bancoReg~1344_combout\);

\BR|bancoReg~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1345_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1344_combout\ & ((\BR|bancoReg~1023_q\))) # (!\BR|bancoReg~1344_combout\ & (\BR|bancoReg~895_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~895_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1344_combout\,
	datad => \BR|bancoReg~1023_q\,
	combout => \BR|bancoReg~1345_combout\);

\BR|bancoReg~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1346_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~703_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~703_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~575_q\,
	combout => \BR|bancoReg~1346_combout\);

\BR|bancoReg~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1347_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1346_combout\ & ((\BR|bancoReg~959_q\))) # (!\BR|bancoReg~1346_combout\ & (\BR|bancoReg~831_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~831_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1346_combout\,
	datad => \BR|bancoReg~959_q\,
	combout => \BR|bancoReg~1347_combout\);

\BR|bancoReg~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1348_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1345_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1347_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1345_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1347_combout\,
	combout => \BR|bancoReg~1348_combout\);

\BR|bancoReg~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1349_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~927_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~927_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~671_q\,
	combout => \BR|bancoReg~1349_combout\);

\BR|bancoReg~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1350_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1349_combout\ & ((\BR|bancoReg~1055_q\))) # (!\BR|bancoReg~1349_combout\ & (\BR|bancoReg~799_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~799_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1349_combout\,
	datad => \BR|bancoReg~1055_q\,
	combout => \BR|bancoReg~1350_combout\);

\BR|bancoReg~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1351_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1348_combout\ & ((\BR|bancoReg~1350_combout\))) # (!\BR|bancoReg~1348_combout\ & (\BR|bancoReg~1343_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1343_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1348_combout\,
	datad => \BR|bancoReg~1350_combout\,
	combout => \BR|bancoReg~1351_combout\);

\BR|bancoReg~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1352_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~223_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~223_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~191_q\,
	combout => \BR|bancoReg~1352_combout\);

\BR|bancoReg~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1353_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1352_combout\ & ((\BR|bancoReg~287_q\))) # (!\BR|bancoReg~1352_combout\ & (\BR|bancoReg~255_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~255_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1352_combout\,
	datad => \BR|bancoReg~287_q\,
	combout => \BR|bancoReg~1353_combout\);

\BR|bancoReg~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1354_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~383_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~383_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~319_q\,
	combout => \BR|bancoReg~1354_combout\);

\BR|bancoReg~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1355_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1354_combout\ & ((\BR|bancoReg~415_q\))) # (!\BR|bancoReg~1354_combout\ & (\BR|bancoReg~351_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~351_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1354_combout\,
	datad => \BR|bancoReg~415_q\,
	combout => \BR|bancoReg~1355_combout\);

\BR|bancoReg~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1356_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~127_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~127_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~63_q\,
	combout => \BR|bancoReg~1356_combout\);

\BR|bancoReg~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1357_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1356_combout\ & ((\BR|bancoReg~159_q\))) # (!\BR|bancoReg~1356_combout\ & (\BR|bancoReg~95_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~95_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1356_combout\,
	datad => \BR|bancoReg~159_q\,
	combout => \BR|bancoReg~1357_combout\);

\BR|bancoReg~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1358_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1355_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1357_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1355_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1357_combout\,
	combout => \BR|bancoReg~1358_combout\);

\BR|bancoReg~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1359_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~479_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~479_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~447_q\,
	combout => \BR|bancoReg~1359_combout\);

\BR|bancoReg~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1360_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1359_combout\ & ((\BR|bancoReg~543_q\))) # (!\BR|bancoReg~1359_combout\ & (\BR|bancoReg~511_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~511_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1359_combout\,
	datad => \BR|bancoReg~543_q\,
	combout => \BR|bancoReg~1360_combout\);

\BR|bancoReg~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1361_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1358_combout\ & ((\BR|bancoReg~1360_combout\))) # (!\BR|bancoReg~1358_combout\ & (\BR|bancoReg~1353_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1353_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1358_combout\,
	datad => \BR|bancoReg~1360_combout\,
	combout => \BR|bancoReg~1361_combout\);

\BR|saidaB[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[25]~7_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1351_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1361_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1351_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1361_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[25]~7_combout\);

\IDEX|data_s[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(67));

\mux_Banco_Ula|saida[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[25]~7_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(67),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[25]~7_combout\);

\ULA|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~52_combout\ = ((\mux_Banco_Ula|saida[26]~6_combout\ $ (\IDEX|data_s\(100) $ (\ULA|Add1~51\)))) # (GND)
-- \ULA|Add1~53\ = CARRY((\mux_Banco_Ula|saida[26]~6_combout\ & (\IDEX|data_s\(100) & !\ULA|Add1~51\)) # (!\mux_Banco_Ula|saida[26]~6_combout\ & ((\IDEX|data_s\(100)) # (!\ULA|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[26]~6_combout\,
	datab => \IDEX|data_s\(100),
	datad => VCC,
	cin => \ULA|Add1~51\,
	combout => \ULA|Add1~52_combout\,
	cout => \ULA|Add1~53\);

\ULA|soma[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[26]~52_combout\ = ((\mux_Banco_Ula|saida[26]~6_combout\ $ (\IDEX|data_s\(100) $ (!\ULA|soma[25]~51\)))) # (GND)
-- \ULA|soma[26]~53\ = CARRY((\mux_Banco_Ula|saida[26]~6_combout\ & ((\IDEX|data_s\(100)) # (!\ULA|soma[25]~51\))) # (!\mux_Banco_Ula|saida[26]~6_combout\ & (\IDEX|data_s\(100) & !\ULA|soma[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[26]~6_combout\,
	datab => \IDEX|data_s\(100),
	datad => VCC,
	cin => \ULA|soma[25]~51\,
	combout => \ULA|soma[26]~52_combout\,
	cout => \ULA|soma[26]~53\);

\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (\ULA|soma[26]~52_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[26]~52_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux5~0_combout\);

\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~52_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux5~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~52_combout\,
	datab => \ULA|Mux5~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux5~1_combout\);

\ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|Mux5~1_combout\ & (((\mux_Banco_Ula|saida[26]~6_combout\ & \IDEX|data_s\(100))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux5~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[26]~6_combout\) # (\IDEX|data_s\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[26]~6_combout\,
	datab => \IDEX|data_s\(100),
	datac => \ULA|Mux5~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux5~2_combout\);

\EXMEM|data_s[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(63));

\MEMWB|data_s[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(31));

\mux_Ula_Memoria|saida[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[26]~6_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datab => \MEMWB|data_s\(31),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[26]~6_combout\);

\BR|bancoReg~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[26]~6_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~768_q\);

\BR|bancoReg~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1302_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~896_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~640_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~896_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~640_q\,
	combout => \BR|bancoReg~1302_combout\);

\BR|bancoReg~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1303_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1302_combout\ & ((\BR|bancoReg~1024_q\))) # (!\BR|bancoReg~1302_combout\ & (\BR|bancoReg~768_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~768_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1302_combout\,
	datad => \BR|bancoReg~1024_q\,
	combout => \BR|bancoReg~1303_combout\);

\BR|bancoReg~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1304_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~736_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~736_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~608_q\,
	combout => \BR|bancoReg~1304_combout\);

\BR|bancoReg~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1305_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1304_combout\ & ((\BR|bancoReg~992_q\))) # (!\BR|bancoReg~1304_combout\ & (\BR|bancoReg~864_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~864_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1304_combout\,
	datad => \BR|bancoReg~992_q\,
	combout => \BR|bancoReg~1305_combout\);

\BR|bancoReg~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1306_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~832_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~832_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~576_q\,
	combout => \BR|bancoReg~1306_combout\);

\BR|bancoReg~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1307_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1306_combout\ & ((\BR|bancoReg~960_q\))) # (!\BR|bancoReg~1306_combout\ & (\BR|bancoReg~704_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~704_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1306_combout\,
	datad => \BR|bancoReg~960_q\,
	combout => \BR|bancoReg~1307_combout\);

\BR|bancoReg~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1308_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1305_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1305_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1307_combout\,
	combout => \BR|bancoReg~1308_combout\);

\BR|bancoReg~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1309_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~800_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~800_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~672_q\,
	combout => \BR|bancoReg~1309_combout\);

\BR|bancoReg~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1310_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1309_combout\ & ((\BR|bancoReg~1056_q\))) # (!\BR|bancoReg~1309_combout\ & (\BR|bancoReg~928_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~928_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1309_combout\,
	datad => \BR|bancoReg~1056_q\,
	combout => \BR|bancoReg~1310_combout\);

\BR|bancoReg~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1311_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1308_combout\ & ((\BR|bancoReg~1310_combout\))) # (!\BR|bancoReg~1308_combout\ & (\BR|bancoReg~1303_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1303_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1308_combout\,
	datad => \BR|bancoReg~1310_combout\,
	combout => \BR|bancoReg~1311_combout\);

\BR|bancoReg~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1312_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~352_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~352_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~320_q\,
	combout => \BR|bancoReg~1312_combout\);

\BR|bancoReg~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1313_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1312_combout\ & ((\BR|bancoReg~416_q\))) # (!\BR|bancoReg~1312_combout\ & (\BR|bancoReg~384_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~384_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1312_combout\,
	datad => \BR|bancoReg~416_q\,
	combout => \BR|bancoReg~1313_combout\);

\BR|bancoReg~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1314_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~256_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~256_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~192_q\,
	combout => \BR|bancoReg~1314_combout\);

\BR|bancoReg~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1315_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1314_combout\ & ((\BR|bancoReg~288_q\))) # (!\BR|bancoReg~1314_combout\ & (\BR|bancoReg~224_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~224_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1314_combout\,
	datad => \BR|bancoReg~288_q\,
	combout => \BR|bancoReg~1315_combout\);

\BR|bancoReg~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1316_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~96_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~96_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~64_q\,
	combout => \BR|bancoReg~1316_combout\);

\BR|bancoReg~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1317_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1316_combout\ & ((\BR|bancoReg~160_q\))) # (!\BR|bancoReg~1316_combout\ & (\BR|bancoReg~128_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~128_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1316_combout\,
	datad => \BR|bancoReg~160_q\,
	combout => \BR|bancoReg~1317_combout\);

\BR|bancoReg~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1318_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1315_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1315_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1317_combout\,
	combout => \BR|bancoReg~1318_combout\);

\BR|bancoReg~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1319_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~512_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~448_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~512_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~448_q\,
	combout => \BR|bancoReg~1319_combout\);

\BR|bancoReg~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1320_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1319_combout\ & ((\BR|bancoReg~544_q\))) # (!\BR|bancoReg~1319_combout\ & (\BR|bancoReg~480_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~480_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1319_combout\,
	datad => \BR|bancoReg~544_q\,
	combout => \BR|bancoReg~1320_combout\);

\BR|bancoReg~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1321_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1318_combout\ & ((\BR|bancoReg~1320_combout\))) # (!\BR|bancoReg~1318_combout\ & (\BR|bancoReg~1313_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1313_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1318_combout\,
	datad => \BR|bancoReg~1320_combout\,
	combout => \BR|bancoReg~1321_combout\);

\BR|saidaB[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[26]~6_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1311_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1321_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1311_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1321_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[26]~6_combout\);

\IDEX|data_s[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[26]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(68));

\mux_Banco_Ula|saida[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[26]~6_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(68),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[26]~6_combout\);

\ULA|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~54_combout\ = (\mux_Banco_Ula|saida[27]~5_combout\ & ((\IDEX|data_s\(101) & (!\ULA|Add1~53\)) # (!\IDEX|data_s\(101) & ((\ULA|Add1~53\) # (GND))))) # (!\mux_Banco_Ula|saida[27]~5_combout\ & ((\IDEX|data_s\(101) & (\ULA|Add1~53\ & VCC)) # 
-- (!\IDEX|data_s\(101) & (!\ULA|Add1~53\))))
-- \ULA|Add1~55\ = CARRY((\mux_Banco_Ula|saida[27]~5_combout\ & ((!\ULA|Add1~53\) # (!\IDEX|data_s\(101)))) # (!\mux_Banco_Ula|saida[27]~5_combout\ & (!\IDEX|data_s\(101) & !\ULA|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[27]~5_combout\,
	datab => \IDEX|data_s\(101),
	datad => VCC,
	cin => \ULA|Add1~53\,
	combout => \ULA|Add1~54_combout\,
	cout => \ULA|Add1~55\);

\ULA|soma[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[27]~54_combout\ = (\mux_Banco_Ula|saida[27]~5_combout\ & ((\IDEX|data_s\(101) & (\ULA|soma[26]~53\ & VCC)) # (!\IDEX|data_s\(101) & (!\ULA|soma[26]~53\)))) # (!\mux_Banco_Ula|saida[27]~5_combout\ & ((\IDEX|data_s\(101) & (!\ULA|soma[26]~53\)) # 
-- (!\IDEX|data_s\(101) & ((\ULA|soma[26]~53\) # (GND)))))
-- \ULA|soma[27]~55\ = CARRY((\mux_Banco_Ula|saida[27]~5_combout\ & (!\IDEX|data_s\(101) & !\ULA|soma[26]~53\)) # (!\mux_Banco_Ula|saida[27]~5_combout\ & ((!\ULA|soma[26]~53\) # (!\IDEX|data_s\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[27]~5_combout\,
	datab => \IDEX|data_s\(101),
	datad => VCC,
	cin => \ULA|soma[26]~53\,
	combout => \ULA|soma[27]~54_combout\,
	cout => \ULA|soma[27]~55\);

\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (\ULA|soma[27]~54_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[27]~54_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux4~0_combout\);

\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~54_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux4~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~54_combout\,
	datab => \ULA|Mux4~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux4~1_combout\);

\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux4~1_combout\ & (((\mux_Banco_Ula|saida[27]~5_combout\ & \IDEX|data_s\(101))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux4~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[27]~5_combout\) # (\IDEX|data_s\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[27]~5_combout\,
	datab => \IDEX|data_s\(101),
	datac => \ULA|Mux4~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux4~2_combout\);

\EXMEM|data_s[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(64));

\MEMWB|data_s[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(32));

\mux_Ula_Memoria|saida[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[27]~5_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datab => \MEMWB|data_s\(32),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[27]~5_combout\);

\BR|bancoReg~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[27]~5_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~737_q\);

\BR|bancoReg~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1262_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~865_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~865_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~609_q\,
	combout => \BR|bancoReg~1262_combout\);

\BR|bancoReg~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1263_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1262_combout\ & ((\BR|bancoReg~993_q\))) # (!\BR|bancoReg~1262_combout\ & (\BR|bancoReg~737_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~737_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1262_combout\,
	datad => \BR|bancoReg~993_q\,
	combout => \BR|bancoReg~1263_combout\);

\BR|bancoReg~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1264_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~769_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~769_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~641_q\,
	combout => \BR|bancoReg~1264_combout\);

\BR|bancoReg~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1265_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1264_combout\ & ((\BR|bancoReg~1025_q\))) # (!\BR|bancoReg~1264_combout\ & (\BR|bancoReg~897_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~897_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1264_combout\,
	datad => \BR|bancoReg~1025_q\,
	combout => \BR|bancoReg~1265_combout\);

\BR|bancoReg~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1266_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~705_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~705_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~577_q\,
	combout => \BR|bancoReg~1266_combout\);

\BR|bancoReg~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1267_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1266_combout\ & ((\BR|bancoReg~961_q\))) # (!\BR|bancoReg~1266_combout\ & (\BR|bancoReg~833_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~833_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1266_combout\,
	datad => \BR|bancoReg~961_q\,
	combout => \BR|bancoReg~1267_combout\);

\BR|bancoReg~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1268_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1265_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1265_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1267_combout\,
	combout => \BR|bancoReg~1268_combout\);

\BR|bancoReg~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1269_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~929_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~929_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~673_q\,
	combout => \BR|bancoReg~1269_combout\);

\BR|bancoReg~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1270_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1269_combout\ & ((\BR|bancoReg~1057_q\))) # (!\BR|bancoReg~1269_combout\ & (\BR|bancoReg~801_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~801_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1269_combout\,
	datad => \BR|bancoReg~1057_q\,
	combout => \BR|bancoReg~1270_combout\);

\BR|bancoReg~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1271_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1268_combout\ & ((\BR|bancoReg~1270_combout\))) # (!\BR|bancoReg~1268_combout\ & (\BR|bancoReg~1263_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1263_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1268_combout\,
	datad => \BR|bancoReg~1270_combout\,
	combout => \BR|bancoReg~1271_combout\);

\BR|bancoReg~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1272_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~225_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~225_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~193_q\,
	combout => \BR|bancoReg~1272_combout\);

\BR|bancoReg~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1273_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1272_combout\ & ((\BR|bancoReg~289_q\))) # (!\BR|bancoReg~1272_combout\ & (\BR|bancoReg~257_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~257_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1272_combout\,
	datad => \BR|bancoReg~289_q\,
	combout => \BR|bancoReg~1273_combout\);

\BR|bancoReg~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1274_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~385_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~385_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~321_q\,
	combout => \BR|bancoReg~1274_combout\);

\BR|bancoReg~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1275_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1274_combout\ & ((\BR|bancoReg~417_q\))) # (!\BR|bancoReg~1274_combout\ & (\BR|bancoReg~353_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~353_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1274_combout\,
	datad => \BR|bancoReg~417_q\,
	combout => \BR|bancoReg~1275_combout\);

\BR|bancoReg~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1276_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~129_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~129_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~65_q\,
	combout => \BR|bancoReg~1276_combout\);

\BR|bancoReg~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1277_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1276_combout\ & ((\BR|bancoReg~161_q\))) # (!\BR|bancoReg~1276_combout\ & (\BR|bancoReg~97_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~97_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1276_combout\,
	datad => \BR|bancoReg~161_q\,
	combout => \BR|bancoReg~1277_combout\);

\BR|bancoReg~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1278_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1275_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1275_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1277_combout\,
	combout => \BR|bancoReg~1278_combout\);

\BR|bancoReg~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1279_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~481_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~481_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~449_q\,
	combout => \BR|bancoReg~1279_combout\);

\BR|bancoReg~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1280_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1279_combout\ & ((\BR|bancoReg~545_q\))) # (!\BR|bancoReg~1279_combout\ & (\BR|bancoReg~513_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~513_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1279_combout\,
	datad => \BR|bancoReg~545_q\,
	combout => \BR|bancoReg~1280_combout\);

\BR|bancoReg~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1281_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1278_combout\ & ((\BR|bancoReg~1280_combout\))) # (!\BR|bancoReg~1278_combout\ & (\BR|bancoReg~1273_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1273_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1278_combout\,
	datad => \BR|bancoReg~1280_combout\,
	combout => \BR|bancoReg~1281_combout\);

\BR|saidaB[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[27]~5_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1271_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1281_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1271_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1281_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[27]~5_combout\);

\IDEX|data_s[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(69));

\mux_Banco_Ula|saida[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[27]~5_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(69),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[27]~5_combout\);

\ULA|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~56_combout\ = ((\mux_Banco_Ula|saida[28]~4_combout\ $ (\IDEX|data_s\(102) $ (\ULA|Add1~55\)))) # (GND)
-- \ULA|Add1~57\ = CARRY((\mux_Banco_Ula|saida[28]~4_combout\ & (\IDEX|data_s\(102) & !\ULA|Add1~55\)) # (!\mux_Banco_Ula|saida[28]~4_combout\ & ((\IDEX|data_s\(102)) # (!\ULA|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[28]~4_combout\,
	datab => \IDEX|data_s\(102),
	datad => VCC,
	cin => \ULA|Add1~55\,
	combout => \ULA|Add1~56_combout\,
	cout => \ULA|Add1~57\);

\ULA|soma[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[28]~56_combout\ = ((\mux_Banco_Ula|saida[28]~4_combout\ $ (\IDEX|data_s\(102) $ (!\ULA|soma[27]~55\)))) # (GND)
-- \ULA|soma[28]~57\ = CARRY((\mux_Banco_Ula|saida[28]~4_combout\ & ((\IDEX|data_s\(102)) # (!\ULA|soma[27]~55\))) # (!\mux_Banco_Ula|saida[28]~4_combout\ & (\IDEX|data_s\(102) & !\ULA|soma[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[28]~4_combout\,
	datab => \IDEX|data_s\(102),
	datad => VCC,
	cin => \ULA|soma[27]~55\,
	combout => \ULA|soma[28]~56_combout\,
	cout => \ULA|soma[28]~57\);

\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (\ULA|soma[28]~56_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[28]~56_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux3~0_combout\);

\ULA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~56_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux3~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~56_combout\,
	datab => \ULA|Mux3~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux3~1_combout\);

\ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\ULA|Mux3~1_combout\ & (((\mux_Banco_Ula|saida[28]~4_combout\ & \IDEX|data_s\(102))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux3~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[28]~4_combout\) # (\IDEX|data_s\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[28]~4_combout\,
	datab => \IDEX|data_s\(102),
	datac => \ULA|Mux3~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux3~2_combout\);

\EXMEM|data_s[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(65));

\MEMWB|data_s[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(33));

\mux_Ula_Memoria|saida[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[28]~4_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datab => \MEMWB|data_s\(33),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[28]~4_combout\);

\BR|bancoReg~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[28]~4_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~770_q\);

\BR|bancoReg~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1222_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~898_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~642_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~898_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~642_q\,
	combout => \BR|bancoReg~1222_combout\);

\BR|bancoReg~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1223_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1222_combout\ & ((\BR|bancoReg~1026_q\))) # (!\BR|bancoReg~1222_combout\ & (\BR|bancoReg~770_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~770_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1222_combout\,
	datad => \BR|bancoReg~1026_q\,
	combout => \BR|bancoReg~1223_combout\);

\BR|bancoReg~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1224_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~738_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~738_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~610_q\,
	combout => \BR|bancoReg~1224_combout\);

\BR|bancoReg~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1225_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1224_combout\ & ((\BR|bancoReg~994_q\))) # (!\BR|bancoReg~1224_combout\ & (\BR|bancoReg~866_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~866_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1224_combout\,
	datad => \BR|bancoReg~994_q\,
	combout => \BR|bancoReg~1225_combout\);

\BR|bancoReg~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1226_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~834_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~578_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~834_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~578_q\,
	combout => \BR|bancoReg~1226_combout\);

\BR|bancoReg~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1227_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1226_combout\ & ((\BR|bancoReg~962_q\))) # (!\BR|bancoReg~1226_combout\ & (\BR|bancoReg~706_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~706_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1226_combout\,
	datad => \BR|bancoReg~962_q\,
	combout => \BR|bancoReg~1227_combout\);

\BR|bancoReg~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1228_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1225_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1227_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1225_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1227_combout\,
	combout => \BR|bancoReg~1228_combout\);

\BR|bancoReg~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1229_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~802_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~802_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~674_q\,
	combout => \BR|bancoReg~1229_combout\);

\BR|bancoReg~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1230_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1229_combout\ & ((\BR|bancoReg~1058_q\))) # (!\BR|bancoReg~1229_combout\ & (\BR|bancoReg~930_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~930_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1229_combout\,
	datad => \BR|bancoReg~1058_q\,
	combout => \BR|bancoReg~1230_combout\);

\BR|bancoReg~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1231_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1228_combout\ & ((\BR|bancoReg~1230_combout\))) # (!\BR|bancoReg~1228_combout\ & (\BR|bancoReg~1223_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1223_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1228_combout\,
	datad => \BR|bancoReg~1230_combout\,
	combout => \BR|bancoReg~1231_combout\);

\BR|bancoReg~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1232_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~354_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~354_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~322_q\,
	combout => \BR|bancoReg~1232_combout\);

\BR|bancoReg~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1233_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1232_combout\ & ((\BR|bancoReg~418_q\))) # (!\BR|bancoReg~1232_combout\ & (\BR|bancoReg~386_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~386_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1232_combout\,
	datad => \BR|bancoReg~418_q\,
	combout => \BR|bancoReg~1233_combout\);

\BR|bancoReg~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1234_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~258_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~258_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~194_q\,
	combout => \BR|bancoReg~1234_combout\);

\BR|bancoReg~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1235_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1234_combout\ & ((\BR|bancoReg~290_q\))) # (!\BR|bancoReg~1234_combout\ & (\BR|bancoReg~226_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~226_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1234_combout\,
	datad => \BR|bancoReg~290_q\,
	combout => \BR|bancoReg~1235_combout\);

\BR|bancoReg~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1236_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~98_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~98_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~66_q\,
	combout => \BR|bancoReg~1236_combout\);

\BR|bancoReg~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1237_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1236_combout\ & ((\BR|bancoReg~162_q\))) # (!\BR|bancoReg~1236_combout\ & (\BR|bancoReg~130_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~130_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1236_combout\,
	datad => \BR|bancoReg~162_q\,
	combout => \BR|bancoReg~1237_combout\);

\BR|bancoReg~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1238_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1235_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1235_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1237_combout\,
	combout => \BR|bancoReg~1238_combout\);

\BR|bancoReg~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1239_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~514_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~514_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~450_q\,
	combout => \BR|bancoReg~1239_combout\);

\BR|bancoReg~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1240_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1239_combout\ & ((\BR|bancoReg~546_q\))) # (!\BR|bancoReg~1239_combout\ & (\BR|bancoReg~482_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~482_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1239_combout\,
	datad => \BR|bancoReg~546_q\,
	combout => \BR|bancoReg~1240_combout\);

\BR|bancoReg~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1241_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1238_combout\ & ((\BR|bancoReg~1240_combout\))) # (!\BR|bancoReg~1238_combout\ & (\BR|bancoReg~1233_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1233_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1238_combout\,
	datad => \BR|bancoReg~1240_combout\,
	combout => \BR|bancoReg~1241_combout\);

\BR|saidaB[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[28]~4_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1231_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1241_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1231_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1241_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[28]~4_combout\);

\IDEX|data_s[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(70));

\mux_Banco_Ula|saida[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[28]~4_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(70),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[28]~4_combout\);

\ULA|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~58_combout\ = (\mux_Banco_Ula|saida[29]~3_combout\ & ((\IDEX|data_s\(103) & (!\ULA|Add1~57\)) # (!\IDEX|data_s\(103) & ((\ULA|Add1~57\) # (GND))))) # (!\mux_Banco_Ula|saida[29]~3_combout\ & ((\IDEX|data_s\(103) & (\ULA|Add1~57\ & VCC)) # 
-- (!\IDEX|data_s\(103) & (!\ULA|Add1~57\))))
-- \ULA|Add1~59\ = CARRY((\mux_Banco_Ula|saida[29]~3_combout\ & ((!\ULA|Add1~57\) # (!\IDEX|data_s\(103)))) # (!\mux_Banco_Ula|saida[29]~3_combout\ & (!\IDEX|data_s\(103) & !\ULA|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[29]~3_combout\,
	datab => \IDEX|data_s\(103),
	datad => VCC,
	cin => \ULA|Add1~57\,
	combout => \ULA|Add1~58_combout\,
	cout => \ULA|Add1~59\);

\ULA|soma[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[29]~58_combout\ = (\mux_Banco_Ula|saida[29]~3_combout\ & ((\IDEX|data_s\(103) & (\ULA|soma[28]~57\ & VCC)) # (!\IDEX|data_s\(103) & (!\ULA|soma[28]~57\)))) # (!\mux_Banco_Ula|saida[29]~3_combout\ & ((\IDEX|data_s\(103) & (!\ULA|soma[28]~57\)) # 
-- (!\IDEX|data_s\(103) & ((\ULA|soma[28]~57\) # (GND)))))
-- \ULA|soma[29]~59\ = CARRY((\mux_Banco_Ula|saida[29]~3_combout\ & (!\IDEX|data_s\(103) & !\ULA|soma[28]~57\)) # (!\mux_Banco_Ula|saida[29]~3_combout\ & ((!\ULA|soma[28]~57\) # (!\IDEX|data_s\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[29]~3_combout\,
	datab => \IDEX|data_s\(103),
	datad => VCC,
	cin => \ULA|soma[28]~57\,
	combout => \ULA|soma[29]~58_combout\,
	cout => \ULA|soma[29]~59\);

\ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ULA|soma[29]~58_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[29]~58_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux2~2_combout\);

\ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~58_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux2~2_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~58_combout\,
	datab => \ULA|Mux2~2_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux2~3_combout\);

\ULA|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~4_combout\ = (\ULA|Mux2~3_combout\ & (((\mux_Banco_Ula|saida[29]~3_combout\ & \IDEX|data_s\(103))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux2~3_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[29]~3_combout\) # (\IDEX|data_s\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[29]~3_combout\,
	datab => \IDEX|data_s\(103),
	datac => \ULA|Mux2~3_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux2~4_combout\);

\EXMEM|data_s[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(66));

\MEMWB|data_s[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(34));

\mux_Ula_Memoria|saida[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[29]~3_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datab => \MEMWB|data_s\(34),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[29]~3_combout\);

\BR|bancoReg~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[29]~3_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~739_q\);

\BR|bancoReg~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1182_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~867_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~867_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~611_q\,
	combout => \BR|bancoReg~1182_combout\);

\BR|bancoReg~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1183_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1182_combout\ & ((\BR|bancoReg~995_q\))) # (!\BR|bancoReg~1182_combout\ & (\BR|bancoReg~739_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~739_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1182_combout\,
	datad => \BR|bancoReg~995_q\,
	combout => \BR|bancoReg~1183_combout\);

\BR|bancoReg~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1184_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~771_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~771_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~643_q\,
	combout => \BR|bancoReg~1184_combout\);

\BR|bancoReg~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1185_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1184_combout\ & ((\BR|bancoReg~1027_q\))) # (!\BR|bancoReg~1184_combout\ & (\BR|bancoReg~899_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~899_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1184_combout\,
	datad => \BR|bancoReg~1027_q\,
	combout => \BR|bancoReg~1185_combout\);

\BR|bancoReg~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1186_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~707_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~707_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~579_q\,
	combout => \BR|bancoReg~1186_combout\);

\BR|bancoReg~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1187_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1186_combout\ & ((\BR|bancoReg~963_q\))) # (!\BR|bancoReg~1186_combout\ & (\BR|bancoReg~835_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~835_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1186_combout\,
	datad => \BR|bancoReg~963_q\,
	combout => \BR|bancoReg~1187_combout\);

\BR|bancoReg~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1188_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1185_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1187_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1185_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1187_combout\,
	combout => \BR|bancoReg~1188_combout\);

\BR|bancoReg~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1189_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~931_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~931_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~675_q\,
	combout => \BR|bancoReg~1189_combout\);

\BR|bancoReg~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1190_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1189_combout\ & ((\BR|bancoReg~1059_q\))) # (!\BR|bancoReg~1189_combout\ & (\BR|bancoReg~803_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~803_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1189_combout\,
	datad => \BR|bancoReg~1059_q\,
	combout => \BR|bancoReg~1190_combout\);

\BR|bancoReg~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1191_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1188_combout\ & ((\BR|bancoReg~1190_combout\))) # (!\BR|bancoReg~1188_combout\ & (\BR|bancoReg~1183_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1183_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1188_combout\,
	datad => \BR|bancoReg~1190_combout\,
	combout => \BR|bancoReg~1191_combout\);

\BR|bancoReg~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1192_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~227_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~227_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~195_q\,
	combout => \BR|bancoReg~1192_combout\);

\BR|bancoReg~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1193_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1192_combout\ & ((\BR|bancoReg~291_q\))) # (!\BR|bancoReg~1192_combout\ & (\BR|bancoReg~259_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~259_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1192_combout\,
	datad => \BR|bancoReg~291_q\,
	combout => \BR|bancoReg~1193_combout\);

\BR|bancoReg~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1194_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~387_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~387_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~323_q\,
	combout => \BR|bancoReg~1194_combout\);

\BR|bancoReg~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1195_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1194_combout\ & ((\BR|bancoReg~419_q\))) # (!\BR|bancoReg~1194_combout\ & (\BR|bancoReg~355_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~355_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1194_combout\,
	datad => \BR|bancoReg~419_q\,
	combout => \BR|bancoReg~1195_combout\);

\BR|bancoReg~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1196_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~131_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~131_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~67_q\,
	combout => \BR|bancoReg~1196_combout\);

\BR|bancoReg~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1197_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1196_combout\ & ((\BR|bancoReg~163_q\))) # (!\BR|bancoReg~1196_combout\ & (\BR|bancoReg~99_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~99_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1196_combout\,
	datad => \BR|bancoReg~163_q\,
	combout => \BR|bancoReg~1197_combout\);

\BR|bancoReg~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1198_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1195_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1195_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1197_combout\,
	combout => \BR|bancoReg~1198_combout\);

\BR|bancoReg~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1199_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~483_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~483_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~451_q\,
	combout => \BR|bancoReg~1199_combout\);

\BR|bancoReg~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1200_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1199_combout\ & ((\BR|bancoReg~547_q\))) # (!\BR|bancoReg~1199_combout\ & (\BR|bancoReg~515_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~515_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1199_combout\,
	datad => \BR|bancoReg~547_q\,
	combout => \BR|bancoReg~1200_combout\);

\BR|bancoReg~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1201_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1198_combout\ & ((\BR|bancoReg~1200_combout\))) # (!\BR|bancoReg~1198_combout\ & (\BR|bancoReg~1193_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1193_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1198_combout\,
	datad => \BR|bancoReg~1200_combout\,
	combout => \BR|bancoReg~1201_combout\);

\BR|saidaB[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[29]~3_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1191_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1201_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1191_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1201_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[29]~3_combout\);

\IDEX|data_s[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(71));

\mux_Banco_Ula|saida[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[29]~3_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(71),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[29]~3_combout\);

\ULA|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~60_combout\ = ((\mux_Banco_Ula|saida[30]~2_combout\ $ (\IDEX|data_s\(104) $ (\ULA|Add1~59\)))) # (GND)
-- \ULA|Add1~61\ = CARRY((\mux_Banco_Ula|saida[30]~2_combout\ & (\IDEX|data_s\(104) & !\ULA|Add1~59\)) # (!\mux_Banco_Ula|saida[30]~2_combout\ & ((\IDEX|data_s\(104)) # (!\ULA|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[30]~2_combout\,
	datab => \IDEX|data_s\(104),
	datad => VCC,
	cin => \ULA|Add1~59\,
	combout => \ULA|Add1~60_combout\,
	cout => \ULA|Add1~61\);

\ULA|soma[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[30]~60_combout\ = ((\mux_Banco_Ula|saida[30]~2_combout\ $ (\IDEX|data_s\(104) $ (!\ULA|soma[29]~59\)))) # (GND)
-- \ULA|soma[30]~61\ = CARRY((\mux_Banco_Ula|saida[30]~2_combout\ & ((\IDEX|data_s\(104)) # (!\ULA|soma[29]~59\))) # (!\mux_Banco_Ula|saida[30]~2_combout\ & (\IDEX|data_s\(104) & !\ULA|soma[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[30]~2_combout\,
	datab => \IDEX|data_s\(104),
	datad => VCC,
	cin => \ULA|soma[29]~59\,
	combout => \ULA|soma[30]~60_combout\,
	cout => \ULA|soma[30]~61\);

\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\ULA|soma[30]~60_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[30]~60_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux1~0_combout\);

\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~60_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux1~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~60_combout\,
	datab => \ULA|Mux1~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux1~1_combout\);

\ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (\ULA|Mux1~1_combout\ & (((\mux_Banco_Ula|saida[30]~2_combout\ & \IDEX|data_s\(104))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux1~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[30]~2_combout\) # (\IDEX|data_s\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[30]~2_combout\,
	datab => \IDEX|data_s\(104),
	datac => \ULA|Mux1~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux1~2_combout\);

\EXMEM|data_s[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(67));

\MEMWB|data_s[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(35));

\mux_Ula_Memoria|saida[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[30]~2_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datab => \MEMWB|data_s\(35),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[30]~2_combout\);

\BR|bancoReg~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[30]~2_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~772_q\);

\BR|bancoReg~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1142_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~900_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~900_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~644_q\,
	combout => \BR|bancoReg~1142_combout\);

\BR|bancoReg~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1143_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1142_combout\ & ((\BR|bancoReg~1028_q\))) # (!\BR|bancoReg~1142_combout\ & (\BR|bancoReg~772_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~772_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1142_combout\,
	datad => \BR|bancoReg~1028_q\,
	combout => \BR|bancoReg~1143_combout\);

\BR|bancoReg~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1144_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~740_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~740_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~612_q\,
	combout => \BR|bancoReg~1144_combout\);

\BR|bancoReg~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1145_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1144_combout\ & ((\BR|bancoReg~996_q\))) # (!\BR|bancoReg~1144_combout\ & (\BR|bancoReg~868_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~868_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1144_combout\,
	datad => \BR|bancoReg~996_q\,
	combout => \BR|bancoReg~1145_combout\);

\BR|bancoReg~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1146_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~836_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~836_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~580_q\,
	combout => \BR|bancoReg~1146_combout\);

\BR|bancoReg~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1147_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1146_combout\ & ((\BR|bancoReg~964_q\))) # (!\BR|bancoReg~1146_combout\ & (\BR|bancoReg~708_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~708_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1146_combout\,
	datad => \BR|bancoReg~964_q\,
	combout => \BR|bancoReg~1147_combout\);

\BR|bancoReg~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1148_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1145_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1145_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1147_combout\,
	combout => \BR|bancoReg~1148_combout\);

\BR|bancoReg~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1149_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~804_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~804_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~676_q\,
	combout => \BR|bancoReg~1149_combout\);

\BR|bancoReg~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1150_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1149_combout\ & ((\BR|bancoReg~1060_q\))) # (!\BR|bancoReg~1149_combout\ & (\BR|bancoReg~932_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~932_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1149_combout\,
	datad => \BR|bancoReg~1060_q\,
	combout => \BR|bancoReg~1150_combout\);

\BR|bancoReg~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1151_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1148_combout\ & ((\BR|bancoReg~1150_combout\))) # (!\BR|bancoReg~1148_combout\ & (\BR|bancoReg~1143_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1143_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1148_combout\,
	datad => \BR|bancoReg~1150_combout\,
	combout => \BR|bancoReg~1151_combout\);

\BR|bancoReg~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1152_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~356_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~356_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~324_q\,
	combout => \BR|bancoReg~1152_combout\);

\BR|bancoReg~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1153_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1152_combout\ & ((\BR|bancoReg~420_q\))) # (!\BR|bancoReg~1152_combout\ & (\BR|bancoReg~388_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~388_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1152_combout\,
	datad => \BR|bancoReg~420_q\,
	combout => \BR|bancoReg~1153_combout\);

\BR|bancoReg~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1154_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~260_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~260_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~196_q\,
	combout => \BR|bancoReg~1154_combout\);

\BR|bancoReg~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1155_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1154_combout\ & ((\BR|bancoReg~292_q\))) # (!\BR|bancoReg~1154_combout\ & (\BR|bancoReg~228_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~228_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1154_combout\,
	datad => \BR|bancoReg~292_q\,
	combout => \BR|bancoReg~1155_combout\);

\BR|bancoReg~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1156_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~100_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~100_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~68_q\,
	combout => \BR|bancoReg~1156_combout\);

\BR|bancoReg~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1157_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1156_combout\ & ((\BR|bancoReg~164_q\))) # (!\BR|bancoReg~1156_combout\ & (\BR|bancoReg~132_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~132_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1156_combout\,
	datad => \BR|bancoReg~164_q\,
	combout => \BR|bancoReg~1157_combout\);

\BR|bancoReg~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1158_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1155_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1157_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1155_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1157_combout\,
	combout => \BR|bancoReg~1158_combout\);

\BR|bancoReg~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1159_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~516_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~452_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~516_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~452_q\,
	combout => \BR|bancoReg~1159_combout\);

\BR|bancoReg~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1160_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1159_combout\ & ((\BR|bancoReg~548_q\))) # (!\BR|bancoReg~1159_combout\ & (\BR|bancoReg~484_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~484_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1159_combout\,
	datad => \BR|bancoReg~548_q\,
	combout => \BR|bancoReg~1160_combout\);

\BR|bancoReg~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1161_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1158_combout\ & ((\BR|bancoReg~1160_combout\))) # (!\BR|bancoReg~1158_combout\ & (\BR|bancoReg~1153_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1153_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1158_combout\,
	datad => \BR|bancoReg~1160_combout\,
	combout => \BR|bancoReg~1161_combout\);

\BR|saidaB[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[30]~2_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1151_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1161_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1151_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1161_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[30]~2_combout\);

\IDEX|data_s[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(72));

\mux_Banco_Ula|saida[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[30]~2_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(72),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[30]~2_combout\);

\ULA|soma[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|soma[31]~62_combout\ = \mux_Banco_Ula|saida[31]~1_combout\ $ (\IDEX|data_s\(105) $ (\ULA|soma[30]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[31]~1_combout\,
	datab => \IDEX|data_s\(105),
	cin => \ULA|soma[30]~61\,
	combout => \ULA|soma[31]~62_combout\);

\ULA|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~15_combout\ = (\ULA|soma[31]~62_combout\ & ((\ULA|Mux0~3_combout\) # ((\IDEX|data_s\(140)) # (!\IDEX|data_s\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~3_combout\,
	datab => \IDEX|data_s\(140),
	datac => \IDEX|data_s\(15),
	datad => \ULA|soma[31]~62_combout\,
	combout => \ULA|Mux0~15_combout\);

\ULA|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~13_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~62_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux0~15_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~62_combout\,
	datab => \ULA|Mux0~15_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux0~13_combout\);

\ULA|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~14_combout\ = (\ULA|Mux0~13_combout\ & (((\mux_Banco_Ula|saida[31]~1_combout\ & \IDEX|data_s\(105))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux0~13_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[31]~1_combout\) # 
-- (\IDEX|data_s\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[31]~1_combout\,
	datab => \IDEX|data_s\(105),
	datac => \ULA|Mux0~13_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux0~14_combout\);

\ULA|slt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|slt[0]~0_combout\ = (\IDEX|data_s\(105) & ((!\ULA|Add1~62_combout\))) # (!\IDEX|data_s\(105) & (!\mux_Banco_Ula|saida[31]~1_combout\ & \ULA|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IDEX|data_s\(105),
	datac => \mux_Banco_Ula|saida[31]~1_combout\,
	datad => \ULA|Add1~62_combout\,
	combout => \ULA|slt[0]~0_combout\);

\ULA|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~6_combout\ = (\UCULA|ALUctr[0]~26_combout\ & (\UCULA|ALUctr~29_combout\ & ((!\ULA|slt[0]~0_combout\) # (!\ULA|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|ALUctr[0]~26_combout\,
	datab => \UCULA|ALUctr~29_combout\,
	datac => \ULA|Mux0~14_combout\,
	datad => \ULA|slt[0]~0_combout\,
	combout => \ULA|Mux31~6_combout\);

\ULA|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~9_combout\ = (\mux_Banco_Ula|saida[31]~1_combout\ & ((\IDEX|data_s\(105) & (!\ULA|Mux0~13_combout\ & !\ULA|Mux31~2_combout\)) # (!\IDEX|data_s\(105) & (\ULA|Mux0~13_combout\ $ (\ULA|Mux31~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[31]~1_combout\,
	datab => \IDEX|data_s\(105),
	datac => \ULA|Mux0~13_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux31~9_combout\);

\ULA|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~7_combout\ = (\UCULA|ALUctr[1]~27_combout\ & ((\ULA|Add1~62_combout\ & ((\ULA|Mux0~14_combout\) # (!\ULA|Mux31~9_combout\))) # (!\ULA|Add1~62_combout\ & (\ULA|Mux0~14_combout\ $ (\ULA|Mux31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~62_combout\,
	datab => \UCULA|ALUctr[1]~27_combout\,
	datac => \ULA|Mux0~14_combout\,
	datad => \ULA|Mux31~9_combout\,
	combout => \ULA|Mux31~7_combout\);

\ULA|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~8_combout\ = (\ULA|Mux31~3_combout\) # ((\ULA|Mux31~5_combout\) # ((\ULA|Mux31~6_combout\ & \ULA|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~3_combout\,
	datab => \ULA|Mux31~5_combout\,
	datac => \ULA|Mux31~6_combout\,
	datad => \ULA|Mux31~7_combout\,
	combout => \ULA|Mux31~8_combout\);

\EXMEM|data_s[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(37));

\MEMWB|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(5));

\mux_Ula_Memoria|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[0]~0_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \MEMWB|data_s\(5),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[0]~0_combout\);

\BR|bancoReg~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[0]~0_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~742_q\);

\BR|bancoReg~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1082_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~870_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~614_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~870_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~614_q\,
	combout => \BR|bancoReg~1082_combout\);

\BR|bancoReg~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1083_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1082_combout\ & ((\BR|bancoReg~998_q\))) # (!\BR|bancoReg~1082_combout\ & (\BR|bancoReg~742_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~742_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1082_combout\,
	datad => \BR|bancoReg~998_q\,
	combout => \BR|bancoReg~1083_combout\);

\BR|bancoReg~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1084_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~710_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~710_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~582_q\,
	combout => \BR|bancoReg~1084_combout\);

\BR|bancoReg~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1085_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1084_combout\ & ((\BR|bancoReg~966_q\))) # (!\BR|bancoReg~1084_combout\ & (\BR|bancoReg~838_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~838_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1084_combout\,
	datad => \BR|bancoReg~966_q\,
	combout => \BR|bancoReg~1085_combout\);

\BR|bancoReg~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1086_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~806_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~806_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~550_q\,
	combout => \BR|bancoReg~1086_combout\);

\BR|bancoReg~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1087_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1086_combout\ & ((\BR|bancoReg~934_q\))) # (!\BR|bancoReg~1086_combout\ & (\BR|bancoReg~678_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~678_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1086_combout\,
	datad => \BR|bancoReg~934_q\,
	combout => \BR|bancoReg~1087_combout\);

\BR|bancoReg~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1088_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~1085_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1087_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~1085_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~1087_combout\,
	combout => \BR|bancoReg~1088_combout\);

\BR|bancoReg~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1089_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~774_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~774_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~646_q\,
	combout => \BR|bancoReg~1089_combout\);

\BR|bancoReg~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1090_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1089_combout\ & ((\BR|bancoReg~1030_q\))) # (!\BR|bancoReg~1089_combout\ & (\BR|bancoReg~902_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~902_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1089_combout\,
	datad => \BR|bancoReg~1030_q\,
	combout => \BR|bancoReg~1090_combout\);

\BR|bancoReg~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1091_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1088_combout\ & ((\BR|bancoReg~1090_combout\))) # (!\BR|bancoReg~1088_combout\ & (\BR|bancoReg~1083_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1083_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1088_combout\,
	datad => \BR|bancoReg~1090_combout\,
	combout => \BR|bancoReg~1091_combout\);

\BR|bancoReg~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1092_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~326_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((!\BR|bancoReg~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~326_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~294_q\,
	combout => \BR|bancoReg~1092_combout\);

\BR|bancoReg~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1093_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1092_combout\ & ((\BR|bancoReg~390_q\))) # (!\BR|bancoReg~1092_combout\ & (!\BR|bancoReg~358_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~358_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1092_combout\,
	datad => \BR|bancoReg~390_q\,
	combout => \BR|bancoReg~1093_combout\);

\BR|bancoReg~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1094_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~230_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~230_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~166_q\,
	combout => \BR|bancoReg~1094_combout\);

\BR|bancoReg~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1095_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1094_combout\ & ((\BR|bancoReg~262_q\))) # (!\BR|bancoReg~1094_combout\ & (\BR|bancoReg~198_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~198_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1094_combout\,
	datad => \BR|bancoReg~262_q\,
	combout => \BR|bancoReg~1095_combout\);

\BR|bancoReg~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1096_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~70_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~70_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~38_q\,
	combout => \BR|bancoReg~1096_combout\);

\BR|bancoReg~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1097_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1096_combout\ & ((\BR|bancoReg~134_q\))) # (!\BR|bancoReg~1096_combout\ & (\BR|bancoReg~102_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~102_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1096_combout\,
	datad => \BR|bancoReg~134_q\,
	combout => \BR|bancoReg~1097_combout\);

\BR|bancoReg~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1098_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~1095_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1097_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~1095_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~1097_combout\,
	combout => \BR|bancoReg~1098_combout\);

\BR|bancoReg~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1099_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~486_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((!\BR|bancoReg~422_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~486_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~422_q\,
	combout => \BR|bancoReg~1099_combout\);

\BR|bancoReg~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1100_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1099_combout\ & ((\BR|bancoReg~518_q\))) # (!\BR|bancoReg~1099_combout\ & (\BR|bancoReg~454_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~454_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1099_combout\,
	datad => \BR|bancoReg~518_q\,
	combout => \BR|bancoReg~1100_combout\);

\BR|bancoReg~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1101_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1098_combout\ & ((\BR|bancoReg~1100_combout\))) # (!\BR|bancoReg~1098_combout\ & (\BR|bancoReg~1093_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1093_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1098_combout\,
	datad => \BR|bancoReg~1100_combout\,
	combout => \BR|bancoReg~1101_combout\);

\BR|saidaB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[0]~0_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1091_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1101_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1091_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1101_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[0]~0_combout\);

\IDEX|data_s[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(42));

\mux_Banco_Ula|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[0]~0_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(10))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(10),
	datab => \IDEX|data_s\(42),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[0]~0_combout\);

\ULA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~2_combout\ = (\mux_Banco_Ula|saida[1]~31_combout\ & ((\IDEX|data_s\(75) & (!\ULA|Add1~1\)) # (!\IDEX|data_s\(75) & ((\ULA|Add1~1\) # (GND))))) # (!\mux_Banco_Ula|saida[1]~31_combout\ & ((\IDEX|data_s\(75) & (\ULA|Add1~1\ & VCC)) # 
-- (!\IDEX|data_s\(75) & (!\ULA|Add1~1\))))
-- \ULA|Add1~3\ = CARRY((\mux_Banco_Ula|saida[1]~31_combout\ & ((!\ULA|Add1~1\) # (!\IDEX|data_s\(75)))) # (!\mux_Banco_Ula|saida[1]~31_combout\ & (!\IDEX|data_s\(75) & !\ULA|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[1]~31_combout\,
	datab => \IDEX|data_s\(75),
	datad => VCC,
	cin => \ULA|Add1~1\,
	combout => \ULA|Add1~2_combout\,
	cout => \ULA|Add1~3\);

\ULA|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~0_combout\ = (\ULA|soma[1]~2_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[1]~2_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux30~0_combout\);

\ULA|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~2_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux30~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~2_combout\,
	datab => \ULA|Mux30~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux30~1_combout\);

\ULA|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~2_combout\ = (\ULA|Mux30~1_combout\ & (((\mux_Banco_Ula|saida[1]~31_combout\ & \IDEX|data_s\(75))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux30~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[1]~31_combout\) # (\IDEX|data_s\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[1]~31_combout\,
	datab => \IDEX|data_s\(75),
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux30~2_combout\);

\EXMEM|data_s[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(38));

\MEMWB|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(6));

\mux_Ula_Memoria|saida[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[1]~31_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datab => \MEMWB|data_s\(6),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[1]~31_combout\);

\BR|bancoReg~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[1]~31_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~711_q\);

\BR|bancoReg~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2302_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~839_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~839_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~583_q\,
	combout => \BR|bancoReg~2302_combout\);

\BR|bancoReg~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2303_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2302_combout\ & ((\BR|bancoReg~967_q\))) # (!\BR|bancoReg~2302_combout\ & (\BR|bancoReg~711_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~711_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2302_combout\,
	datad => \BR|bancoReg~967_q\,
	combout => \BR|bancoReg~2303_combout\);

\BR|bancoReg~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2304_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~743_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~743_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~615_q\,
	combout => \BR|bancoReg~2304_combout\);

\BR|bancoReg~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2305_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2304_combout\ & ((\BR|bancoReg~999_q\))) # (!\BR|bancoReg~2304_combout\ & (\BR|bancoReg~871_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~871_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2304_combout\,
	datad => \BR|bancoReg~999_q\,
	combout => \BR|bancoReg~2305_combout\);

\BR|bancoReg~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2306_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~679_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~679_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~551_q\,
	combout => \BR|bancoReg~2306_combout\);

\BR|bancoReg~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2307_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2306_combout\ & ((\BR|bancoReg~935_q\))) # (!\BR|bancoReg~2306_combout\ & (\BR|bancoReg~807_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~807_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2306_combout\,
	datad => \BR|bancoReg~935_q\,
	combout => \BR|bancoReg~2307_combout\);

\BR|bancoReg~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2308_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~2305_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~2305_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~2307_combout\,
	combout => \BR|bancoReg~2308_combout\);

\BR|bancoReg~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2309_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~903_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~903_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~647_q\,
	combout => \BR|bancoReg~2309_combout\);

\BR|bancoReg~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2310_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2309_combout\ & ((\BR|bancoReg~1031_q\))) # (!\BR|bancoReg~2309_combout\ & (\BR|bancoReg~775_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~775_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2309_combout\,
	datad => \BR|bancoReg~1031_q\,
	combout => \BR|bancoReg~2310_combout\);

\BR|bancoReg~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2311_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2308_combout\ & ((\BR|bancoReg~2310_combout\))) # (!\BR|bancoReg~2308_combout\ & (\BR|bancoReg~2303_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2303_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2308_combout\,
	datad => \BR|bancoReg~2310_combout\,
	combout => \BR|bancoReg~2311_combout\);

\BR|bancoReg~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2312_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~199_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~199_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~167_q\,
	combout => \BR|bancoReg~2312_combout\);

\BR|bancoReg~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2313_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2312_combout\ & ((!\BR|bancoReg~263_q\))) # (!\BR|bancoReg~2312_combout\ & (!\BR|bancoReg~231_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~231_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2312_combout\,
	datad => \BR|bancoReg~263_q\,
	combout => \BR|bancoReg~2313_combout\);

\BR|bancoReg~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2314_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (!\BR|bancoReg~359_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~359_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~295_q\,
	combout => \BR|bancoReg~2314_combout\);

\BR|bancoReg~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2315_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2314_combout\ & ((\BR|bancoReg~391_q\))) # (!\BR|bancoReg~2314_combout\ & (!\BR|bancoReg~327_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~327_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2314_combout\,
	datad => \BR|bancoReg~391_q\,
	combout => \BR|bancoReg~2315_combout\);

\BR|bancoReg~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2316_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~103_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~103_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~39_q\,
	combout => \BR|bancoReg~2316_combout\);

\BR|bancoReg~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2317_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2316_combout\ & ((\BR|bancoReg~135_q\))) # (!\BR|bancoReg~2316_combout\ & (\BR|bancoReg~71_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~71_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2316_combout\,
	datad => \BR|bancoReg~135_q\,
	combout => \BR|bancoReg~2317_combout\);

\BR|bancoReg~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2318_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~2315_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~2315_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~2317_combout\,
	combout => \BR|bancoReg~2318_combout\);

\BR|bancoReg~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2319_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\BR|bancoReg~455_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~455_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~423_q\,
	combout => \BR|bancoReg~2319_combout\);

\BR|bancoReg~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2320_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2319_combout\ & ((\BR|bancoReg~519_q\))) # (!\BR|bancoReg~2319_combout\ & (\BR|bancoReg~487_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~487_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2319_combout\,
	datad => \BR|bancoReg~519_q\,
	combout => \BR|bancoReg~2320_combout\);

\BR|bancoReg~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2321_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2318_combout\ & ((\BR|bancoReg~2320_combout\))) # (!\BR|bancoReg~2318_combout\ & (\BR|bancoReg~2313_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2313_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2318_combout\,
	datad => \BR|bancoReg~2320_combout\,
	combout => \BR|bancoReg~2321_combout\);

\BR|saidaB[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[1]~31_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2311_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2321_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2311_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2321_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[1]~31_combout\);

\IDEX|data_s[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(43));

\mux_Banco_Ula|saida[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[1]~31_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(11))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(11),
	datab => \IDEX|data_s\(43),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[1]~31_combout\);

\ULA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~4_combout\ = ((\mux_Banco_Ula|saida[2]~30_combout\ $ (\IDEX|data_s\(76) $ (\ULA|Add1~3\)))) # (GND)
-- \ULA|Add1~5\ = CARRY((\mux_Banco_Ula|saida[2]~30_combout\ & (\IDEX|data_s\(76) & !\ULA|Add1~3\)) # (!\mux_Banco_Ula|saida[2]~30_combout\ & ((\IDEX|data_s\(76)) # (!\ULA|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[2]~30_combout\,
	datab => \IDEX|data_s\(76),
	datad => VCC,
	cin => \ULA|Add1~3\,
	combout => \ULA|Add1~4_combout\,
	cout => \ULA|Add1~5\);

\ULA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~6_combout\ = (\mux_Banco_Ula|saida[3]~29_combout\ & ((\IDEX|data_s\(77) & (!\ULA|Add1~5\)) # (!\IDEX|data_s\(77) & ((\ULA|Add1~5\) # (GND))))) # (!\mux_Banco_Ula|saida[3]~29_combout\ & ((\IDEX|data_s\(77) & (\ULA|Add1~5\ & VCC)) # 
-- (!\IDEX|data_s\(77) & (!\ULA|Add1~5\))))
-- \ULA|Add1~7\ = CARRY((\mux_Banco_Ula|saida[3]~29_combout\ & ((!\ULA|Add1~5\) # (!\IDEX|data_s\(77)))) # (!\mux_Banco_Ula|saida[3]~29_combout\ & (!\IDEX|data_s\(77) & !\ULA|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[3]~29_combout\,
	datab => \IDEX|data_s\(77),
	datad => VCC,
	cin => \ULA|Add1~5\,
	combout => \ULA|Add1~6_combout\,
	cout => \ULA|Add1~7\);

\ULA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~8_combout\ = ((\mux_Banco_Ula|saida[4]~28_combout\ $ (\IDEX|data_s\(78) $ (\ULA|Add1~7\)))) # (GND)
-- \ULA|Add1~9\ = CARRY((\mux_Banco_Ula|saida[4]~28_combout\ & (\IDEX|data_s\(78) & !\ULA|Add1~7\)) # (!\mux_Banco_Ula|saida[4]~28_combout\ & ((\IDEX|data_s\(78)) # (!\ULA|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[4]~28_combout\,
	datab => \IDEX|data_s\(78),
	datad => VCC,
	cin => \ULA|Add1~7\,
	combout => \ULA|Add1~8_combout\,
	cout => \ULA|Add1~9\);

\ULA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~10_combout\ = (\mux_Banco_Ula|saida[5]~27_combout\ & ((\IDEX|data_s\(79) & (!\ULA|Add1~9\)) # (!\IDEX|data_s\(79) & ((\ULA|Add1~9\) # (GND))))) # (!\mux_Banco_Ula|saida[5]~27_combout\ & ((\IDEX|data_s\(79) & (\ULA|Add1~9\ & VCC)) # 
-- (!\IDEX|data_s\(79) & (!\ULA|Add1~9\))))
-- \ULA|Add1~11\ = CARRY((\mux_Banco_Ula|saida[5]~27_combout\ & ((!\ULA|Add1~9\) # (!\IDEX|data_s\(79)))) # (!\mux_Banco_Ula|saida[5]~27_combout\ & (!\IDEX|data_s\(79) & !\ULA|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[5]~27_combout\,
	datab => \IDEX|data_s\(79),
	datad => VCC,
	cin => \ULA|Add1~9\,
	combout => \ULA|Add1~10_combout\,
	cout => \ULA|Add1~11\);

\ULA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~12_combout\ = ((\mux_Banco_Ula|saida[6]~26_combout\ $ (\IDEX|data_s\(80) $ (\ULA|Add1~11\)))) # (GND)
-- \ULA|Add1~13\ = CARRY((\mux_Banco_Ula|saida[6]~26_combout\ & (\IDEX|data_s\(80) & !\ULA|Add1~11\)) # (!\mux_Banco_Ula|saida[6]~26_combout\ & ((\IDEX|data_s\(80)) # (!\ULA|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[6]~26_combout\,
	datab => \IDEX|data_s\(80),
	datad => VCC,
	cin => \ULA|Add1~11\,
	combout => \ULA|Add1~12_combout\,
	cout => \ULA|Add1~13\);

\ULA|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~0_combout\ = (\ULA|soma[7]~14_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[7]~14_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux24~0_combout\);

\ULA|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~14_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux24~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~14_combout\,
	datab => \ULA|Mux24~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux24~1_combout\);

\ULA|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~2_combout\ = (\ULA|Mux24~1_combout\ & (((\mux_Banco_Ula|saida[7]~25_combout\ & \IDEX|data_s\(81))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux24~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[7]~25_combout\) # (\IDEX|data_s\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[7]~25_combout\,
	datab => \IDEX|data_s\(81),
	datac => \ULA|Mux24~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux24~2_combout\);

\EXMEM|data_s[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux24~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(44));

\RAM|ram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\MEMWB|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(11));

\mux_Ula_Memoria|saida[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[6]~26_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datab => \MEMWB|data_s\(11),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[6]~26_combout\);

\BR|bancoReg~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[6]~26_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~748_q\);

\BR|bancoReg~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2102_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~876_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~876_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~620_q\,
	combout => \BR|bancoReg~2102_combout\);

\BR|bancoReg~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2103_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2102_combout\ & ((\BR|bancoReg~1004_q\))) # (!\BR|bancoReg~2102_combout\ & (\BR|bancoReg~748_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~748_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2102_combout\,
	datad => \BR|bancoReg~1004_q\,
	combout => \BR|bancoReg~2103_combout\);

\BR|bancoReg~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2104_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~716_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~716_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~588_q\,
	combout => \BR|bancoReg~2104_combout\);

\BR|bancoReg~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2105_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2104_combout\ & ((\BR|bancoReg~972_q\))) # (!\BR|bancoReg~2104_combout\ & (\BR|bancoReg~844_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~844_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2104_combout\,
	datad => \BR|bancoReg~972_q\,
	combout => \BR|bancoReg~2105_combout\);

\BR|bancoReg~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2106_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~812_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~812_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~556_q\,
	combout => \BR|bancoReg~2106_combout\);

\BR|bancoReg~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2107_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2106_combout\ & ((\BR|bancoReg~940_q\))) # (!\BR|bancoReg~2106_combout\ & (\BR|bancoReg~684_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~684_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2106_combout\,
	datad => \BR|bancoReg~940_q\,
	combout => \BR|bancoReg~2107_combout\);

\BR|bancoReg~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2108_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~2105_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~2105_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~2107_combout\,
	combout => \BR|bancoReg~2108_combout\);

\BR|bancoReg~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2109_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~780_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~780_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~652_q\,
	combout => \BR|bancoReg~2109_combout\);

\BR|bancoReg~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2110_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2109_combout\ & ((\BR|bancoReg~1036_q\))) # (!\BR|bancoReg~2109_combout\ & (\BR|bancoReg~908_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~908_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2109_combout\,
	datad => \BR|bancoReg~1036_q\,
	combout => \BR|bancoReg~2110_combout\);

\BR|bancoReg~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2111_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2108_combout\ & ((\BR|bancoReg~2110_combout\))) # (!\BR|bancoReg~2108_combout\ & (\BR|bancoReg~2103_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2103_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2108_combout\,
	datad => \BR|bancoReg~2110_combout\,
	combout => \BR|bancoReg~2111_combout\);

\BR|bancoReg~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2112_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~332_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~332_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~300_q\,
	combout => \BR|bancoReg~2112_combout\);

\BR|bancoReg~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2113_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2112_combout\ & ((\BR|bancoReg~396_q\))) # (!\BR|bancoReg~2112_combout\ & (\BR|bancoReg~364_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~364_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2112_combout\,
	datad => \BR|bancoReg~396_q\,
	combout => \BR|bancoReg~2113_combout\);

\BR|bancoReg~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2114_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~236_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~236_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~172_q\,
	combout => \BR|bancoReg~2114_combout\);

\BR|bancoReg~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2115_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2114_combout\ & ((\BR|bancoReg~268_q\))) # (!\BR|bancoReg~2114_combout\ & (\BR|bancoReg~204_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~204_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2114_combout\,
	datad => \BR|bancoReg~268_q\,
	combout => \BR|bancoReg~2115_combout\);

\BR|bancoReg~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2116_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~76_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~76_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~44_q\,
	combout => \BR|bancoReg~2116_combout\);

\BR|bancoReg~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2117_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2116_combout\ & ((\BR|bancoReg~140_q\))) # (!\BR|bancoReg~2116_combout\ & (\BR|bancoReg~108_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~108_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2116_combout\,
	datad => \BR|bancoReg~140_q\,
	combout => \BR|bancoReg~2117_combout\);

\BR|bancoReg~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2118_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~2115_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~2115_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~2117_combout\,
	combout => \BR|bancoReg~2118_combout\);

\BR|bancoReg~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2119_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~492_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~428_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~492_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~428_q\,
	combout => \BR|bancoReg~2119_combout\);

\BR|bancoReg~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2120_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2119_combout\ & ((\BR|bancoReg~524_q\))) # (!\BR|bancoReg~2119_combout\ & (\BR|bancoReg~460_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~460_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2119_combout\,
	datad => \BR|bancoReg~524_q\,
	combout => \BR|bancoReg~2120_combout\);

\BR|bancoReg~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2121_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2118_combout\ & ((\BR|bancoReg~2120_combout\))) # (!\BR|bancoReg~2118_combout\ & (\BR|bancoReg~2113_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2113_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2118_combout\,
	datad => \BR|bancoReg~2120_combout\,
	combout => \BR|bancoReg~2121_combout\);

\BR|saidaB[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[6]~26_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2111_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2121_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2111_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2121_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[6]~26_combout\);

\IDEX|data_s[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(48));

\mux_Banco_Ula|saida[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[6]~26_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(16))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(16),
	datab => \IDEX|data_s\(48),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[6]~26_combout\);

\ULA|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~0_combout\ = (\ULA|soma[6]~12_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[6]~12_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux25~0_combout\);

\ULA|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~12_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux25~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~12_combout\,
	datab => \ULA|Mux25~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux25~1_combout\);

\ULA|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~2_combout\ = (\ULA|Mux25~1_combout\ & (((\mux_Banco_Ula|saida[6]~26_combout\ & \IDEX|data_s\(80))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux25~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[6]~26_combout\) # (\IDEX|data_s\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[6]~26_combout\,
	datab => \IDEX|data_s\(80),
	datac => \ULA|Mux25~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux25~2_combout\);

\EXMEM|data_s[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(43));

\RAM|ram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\MEMWB|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(10));

\mux_Ula_Memoria|saida[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[5]~27_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datab => \MEMWB|data_s\(10),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[5]~27_combout\);

\BR|bancoReg~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[5]~27_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~715_q\);

\BR|bancoReg~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2142_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~843_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~843_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~587_q\,
	combout => \BR|bancoReg~2142_combout\);

\BR|bancoReg~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2143_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2142_combout\ & ((\BR|bancoReg~971_q\))) # (!\BR|bancoReg~2142_combout\ & (\BR|bancoReg~715_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~715_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2142_combout\,
	datad => \BR|bancoReg~971_q\,
	combout => \BR|bancoReg~2143_combout\);

\BR|bancoReg~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2144_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~747_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~747_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~619_q\,
	combout => \BR|bancoReg~2144_combout\);

\BR|bancoReg~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2145_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2144_combout\ & ((\BR|bancoReg~1003_q\))) # (!\BR|bancoReg~2144_combout\ & (\BR|bancoReg~875_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~875_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2144_combout\,
	datad => \BR|bancoReg~1003_q\,
	combout => \BR|bancoReg~2145_combout\);

\BR|bancoReg~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2146_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~683_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~555_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~683_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~555_q\,
	combout => \BR|bancoReg~2146_combout\);

\BR|bancoReg~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2147_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2146_combout\ & ((\BR|bancoReg~939_q\))) # (!\BR|bancoReg~2146_combout\ & (\BR|bancoReg~811_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~811_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2146_combout\,
	datad => \BR|bancoReg~939_q\,
	combout => \BR|bancoReg~2147_combout\);

\BR|bancoReg~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2148_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~2145_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~2145_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~2147_combout\,
	combout => \BR|bancoReg~2148_combout\);

\BR|bancoReg~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2149_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~907_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~907_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~651_q\,
	combout => \BR|bancoReg~2149_combout\);

\BR|bancoReg~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2150_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2149_combout\ & ((\BR|bancoReg~1035_q\))) # (!\BR|bancoReg~2149_combout\ & (\BR|bancoReg~779_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~779_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2149_combout\,
	datad => \BR|bancoReg~1035_q\,
	combout => \BR|bancoReg~2150_combout\);

\BR|bancoReg~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2151_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2148_combout\ & ((\BR|bancoReg~2150_combout\))) # (!\BR|bancoReg~2148_combout\ & (\BR|bancoReg~2143_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2143_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2148_combout\,
	datad => \BR|bancoReg~2150_combout\,
	combout => \BR|bancoReg~2151_combout\);

\BR|bancoReg~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2152_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~203_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~203_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~171_q\,
	combout => \BR|bancoReg~2152_combout\);

\BR|bancoReg~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2153_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2152_combout\ & ((\BR|bancoReg~267_q\))) # (!\BR|bancoReg~2152_combout\ & (\BR|bancoReg~235_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~235_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2152_combout\,
	datad => \BR|bancoReg~267_q\,
	combout => \BR|bancoReg~2153_combout\);

\BR|bancoReg~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2154_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~363_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~363_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~299_q\,
	combout => \BR|bancoReg~2154_combout\);

\BR|bancoReg~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2155_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2154_combout\ & ((\BR|bancoReg~395_q\))) # (!\BR|bancoReg~2154_combout\ & (\BR|bancoReg~331_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~331_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2154_combout\,
	datad => \BR|bancoReg~395_q\,
	combout => \BR|bancoReg~2155_combout\);

\BR|bancoReg~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2156_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~107_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~107_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~43_q\,
	combout => \BR|bancoReg~2156_combout\);

\BR|bancoReg~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2157_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2156_combout\ & ((\BR|bancoReg~139_q\))) # (!\BR|bancoReg~2156_combout\ & (\BR|bancoReg~75_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~75_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2156_combout\,
	datad => \BR|bancoReg~139_q\,
	combout => \BR|bancoReg~2157_combout\);

\BR|bancoReg~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2158_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~2155_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2157_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~2155_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~2157_combout\,
	combout => \BR|bancoReg~2158_combout\);

\BR|bancoReg~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2159_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~459_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~459_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~427_q\,
	combout => \BR|bancoReg~2159_combout\);

\BR|bancoReg~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2160_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2159_combout\ & ((\BR|bancoReg~523_q\))) # (!\BR|bancoReg~2159_combout\ & (\BR|bancoReg~491_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~491_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2159_combout\,
	datad => \BR|bancoReg~523_q\,
	combout => \BR|bancoReg~2160_combout\);

\BR|bancoReg~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2161_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2158_combout\ & ((\BR|bancoReg~2160_combout\))) # (!\BR|bancoReg~2158_combout\ & (\BR|bancoReg~2153_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2153_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2158_combout\,
	datad => \BR|bancoReg~2160_combout\,
	combout => \BR|bancoReg~2161_combout\);

\BR|saidaB[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[5]~27_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2151_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2161_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2151_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2161_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[5]~27_combout\);

\IDEX|data_s[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(47));

\mux_Banco_Ula|saida[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[5]~27_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(15))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(15),
	datab => \IDEX|data_s\(47),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[5]~27_combout\);

\ULA|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~0_combout\ = (\ULA|soma[5]~10_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[5]~10_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux26~0_combout\);

\ULA|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~10_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux26~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~10_combout\,
	datab => \ULA|Mux26~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux26~1_combout\);

\ULA|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~2_combout\ = (\ULA|Mux26~1_combout\ & (((\mux_Banco_Ula|saida[5]~27_combout\ & \IDEX|data_s\(79))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux26~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[5]~27_combout\) # (\IDEX|data_s\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[5]~27_combout\,
	datab => \IDEX|data_s\(79),
	datac => \ULA|Mux26~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux26~2_combout\);

\EXMEM|data_s[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux26~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(42));

\RAM|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\MEMWB|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(9));

\mux_Ula_Memoria|saida[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[4]~28_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datab => \MEMWB|data_s\(9),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[4]~28_combout\);

\BR|bancoReg~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[4]~28_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~746_q\);

\BR|bancoReg~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2182_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~874_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~874_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~618_q\,
	combout => \BR|bancoReg~2182_combout\);

\BR|bancoReg~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2183_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2182_combout\ & ((\BR|bancoReg~1002_q\))) # (!\BR|bancoReg~2182_combout\ & (\BR|bancoReg~746_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~746_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2182_combout\,
	datad => \BR|bancoReg~1002_q\,
	combout => \BR|bancoReg~2183_combout\);

\BR|bancoReg~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2184_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~714_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~714_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~586_q\,
	combout => \BR|bancoReg~2184_combout\);

\BR|bancoReg~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2185_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2184_combout\ & ((\BR|bancoReg~970_q\))) # (!\BR|bancoReg~2184_combout\ & (\BR|bancoReg~842_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~842_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2184_combout\,
	datad => \BR|bancoReg~970_q\,
	combout => \BR|bancoReg~2185_combout\);

\BR|bancoReg~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2186_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~810_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~810_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~554_q\,
	combout => \BR|bancoReg~2186_combout\);

\BR|bancoReg~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2187_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2186_combout\ & ((\BR|bancoReg~938_q\))) # (!\BR|bancoReg~2186_combout\ & (\BR|bancoReg~682_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~682_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2186_combout\,
	datad => \BR|bancoReg~938_q\,
	combout => \BR|bancoReg~2187_combout\);

\BR|bancoReg~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2188_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~2185_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2187_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~2185_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~2187_combout\,
	combout => \BR|bancoReg~2188_combout\);

\BR|bancoReg~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2189_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~778_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~778_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~650_q\,
	combout => \BR|bancoReg~2189_combout\);

\BR|bancoReg~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2190_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2189_combout\ & ((\BR|bancoReg~1034_q\))) # (!\BR|bancoReg~2189_combout\ & (\BR|bancoReg~906_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~906_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2189_combout\,
	datad => \BR|bancoReg~1034_q\,
	combout => \BR|bancoReg~2190_combout\);

\BR|bancoReg~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2191_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2188_combout\ & ((\BR|bancoReg~2190_combout\))) # (!\BR|bancoReg~2188_combout\ & (\BR|bancoReg~2183_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2183_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2188_combout\,
	datad => \BR|bancoReg~2190_combout\,
	combout => \BR|bancoReg~2191_combout\);

\BR|bancoReg~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2192_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~330_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~330_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~298_q\,
	combout => \BR|bancoReg~2192_combout\);

\BR|bancoReg~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2193_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2192_combout\ & ((\BR|bancoReg~394_q\))) # (!\BR|bancoReg~2192_combout\ & (\BR|bancoReg~362_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~362_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2192_combout\,
	datad => \BR|bancoReg~394_q\,
	combout => \BR|bancoReg~2193_combout\);

\BR|bancoReg~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2194_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~234_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~234_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~170_q\,
	combout => \BR|bancoReg~2194_combout\);

\BR|bancoReg~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2195_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2194_combout\ & ((\BR|bancoReg~266_q\))) # (!\BR|bancoReg~2194_combout\ & (\BR|bancoReg~202_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~202_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2194_combout\,
	datad => \BR|bancoReg~266_q\,
	combout => \BR|bancoReg~2195_combout\);

\BR|bancoReg~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2196_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~74_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~74_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~42_q\,
	combout => \BR|bancoReg~2196_combout\);

\BR|bancoReg~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2197_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2196_combout\ & ((\BR|bancoReg~138_q\))) # (!\BR|bancoReg~2196_combout\ & (\BR|bancoReg~106_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~106_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2196_combout\,
	datad => \BR|bancoReg~138_q\,
	combout => \BR|bancoReg~2197_combout\);

\BR|bancoReg~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2198_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~2195_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~2195_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~2197_combout\,
	combout => \BR|bancoReg~2198_combout\);

\BR|bancoReg~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2199_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~490_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~490_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~426_q\,
	combout => \BR|bancoReg~2199_combout\);

\BR|bancoReg~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2200_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2199_combout\ & ((\BR|bancoReg~522_q\))) # (!\BR|bancoReg~2199_combout\ & (\BR|bancoReg~458_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~458_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2199_combout\,
	datad => \BR|bancoReg~522_q\,
	combout => \BR|bancoReg~2200_combout\);

\BR|bancoReg~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2201_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2198_combout\ & ((\BR|bancoReg~2200_combout\))) # (!\BR|bancoReg~2198_combout\ & (\BR|bancoReg~2193_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2193_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2198_combout\,
	datad => \BR|bancoReg~2200_combout\,
	combout => \BR|bancoReg~2201_combout\);

\BR|saidaB[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[4]~28_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2191_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2201_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2191_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2201_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[4]~28_combout\);

\IDEX|data_s[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(46));

\mux_Banco_Ula|saida[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[4]~28_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(14))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(14),
	datab => \IDEX|data_s\(46),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[4]~28_combout\);

\ULA|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~0_combout\ = (\ULA|soma[4]~8_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[4]~8_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux27~0_combout\);

\ULA|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~8_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux27~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~8_combout\,
	datab => \ULA|Mux27~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux27~1_combout\);

\ULA|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~2_combout\ = (\ULA|Mux27~1_combout\ & (((\mux_Banco_Ula|saida[4]~28_combout\ & \IDEX|data_s\(78))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux27~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[4]~28_combout\) # (\IDEX|data_s\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[4]~28_combout\,
	datab => \IDEX|data_s\(78),
	datac => \ULA|Mux27~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux27~2_combout\);

\EXMEM|data_s[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux27~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(41));

\RAM|ram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\MEMWB|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(8));

\mux_Ula_Memoria|saida[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[3]~29_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datab => \MEMWB|data_s\(8),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[3]~29_combout\);

\BR|bancoReg~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[3]~29_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~713_q\);

\BR|bancoReg~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2222_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~841_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~841_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~585_q\,
	combout => \BR|bancoReg~2222_combout\);

\BR|bancoReg~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2223_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2222_combout\ & ((\BR|bancoReg~969_q\))) # (!\BR|bancoReg~2222_combout\ & (\BR|bancoReg~713_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~713_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2222_combout\,
	datad => \BR|bancoReg~969_q\,
	combout => \BR|bancoReg~2223_combout\);

\BR|bancoReg~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2224_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~745_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~745_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~617_q\,
	combout => \BR|bancoReg~2224_combout\);

\BR|bancoReg~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2225_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2224_combout\ & ((\BR|bancoReg~1001_q\))) # (!\BR|bancoReg~2224_combout\ & (\BR|bancoReg~873_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~873_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2224_combout\,
	datad => \BR|bancoReg~1001_q\,
	combout => \BR|bancoReg~2225_combout\);

\BR|bancoReg~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2226_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~681_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~681_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~553_q\,
	combout => \BR|bancoReg~2226_combout\);

\BR|bancoReg~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2227_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2226_combout\ & ((\BR|bancoReg~937_q\))) # (!\BR|bancoReg~2226_combout\ & (\BR|bancoReg~809_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~809_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2226_combout\,
	datad => \BR|bancoReg~937_q\,
	combout => \BR|bancoReg~2227_combout\);

\BR|bancoReg~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2228_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~2225_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2227_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~2225_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~2227_combout\,
	combout => \BR|bancoReg~2228_combout\);

\BR|bancoReg~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2229_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~905_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~905_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~649_q\,
	combout => \BR|bancoReg~2229_combout\);

\BR|bancoReg~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2230_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2229_combout\ & ((\BR|bancoReg~1033_q\))) # (!\BR|bancoReg~2229_combout\ & (\BR|bancoReg~777_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~777_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2229_combout\,
	datad => \BR|bancoReg~1033_q\,
	combout => \BR|bancoReg~2230_combout\);

\BR|bancoReg~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2231_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2228_combout\ & ((\BR|bancoReg~2230_combout\))) # (!\BR|bancoReg~2228_combout\ & (\BR|bancoReg~2223_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2223_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2228_combout\,
	datad => \BR|bancoReg~2230_combout\,
	combout => \BR|bancoReg~2231_combout\);

\BR|bancoReg~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2232_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~201_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~201_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~169_q\,
	combout => \BR|bancoReg~2232_combout\);

\BR|bancoReg~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2233_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2232_combout\ & ((!\BR|bancoReg~265_q\))) # (!\BR|bancoReg~2232_combout\ & (\BR|bancoReg~233_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~233_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2232_combout\,
	datad => \BR|bancoReg~265_q\,
	combout => \BR|bancoReg~2233_combout\);

\BR|bancoReg~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2234_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (!\BR|bancoReg~361_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((!\BR|bancoReg~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~361_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~297_q\,
	combout => \BR|bancoReg~2234_combout\);

\BR|bancoReg~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2235_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2234_combout\ & ((!\BR|bancoReg~393_q\))) # (!\BR|bancoReg~2234_combout\ & (!\BR|bancoReg~329_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~329_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2234_combout\,
	datad => \BR|bancoReg~393_q\,
	combout => \BR|bancoReg~2235_combout\);

\BR|bancoReg~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2236_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~105_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~105_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~41_q\,
	combout => \BR|bancoReg~2236_combout\);

\BR|bancoReg~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2237_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2236_combout\ & ((\BR|bancoReg~137_q\))) # (!\BR|bancoReg~2236_combout\ & (\BR|bancoReg~73_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~73_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2236_combout\,
	datad => \BR|bancoReg~137_q\,
	combout => \BR|bancoReg~2237_combout\);

\BR|bancoReg~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2238_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~2235_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~2235_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~2237_combout\,
	combout => \BR|bancoReg~2238_combout\);

\BR|bancoReg~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2239_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\BR|bancoReg~457_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((!\BR|bancoReg~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~457_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~425_q\,
	combout => \BR|bancoReg~2239_combout\);

\BR|bancoReg~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2240_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2239_combout\ & ((\BR|bancoReg~521_q\))) # (!\BR|bancoReg~2239_combout\ & (\BR|bancoReg~489_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~489_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2239_combout\,
	datad => \BR|bancoReg~521_q\,
	combout => \BR|bancoReg~2240_combout\);

\BR|bancoReg~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2241_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2238_combout\ & ((\BR|bancoReg~2240_combout\))) # (!\BR|bancoReg~2238_combout\ & (\BR|bancoReg~2233_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2233_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2238_combout\,
	datad => \BR|bancoReg~2240_combout\,
	combout => \BR|bancoReg~2241_combout\);

\BR|saidaB[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[3]~29_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2231_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2241_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2231_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2241_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[3]~29_combout\);

\IDEX|data_s[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(45));

\mux_Banco_Ula|saida[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[3]~29_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(13))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(13),
	datab => \IDEX|data_s\(45),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[3]~29_combout\);

\ULA|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~0_combout\ = (\ULA|soma[3]~6_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[3]~6_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux28~0_combout\);

\ULA|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~6_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux28~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~6_combout\,
	datab => \ULA|Mux28~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux28~1_combout\);

\ULA|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~2_combout\ = (\ULA|Mux28~1_combout\ & (((\mux_Banco_Ula|saida[3]~29_combout\ & \IDEX|data_s\(77))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux28~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[3]~29_combout\) # (\IDEX|data_s\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[3]~29_combout\,
	datab => \IDEX|data_s\(77),
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux28~2_combout\);

\EXMEM|data_s[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(40));

\RAM|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\MEMWB|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(7));

\mux_Ula_Memoria|saida[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[2]~30_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datab => \MEMWB|data_s\(7),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[2]~30_combout\);

\BR|bancoReg~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[2]~30_combout\,
	ena => \BR|bancoReg~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~744_q\);

\BR|bancoReg~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2262_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~872_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~872_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~616_q\,
	combout => \BR|bancoReg~2262_combout\);

\BR|bancoReg~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2263_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2262_combout\ & ((\BR|bancoReg~1000_q\))) # (!\BR|bancoReg~2262_combout\ & (\BR|bancoReg~744_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~744_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2262_combout\,
	datad => \BR|bancoReg~1000_q\,
	combout => \BR|bancoReg~2263_combout\);

\BR|bancoReg~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2264_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~712_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~712_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~584_q\,
	combout => \BR|bancoReg~2264_combout\);

\BR|bancoReg~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2265_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2264_combout\ & ((\BR|bancoReg~968_q\))) # (!\BR|bancoReg~2264_combout\ & (\BR|bancoReg~840_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~840_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2264_combout\,
	datad => \BR|bancoReg~968_q\,
	combout => \BR|bancoReg~2265_combout\);

\BR|bancoReg~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2266_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~808_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~808_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~552_q\,
	combout => \BR|bancoReg~2266_combout\);

\BR|bancoReg~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2267_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2266_combout\ & ((\BR|bancoReg~936_q\))) # (!\BR|bancoReg~2266_combout\ & (\BR|bancoReg~680_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~680_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~2266_combout\,
	datad => \BR|bancoReg~936_q\,
	combout => \BR|bancoReg~2267_combout\);

\BR|bancoReg~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2268_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~2265_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~2265_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~2267_combout\,
	combout => \BR|bancoReg~2268_combout\);

\BR|bancoReg~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2269_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~776_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~776_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~648_q\,
	combout => \BR|bancoReg~2269_combout\);

\BR|bancoReg~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2270_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2269_combout\ & ((\BR|bancoReg~1032_q\))) # (!\BR|bancoReg~2269_combout\ & (\BR|bancoReg~904_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~904_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2269_combout\,
	datad => \BR|bancoReg~1032_q\,
	combout => \BR|bancoReg~2270_combout\);

\BR|bancoReg~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2271_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2268_combout\ & ((\BR|bancoReg~2270_combout\))) # (!\BR|bancoReg~2268_combout\ & (\BR|bancoReg~2263_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2263_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2268_combout\,
	datad => \BR|bancoReg~2270_combout\,
	combout => \BR|bancoReg~2271_combout\);

\BR|bancoReg~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2272_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~328_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~296_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~328_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~296_q\,
	combout => \BR|bancoReg~2272_combout\);

\BR|bancoReg~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2273_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2272_combout\ & ((!\BR|bancoReg~392_q\))) # (!\BR|bancoReg~2272_combout\ & (\BR|bancoReg~360_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~360_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2272_combout\,
	datad => \BR|bancoReg~392_q\,
	combout => \BR|bancoReg~2273_combout\);

\BR|bancoReg~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2274_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (!\BR|bancoReg~232_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~232_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~168_q\,
	combout => \BR|bancoReg~2274_combout\);

\BR|bancoReg~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2275_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2274_combout\ & ((\BR|bancoReg~264_q\))) # (!\BR|bancoReg~2274_combout\ & (\BR|bancoReg~200_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~200_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2274_combout\,
	datad => \BR|bancoReg~264_q\,
	combout => \BR|bancoReg~2275_combout\);

\BR|bancoReg~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2276_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~72_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~72_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~40_q\,
	combout => \BR|bancoReg~2276_combout\);

\BR|bancoReg~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2277_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~2276_combout\ & ((\BR|bancoReg~136_q\))) # (!\BR|bancoReg~2276_combout\ & (\BR|bancoReg~104_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~2276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~104_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~2276_combout\,
	datad => \BR|bancoReg~136_q\,
	combout => \BR|bancoReg~2277_combout\);

\BR|bancoReg~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2278_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~2275_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~2277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~2275_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~2277_combout\,
	combout => \BR|bancoReg~2278_combout\);

\BR|bancoReg~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2279_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~488_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((!\BR|bancoReg~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~488_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~424_q\,
	combout => \BR|bancoReg~2279_combout\);

\BR|bancoReg~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2280_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~2279_combout\ & ((\BR|bancoReg~520_q\))) # (!\BR|bancoReg~2279_combout\ & (!\BR|bancoReg~456_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~2279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~456_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~2279_combout\,
	datad => \BR|bancoReg~520_q\,
	combout => \BR|bancoReg~2280_combout\);

\BR|bancoReg~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~2281_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~2278_combout\ & ((\BR|bancoReg~2280_combout\))) # (!\BR|bancoReg~2278_combout\ & (\BR|bancoReg~2273_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~2278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2273_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~2278_combout\,
	datad => \BR|bancoReg~2280_combout\,
	combout => \BR|bancoReg~2281_combout\);

\BR|saidaB[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[2]~30_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~2271_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~2281_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~2271_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~2281_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[2]~30_combout\);

\IDEX|data_s[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(44));

\mux_Banco_Ula|saida[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[2]~30_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(12))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(12),
	datab => \IDEX|data_s\(44),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[2]~30_combout\);

\ULA|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~0_combout\ = (\ULA|soma[2]~4_combout\ & !\UCULA|ALUctr[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|soma[2]~4_combout\,
	datad => \UCULA|ALUctr[0]~26_combout\,
	combout => \ULA|Mux29~0_combout\);

\ULA|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~1_combout\ = (\ULA|Mux2~0_combout\ & ((\ULA|Mux2~1_combout\ & (\ULA|Add1~4_combout\)) # (!\ULA|Mux2~1_combout\ & ((\ULA|Mux29~0_combout\))))) # (!\ULA|Mux2~0_combout\ & (((!\ULA|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~4_combout\,
	datab => \ULA|Mux29~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux29~1_combout\);

\ULA|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~2_combout\ = (\ULA|Mux29~1_combout\ & (((\mux_Banco_Ula|saida[2]~30_combout\ & \IDEX|data_s\(76))) # (!\ULA|Mux31~2_combout\))) # (!\ULA|Mux29~1_combout\ & (\ULA|Mux31~2_combout\ & ((\mux_Banco_Ula|saida[2]~30_combout\) # (\IDEX|data_s\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[2]~30_combout\,
	datab => \IDEX|data_s\(76),
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \ULA|Mux29~2_combout\);

\EXMEM|data_s[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(39));

\RAM|ram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_single_port_RAM_e86d28ce.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "single_port_RAM:RAM|altsyncram:ram_rtl_0|altsyncram_2jd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EXMEM|data_s\(102),
	portare => VCC,
	clk0 => \clk~input_o\,
	portadatain => \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\EXMEM|data_s[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(68));

\MEMWB|data_s[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEMWB|data_s\(36));

\mux_Ula_Memoria|saida[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Ula_Memoria|saida[31]~1_combout\ = (\MEMWB|data_s\(69) & (\RAM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\)) # (!\MEMWB|data_s\(69) & ((\MEMWB|data_s\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datab => \MEMWB|data_s\(36),
	datad => \MEMWB|data_s\(69),
	combout => \mux_Ula_Memoria|saida[31]~1_combout\);

\BR|bancoReg~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_Ula_Memoria|saida[31]~1_combout\,
	ena => \BR|bancoReg~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR|bancoReg~741_q\);

\BR|bancoReg~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1102_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~869_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~613_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~869_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~613_q\,
	combout => \BR|bancoReg~1102_combout\);

\BR|bancoReg~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1103_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1102_combout\ & ((\BR|bancoReg~997_q\))) # (!\BR|bancoReg~1102_combout\ & (\BR|bancoReg~741_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~741_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1102_combout\,
	datad => \BR|bancoReg~997_q\,
	combout => \BR|bancoReg~1103_combout\);

\BR|bancoReg~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1104_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~773_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~773_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~645_q\,
	combout => \BR|bancoReg~1104_combout\);

\BR|bancoReg~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1105_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1104_combout\ & ((\BR|bancoReg~1029_q\))) # (!\BR|bancoReg~1104_combout\ & (\BR|bancoReg~901_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~901_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1104_combout\,
	datad => \BR|bancoReg~1029_q\,
	combout => \BR|bancoReg~1105_combout\);

\BR|bancoReg~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1106_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (\BR|bancoReg~709_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \BR|bancoReg~709_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \BR|bancoReg~581_q\,
	combout => \BR|bancoReg~1106_combout\);

\BR|bancoReg~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1107_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1106_combout\ & ((\BR|bancoReg~965_q\))) # (!\BR|bancoReg~1106_combout\ & (\BR|bancoReg~837_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\BR|bancoReg~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~837_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \BR|bancoReg~1106_combout\,
	datad => \BR|bancoReg~965_q\,
	combout => \BR|bancoReg~1107_combout\);

\BR|bancoReg~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1108_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~1105_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~1105_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~1107_combout\,
	combout => \BR|bancoReg~1108_combout\);

\BR|bancoReg~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1109_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~933_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~933_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~677_q\,
	combout => \BR|bancoReg~1109_combout\);

\BR|bancoReg~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1110_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1109_combout\ & ((\BR|bancoReg~1061_q\))) # (!\BR|bancoReg~1109_combout\ & (\BR|bancoReg~805_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~805_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1109_combout\,
	datad => \BR|bancoReg~1061_q\,
	combout => \BR|bancoReg~1110_combout\);

\BR|bancoReg~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1111_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1108_combout\ & ((\BR|bancoReg~1110_combout\))) # (!\BR|bancoReg~1108_combout\ & (\BR|bancoReg~1103_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1103_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1108_combout\,
	datad => \BR|bancoReg~1110_combout\,
	combout => \BR|bancoReg~1111_combout\);

\BR|bancoReg~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1112_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~229_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~229_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~197_q\,
	combout => \BR|bancoReg~1112_combout\);

\BR|bancoReg~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1113_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1112_combout\ & ((\BR|bancoReg~293_q\))) # (!\BR|bancoReg~1112_combout\ & (\BR|bancoReg~261_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~261_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1112_combout\,
	datad => \BR|bancoReg~293_q\,
	combout => \BR|bancoReg~1113_combout\);

\BR|bancoReg~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1114_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~389_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~389_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~325_q\,
	combout => \BR|bancoReg~1114_combout\);

\BR|bancoReg~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1115_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1114_combout\ & ((\BR|bancoReg~421_q\))) # (!\BR|bancoReg~1114_combout\ & (\BR|bancoReg~357_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~357_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1114_combout\,
	datad => \BR|bancoReg~421_q\,
	combout => \BR|bancoReg~1115_combout\);

\BR|bancoReg~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1116_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (\BR|bancoReg~133_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \BR|bancoReg~133_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \BR|bancoReg~69_q\,
	combout => \BR|bancoReg~1116_combout\);

\BR|bancoReg~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1117_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~1116_combout\ & ((\BR|bancoReg~165_q\))) # (!\BR|bancoReg~1116_combout\ & (\BR|bancoReg~101_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (((\BR|bancoReg~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~101_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \BR|bancoReg~1116_combout\,
	datad => \BR|bancoReg~165_q\,
	combout => \BR|bancoReg~1117_combout\);

\BR|bancoReg~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1118_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\BR|bancoReg~1115_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\BR|bancoReg~1117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \BR|bancoReg~1115_combout\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \BR|bancoReg~1117_combout\,
	combout => \BR|bancoReg~1118_combout\);

\BR|bancoReg~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1119_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\)))) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & 
-- ((\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & (\BR|bancoReg~485_q\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\BR|bancoReg~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \BR|bancoReg~485_q\,
	datac => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \BR|bancoReg~453_q\,
	combout => \BR|bancoReg~1119_combout\);

\BR|bancoReg~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1120_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\BR|bancoReg~1119_combout\ & ((\BR|bancoReg~549_q\))) # (!\BR|bancoReg~1119_combout\ & (\BR|bancoReg~517_q\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\ & (((\BR|bancoReg~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~517_q\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datac => \BR|bancoReg~1119_combout\,
	datad => \BR|bancoReg~549_q\,
	combout => \BR|bancoReg~1120_combout\);

\BR|bancoReg~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|bancoReg~1121_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & ((\BR|bancoReg~1118_combout\ & ((\BR|bancoReg~1120_combout\))) # (!\BR|bancoReg~1118_combout\ & (\BR|bancoReg~1113_combout\)))) # 
-- (!\ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\ & (((\BR|bancoReg~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1113_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \BR|bancoReg~1118_combout\,
	datad => \BR|bancoReg~1120_combout\,
	combout => \BR|bancoReg~1121_combout\);

\BR|saidaB[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR|saidaB[31]~1_combout\ = (\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\BR|bancoReg~1111_combout\)) # (!\ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\BR|bancoReg~1121_combout\ & !\BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR|bancoReg~1111_combout\,
	datab => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \BR|bancoReg~1121_combout\,
	datad => \BR|Equal1~0_combout\,
	combout => \BR|saidaB[31]~1_combout\);

\IDEX|data_s[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \BR|saidaB[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(73));

\mux_Banco_Ula|saida[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_Banco_Ula|saida[31]~1_combout\ = (\IDEX|data_s\(138) & (\IDEX|data_s\(41))) # (!\IDEX|data_s\(138) & ((\IDEX|data_s\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(73),
	datad => \IDEX|data_s\(138),
	combout => \mux_Banco_Ula|saida[31]~1_combout\);

\ULA|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~62_combout\ = \mux_Banco_Ula|saida[31]~1_combout\ $ (\IDEX|data_s\(105) $ (!\ULA|Add1~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_Banco_Ula|saida[31]~1_combout\,
	datab => \IDEX|data_s\(105),
	cin => \ULA|Add1~61\,
	combout => \ULA|Add1~62_combout\);

\ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ULA|Add1~46_combout\ & (!\ULA|Add1~48_combout\ & (!\ULA|Add1~50_combout\ & !\ULA|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~46_combout\,
	datab => \ULA|Add1~48_combout\,
	datac => \ULA|Add1~50_combout\,
	datad => \ULA|Add1~52_combout\,
	combout => \ULA|Equal0~0_combout\);

\ULA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~1_combout\ = (!\ULA|Add1~6_combout\ & (!\ULA|Add1~8_combout\ & (!\ULA|Add1~10_combout\ & !\ULA|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~6_combout\,
	datab => \ULA|Add1~8_combout\,
	datac => \ULA|Add1~10_combout\,
	datad => \ULA|Add1~12_combout\,
	combout => \ULA|Equal0~1_combout\);

\ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = (!\ULA|Add1~14_combout\ & (!\ULA|Add1~16_combout\ & (!\ULA|Add1~18_combout\ & !\ULA|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~14_combout\,
	datab => \ULA|Add1~16_combout\,
	datac => \ULA|Add1~18_combout\,
	datad => \ULA|Add1~20_combout\,
	combout => \ULA|Equal0~2_combout\);

\ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (!\ULA|Add1~22_combout\ & !\ULA|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add1~22_combout\,
	datad => \ULA|Add1~24_combout\,
	combout => \ULA|Equal0~3_combout\);

\ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (\ULA|Equal0~2_combout\ & (\ULA|Equal0~3_combout\ & (!\ULA|Add1~26_combout\ & !\ULA|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Equal0~2_combout\,
	datab => \ULA|Equal0~3_combout\,
	datac => \ULA|Add1~26_combout\,
	datad => \ULA|Add1~28_combout\,
	combout => \ULA|Equal0~4_combout\);

\ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = (!\ULA|Add1~38_combout\ & (!\ULA|Add1~40_combout\ & (!\ULA|Add1~42_combout\ & !\ULA|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~38_combout\,
	datab => \ULA|Add1~40_combout\,
	datac => \ULA|Add1~42_combout\,
	datad => \ULA|Add1~44_combout\,
	combout => \ULA|Equal0~5_combout\);

\ULA|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~6_combout\ = (!\ULA|Add1~30_combout\ & (!\ULA|Add1~32_combout\ & (!\ULA|Add1~34_combout\ & !\ULA|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~30_combout\,
	datab => \ULA|Add1~32_combout\,
	datac => \ULA|Add1~34_combout\,
	datad => \ULA|Add1~36_combout\,
	combout => \ULA|Equal0~6_combout\);

\ULA|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~7_combout\ = (!\ULA|Add1~0_combout\ & (!\ULA|Add1~2_combout\ & (!\ULA|Add1~4_combout\ & \ULA|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~0_combout\,
	datab => \ULA|Add1~2_combout\,
	datac => \ULA|Add1~4_combout\,
	datad => \ULA|Equal0~6_combout\,
	combout => \ULA|Equal0~7_combout\);

\ULA|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~8_combout\ = (\ULA|Equal0~1_combout\ & (\ULA|Equal0~4_combout\ & (\ULA|Equal0~5_combout\ & \ULA|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Equal0~1_combout\,
	datab => \ULA|Equal0~4_combout\,
	datac => \ULA|Equal0~5_combout\,
	datad => \ULA|Equal0~7_combout\,
	combout => \ULA|Equal0~8_combout\);

\ULA|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~9_combout\ = (\ULA|Equal0~0_combout\ & (!\ULA|Add1~54_combout\ & (!\ULA|Add1~56_combout\ & \ULA|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Equal0~0_combout\,
	datab => \ULA|Add1~54_combout\,
	datac => \ULA|Add1~56_combout\,
	datad => \ULA|Equal0~8_combout\,
	combout => \ULA|Equal0~9_combout\);

\ULA|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~10_combout\ = (!\ULA|Add1~62_combout\ & (!\ULA|Add1~58_combout\ & (!\ULA|Add1~60_combout\ & \ULA|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~62_combout\,
	datab => \ULA|Add1~58_combout\,
	datac => \ULA|Add1~60_combout\,
	datad => \ULA|Equal0~9_combout\,
	combout => \ULA|Equal0~10_combout\);

\EXMEM|data_s[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ULA|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(69));

sel_mux_beq : cycloneive_lcell_comb
-- Equation(s):
-- \sel_mux_beq~combout\ = (\EXMEM|data_s\(104) & \EXMEM|data_s\(69))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXMEM|data_s\(104),
	datab => \EXMEM|data_s\(69),
	combout => \sel_mux_beq~combout\);

\PC|data_s[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[2]~0_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(72)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[2]~0_combout\,
	datab => \EXMEM|data_s\(72),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[2]~0_combout\);

\PC|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[2]~0_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a0~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(2));

\ROM|memROM_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000040020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips.ram0_ROM_e88090a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:ROM|altsyncram:memROM_rtl_0|altsyncram_4661:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~input_o\,
	portaaddr => \ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\IFID|data_s[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(32));

\IDEX|data_s[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(106));

\EXMEM|data_s[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IDEX|data_s\(106),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(70));

\mux_jump|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_jump|saida[0]~0_combout\ = (!\UC|pontosDeControle[0]~6_combout\ & ((\sel_mux_beq~combout\ & (\EXMEM|data_s\(70))) # (!\sel_mux_beq~combout\ & ((\PC|data_s\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXMEM|data_s\(70),
	datab => \PC|data_s\(0),
	datac => \sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~6_combout\,
	combout => \mux_jump|saida[0]~0_combout\);

\PC|data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_jump|saida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(0));

\Somador|saida[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[8]~12_combout\ = (\PC|data_s\(8) & (\Somador|saida[7]~11\ $ (GND))) # (!\PC|data_s\(8) & (!\Somador|saida[7]~11\ & VCC))
-- \Somador|saida[8]~13\ = CARRY((\PC|data_s\(8) & !\Somador|saida[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(8),
	datad => VCC,
	cin => \Somador|saida[7]~11\,
	combout => \Somador|saida[8]~12_combout\,
	cout => \Somador|saida[8]~13\);

\IFID|data_s[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(40));

\IDEX|data_s[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(114));

\EXMEM|data_s[78]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[78]~42_combout\ = ((\IDEX|data_s\(16) $ (\IDEX|data_s\(114) $ (!\EXMEM|data_s[77]~41\)))) # (GND)
-- \EXMEM|data_s[78]~43\ = CARRY((\IDEX|data_s\(16) & ((\IDEX|data_s\(114)) # (!\EXMEM|data_s[77]~41\))) # (!\IDEX|data_s\(16) & (\IDEX|data_s\(114) & !\EXMEM|data_s[77]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(16),
	datab => \IDEX|data_s\(114),
	datad => VCC,
	cin => \EXMEM|data_s[77]~41\,
	combout => \EXMEM|data_s[78]~42_combout\,
	cout => \EXMEM|data_s[78]~43\);

\EXMEM|data_s[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[78]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(78));

\PC|data_s[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[8]~6_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(78)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[8]~12_combout\,
	datab => \EXMEM|data_s\(78),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[8]~6_combout\);

\PC|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[8]~6_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a6~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(8));

\Somador|saida[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[9]~14_combout\ = (\PC|data_s\(9) & (!\Somador|saida[8]~13\)) # (!\PC|data_s\(9) & ((\Somador|saida[8]~13\) # (GND)))
-- \Somador|saida[9]~15\ = CARRY((!\Somador|saida[8]~13\) # (!\PC|data_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(9),
	datad => VCC,
	cin => \Somador|saida[8]~13\,
	combout => \Somador|saida[9]~14_combout\,
	cout => \Somador|saida[9]~15\);

\IFID|data_s[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(41));

\IDEX|data_s[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(115));

\EXMEM|data_s[79]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[79]~44_combout\ = (\IDEX|data_s\(17) & ((\IDEX|data_s\(115) & (\EXMEM|data_s[78]~43\ & VCC)) # (!\IDEX|data_s\(115) & (!\EXMEM|data_s[78]~43\)))) # (!\IDEX|data_s\(17) & ((\IDEX|data_s\(115) & (!\EXMEM|data_s[78]~43\)) # (!\IDEX|data_s\(115) 
-- & ((\EXMEM|data_s[78]~43\) # (GND)))))
-- \EXMEM|data_s[79]~45\ = CARRY((\IDEX|data_s\(17) & (!\IDEX|data_s\(115) & !\EXMEM|data_s[78]~43\)) # (!\IDEX|data_s\(17) & ((!\EXMEM|data_s[78]~43\) # (!\IDEX|data_s\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(17),
	datab => \IDEX|data_s\(115),
	datad => VCC,
	cin => \EXMEM|data_s[78]~43\,
	combout => \EXMEM|data_s[79]~44_combout\,
	cout => \EXMEM|data_s[79]~45\);

\EXMEM|data_s[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[79]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(79));

\PC|data_s[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[9]~7_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(79)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[9]~14_combout\,
	datab => \EXMEM|data_s\(79),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[9]~7_combout\);

\PC|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[9]~7_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a7~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(9));

\Somador|saida[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[10]~16_combout\ = (\PC|data_s\(10) & (\Somador|saida[9]~15\ $ (GND))) # (!\PC|data_s\(10) & (!\Somador|saida[9]~15\ & VCC))
-- \Somador|saida[10]~17\ = CARRY((\PC|data_s\(10) & !\Somador|saida[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(10),
	datad => VCC,
	cin => \Somador|saida[9]~15\,
	combout => \Somador|saida[10]~16_combout\,
	cout => \Somador|saida[10]~17\);

\IFID|data_s[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(42));

\IDEX|data_s[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(116));

\EXMEM|data_s[80]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[80]~46_combout\ = ((\IDEX|data_s\(18) $ (\IDEX|data_s\(116) $ (!\EXMEM|data_s[79]~45\)))) # (GND)
-- \EXMEM|data_s[80]~47\ = CARRY((\IDEX|data_s\(18) & ((\IDEX|data_s\(116)) # (!\EXMEM|data_s[79]~45\))) # (!\IDEX|data_s\(18) & (\IDEX|data_s\(116) & !\EXMEM|data_s[79]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(18),
	datab => \IDEX|data_s\(116),
	datad => VCC,
	cin => \EXMEM|data_s[79]~45\,
	combout => \EXMEM|data_s[80]~46_combout\,
	cout => \EXMEM|data_s[80]~47\);

\EXMEM|data_s[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[80]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(80));

\PC|data_s[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[10]~8_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(80)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[10]~16_combout\,
	datab => \EXMEM|data_s\(80),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[10]~8_combout\);

\PC|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[10]~8_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a8~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(10));

\Somador|saida[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[11]~18_combout\ = (\PC|data_s\(11) & (!\Somador|saida[10]~17\)) # (!\PC|data_s\(11) & ((\Somador|saida[10]~17\) # (GND)))
-- \Somador|saida[11]~19\ = CARRY((!\Somador|saida[10]~17\) # (!\PC|data_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(11),
	datad => VCC,
	cin => \Somador|saida[10]~17\,
	combout => \Somador|saida[11]~18_combout\,
	cout => \Somador|saida[11]~19\);

\IFID|data_s[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(43));

\IDEX|data_s[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(117));

\EXMEM|data_s[81]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[81]~48_combout\ = (\IDEX|data_s\(19) & ((\IDEX|data_s\(117) & (\EXMEM|data_s[80]~47\ & VCC)) # (!\IDEX|data_s\(117) & (!\EXMEM|data_s[80]~47\)))) # (!\IDEX|data_s\(19) & ((\IDEX|data_s\(117) & (!\EXMEM|data_s[80]~47\)) # (!\IDEX|data_s\(117) 
-- & ((\EXMEM|data_s[80]~47\) # (GND)))))
-- \EXMEM|data_s[81]~49\ = CARRY((\IDEX|data_s\(19) & (!\IDEX|data_s\(117) & !\EXMEM|data_s[80]~47\)) # (!\IDEX|data_s\(19) & ((!\EXMEM|data_s[80]~47\) # (!\IDEX|data_s\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(19),
	datab => \IDEX|data_s\(117),
	datad => VCC,
	cin => \EXMEM|data_s[80]~47\,
	combout => \EXMEM|data_s[81]~48_combout\,
	cout => \EXMEM|data_s[81]~49\);

\EXMEM|data_s[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[81]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(81));

\PC|data_s[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[11]~9_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(81)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[11]~18_combout\,
	datab => \EXMEM|data_s\(81),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[11]~9_combout\);

\PC|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[11]~9_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a9~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(11));

\Somador|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[12]~20_combout\ = (\PC|data_s\(12) & (\Somador|saida[11]~19\ $ (GND))) # (!\PC|data_s\(12) & (!\Somador|saida[11]~19\ & VCC))
-- \Somador|saida[12]~21\ = CARRY((\PC|data_s\(12) & !\Somador|saida[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(12),
	datad => VCC,
	cin => \Somador|saida[11]~19\,
	combout => \Somador|saida[12]~20_combout\,
	cout => \Somador|saida[12]~21\);

\IFID|data_s[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(44));

\IDEX|data_s[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(118));

\EXMEM|data_s[82]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[82]~50_combout\ = ((\IDEX|data_s\(20) $ (\IDEX|data_s\(118) $ (!\EXMEM|data_s[81]~49\)))) # (GND)
-- \EXMEM|data_s[82]~51\ = CARRY((\IDEX|data_s\(20) & ((\IDEX|data_s\(118)) # (!\EXMEM|data_s[81]~49\))) # (!\IDEX|data_s\(20) & (\IDEX|data_s\(118) & !\EXMEM|data_s[81]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(20),
	datab => \IDEX|data_s\(118),
	datad => VCC,
	cin => \EXMEM|data_s[81]~49\,
	combout => \EXMEM|data_s[82]~50_combout\,
	cout => \EXMEM|data_s[82]~51\);

\EXMEM|data_s[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[82]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(82));

\PC|data_s[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[12]~10_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(82)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[12]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[12]~20_combout\,
	datab => \EXMEM|data_s\(82),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[12]~10_combout\);

\PC|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[12]~10_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a10~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(12));

\Somador|saida[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[13]~22_combout\ = (\PC|data_s\(13) & (!\Somador|saida[12]~21\)) # (!\PC|data_s\(13) & ((\Somador|saida[12]~21\) # (GND)))
-- \Somador|saida[13]~23\ = CARRY((!\Somador|saida[12]~21\) # (!\PC|data_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(13),
	datad => VCC,
	cin => \Somador|saida[12]~21\,
	combout => \Somador|saida[13]~22_combout\,
	cout => \Somador|saida[13]~23\);

\IFID|data_s[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(45));

\IDEX|data_s[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(119));

\EXMEM|data_s[83]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[83]~52_combout\ = (\IDEX|data_s\(21) & ((\IDEX|data_s\(119) & (\EXMEM|data_s[82]~51\ & VCC)) # (!\IDEX|data_s\(119) & (!\EXMEM|data_s[82]~51\)))) # (!\IDEX|data_s\(21) & ((\IDEX|data_s\(119) & (!\EXMEM|data_s[82]~51\)) # (!\IDEX|data_s\(119) 
-- & ((\EXMEM|data_s[82]~51\) # (GND)))))
-- \EXMEM|data_s[83]~53\ = CARRY((\IDEX|data_s\(21) & (!\IDEX|data_s\(119) & !\EXMEM|data_s[82]~51\)) # (!\IDEX|data_s\(21) & ((!\EXMEM|data_s[82]~51\) # (!\IDEX|data_s\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(21),
	datab => \IDEX|data_s\(119),
	datad => VCC,
	cin => \EXMEM|data_s[82]~51\,
	combout => \EXMEM|data_s[83]~52_combout\,
	cout => \EXMEM|data_s[83]~53\);

\EXMEM|data_s[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[83]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(83));

\PC|data_s[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[13]~11_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(83)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[13]~22_combout\,
	datab => \EXMEM|data_s\(83),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[13]~11_combout\);

\PC|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[13]~11_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a11~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(13));

\Somador|saida[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[14]~24_combout\ = (\PC|data_s\(14) & (\Somador|saida[13]~23\ $ (GND))) # (!\PC|data_s\(14) & (!\Somador|saida[13]~23\ & VCC))
-- \Somador|saida[14]~25\ = CARRY((\PC|data_s\(14) & !\Somador|saida[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(14),
	datad => VCC,
	cin => \Somador|saida[13]~23\,
	combout => \Somador|saida[14]~24_combout\,
	cout => \Somador|saida[14]~25\);

\IFID|data_s[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(46));

\IDEX|data_s[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(120));

\EXMEM|data_s[84]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[84]~54_combout\ = ((\IDEX|data_s\(22) $ (\IDEX|data_s\(120) $ (!\EXMEM|data_s[83]~53\)))) # (GND)
-- \EXMEM|data_s[84]~55\ = CARRY((\IDEX|data_s\(22) & ((\IDEX|data_s\(120)) # (!\EXMEM|data_s[83]~53\))) # (!\IDEX|data_s\(22) & (\IDEX|data_s\(120) & !\EXMEM|data_s[83]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(22),
	datab => \IDEX|data_s\(120),
	datad => VCC,
	cin => \EXMEM|data_s[83]~53\,
	combout => \EXMEM|data_s[84]~54_combout\,
	cout => \EXMEM|data_s[84]~55\);

\EXMEM|data_s[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[84]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(84));

\PC|data_s[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[14]~12_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(84)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[14]~24_combout\,
	datab => \EXMEM|data_s\(84),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[14]~12_combout\);

\PC|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[14]~12_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a12~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(14));

\Somador|saida[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[15]~26_combout\ = (\PC|data_s\(15) & (!\Somador|saida[14]~25\)) # (!\PC|data_s\(15) & ((\Somador|saida[14]~25\) # (GND)))
-- \Somador|saida[15]~27\ = CARRY((!\Somador|saida[14]~25\) # (!\PC|data_s\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(15),
	datad => VCC,
	cin => \Somador|saida[14]~25\,
	combout => \Somador|saida[15]~26_combout\,
	cout => \Somador|saida[15]~27\);

\IFID|data_s[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(47));

\IDEX|data_s[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(121));

\EXMEM|data_s[85]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[85]~56_combout\ = (\IDEX|data_s\(23) & ((\IDEX|data_s\(121) & (\EXMEM|data_s[84]~55\ & VCC)) # (!\IDEX|data_s\(121) & (!\EXMEM|data_s[84]~55\)))) # (!\IDEX|data_s\(23) & ((\IDEX|data_s\(121) & (!\EXMEM|data_s[84]~55\)) # (!\IDEX|data_s\(121) 
-- & ((\EXMEM|data_s[84]~55\) # (GND)))))
-- \EXMEM|data_s[85]~57\ = CARRY((\IDEX|data_s\(23) & (!\IDEX|data_s\(121) & !\EXMEM|data_s[84]~55\)) # (!\IDEX|data_s\(23) & ((!\EXMEM|data_s[84]~55\) # (!\IDEX|data_s\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(23),
	datab => \IDEX|data_s\(121),
	datad => VCC,
	cin => \EXMEM|data_s[84]~55\,
	combout => \EXMEM|data_s[85]~56_combout\,
	cout => \EXMEM|data_s[85]~57\);

\EXMEM|data_s[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[85]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(85));

\PC|data_s[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[15]~13_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(85)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[15]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[15]~26_combout\,
	datab => \EXMEM|data_s\(85),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[15]~13_combout\);

\PC|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[15]~13_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a13~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(15));

\Somador|saida[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[16]~28_combout\ = (\PC|data_s\(16) & (\Somador|saida[15]~27\ $ (GND))) # (!\PC|data_s\(16) & (!\Somador|saida[15]~27\ & VCC))
-- \Somador|saida[16]~29\ = CARRY((\PC|data_s\(16) & !\Somador|saida[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(16),
	datad => VCC,
	cin => \Somador|saida[15]~27\,
	combout => \Somador|saida[16]~28_combout\,
	cout => \Somador|saida[16]~29\);

\IFID|data_s[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(48));

\IDEX|data_s[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(122));

\EXMEM|data_s[86]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[86]~58_combout\ = ((\IDEX|data_s\(24) $ (\IDEX|data_s\(122) $ (!\EXMEM|data_s[85]~57\)))) # (GND)
-- \EXMEM|data_s[86]~59\ = CARRY((\IDEX|data_s\(24) & ((\IDEX|data_s\(122)) # (!\EXMEM|data_s[85]~57\))) # (!\IDEX|data_s\(24) & (\IDEX|data_s\(122) & !\EXMEM|data_s[85]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(24),
	datab => \IDEX|data_s\(122),
	datad => VCC,
	cin => \EXMEM|data_s[85]~57\,
	combout => \EXMEM|data_s[86]~58_combout\,
	cout => \EXMEM|data_s[86]~59\);

\EXMEM|data_s[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[86]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(86));

\PC|data_s[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[16]~14_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(86)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[16]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[16]~28_combout\,
	datab => \EXMEM|data_s\(86),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[16]~14_combout\);

\PC|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[16]~14_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a14~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(16));

\Somador|saida[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[17]~30_combout\ = (\PC|data_s\(17) & (!\Somador|saida[16]~29\)) # (!\PC|data_s\(17) & ((\Somador|saida[16]~29\) # (GND)))
-- \Somador|saida[17]~31\ = CARRY((!\Somador|saida[16]~29\) # (!\PC|data_s\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(17),
	datad => VCC,
	cin => \Somador|saida[16]~29\,
	combout => \Somador|saida[17]~30_combout\,
	cout => \Somador|saida[17]~31\);

\IFID|data_s[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(49));

\IDEX|data_s[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(123));

\EXMEM|data_s[87]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[87]~60_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(123) & (\EXMEM|data_s[86]~59\ & VCC)) # (!\IDEX|data_s\(123) & (!\EXMEM|data_s[86]~59\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(123) & (!\EXMEM|data_s[86]~59\)) # (!\IDEX|data_s\(123) 
-- & ((\EXMEM|data_s[86]~59\) # (GND)))))
-- \EXMEM|data_s[87]~61\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(123) & !\EXMEM|data_s[86]~59\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[86]~59\) # (!\IDEX|data_s\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(123),
	datad => VCC,
	cin => \EXMEM|data_s[86]~59\,
	combout => \EXMEM|data_s[87]~60_combout\,
	cout => \EXMEM|data_s[87]~61\);

\EXMEM|data_s[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[87]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(87));

\PC|data_s[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[17]~15_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(87)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[17]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[17]~30_combout\,
	datab => \EXMEM|data_s\(87),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[17]~15_combout\);

\PC|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[17]~15_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a15~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(17));

\Somador|saida[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[18]~32_combout\ = (\PC|data_s\(18) & (\Somador|saida[17]~31\ $ (GND))) # (!\PC|data_s\(18) & (!\Somador|saida[17]~31\ & VCC))
-- \Somador|saida[18]~33\ = CARRY((\PC|data_s\(18) & !\Somador|saida[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(18),
	datad => VCC,
	cin => \Somador|saida[17]~31\,
	combout => \Somador|saida[18]~32_combout\,
	cout => \Somador|saida[18]~33\);

\IFID|data_s[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(50));

\IDEX|data_s[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(124));

\EXMEM|data_s[88]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[88]~62_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(124) $ (!\EXMEM|data_s[87]~61\)))) # (GND)
-- \EXMEM|data_s[88]~63\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(124)) # (!\EXMEM|data_s[87]~61\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(124) & !\EXMEM|data_s[87]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(124),
	datad => VCC,
	cin => \EXMEM|data_s[87]~61\,
	combout => \EXMEM|data_s[88]~62_combout\,
	cout => \EXMEM|data_s[88]~63\);

\EXMEM|data_s[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[88]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(88));

\PC|data_s[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[18]~16_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(88)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[18]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[18]~32_combout\,
	datab => \EXMEM|data_s\(88),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[18]~16_combout\);

\PC|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[18]~16_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a16~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(18));

\Somador|saida[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[19]~34_combout\ = (\PC|data_s\(19) & (!\Somador|saida[18]~33\)) # (!\PC|data_s\(19) & ((\Somador|saida[18]~33\) # (GND)))
-- \Somador|saida[19]~35\ = CARRY((!\Somador|saida[18]~33\) # (!\PC|data_s\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(19),
	datad => VCC,
	cin => \Somador|saida[18]~33\,
	combout => \Somador|saida[19]~34_combout\,
	cout => \Somador|saida[19]~35\);

\IFID|data_s[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(51));

\IDEX|data_s[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(125));

\EXMEM|data_s[89]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[89]~64_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(125) & (\EXMEM|data_s[88]~63\ & VCC)) # (!\IDEX|data_s\(125) & (!\EXMEM|data_s[88]~63\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(125) & (!\EXMEM|data_s[88]~63\)) # (!\IDEX|data_s\(125) 
-- & ((\EXMEM|data_s[88]~63\) # (GND)))))
-- \EXMEM|data_s[89]~65\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(125) & !\EXMEM|data_s[88]~63\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[88]~63\) # (!\IDEX|data_s\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(125),
	datad => VCC,
	cin => \EXMEM|data_s[88]~63\,
	combout => \EXMEM|data_s[89]~64_combout\,
	cout => \EXMEM|data_s[89]~65\);

\EXMEM|data_s[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[89]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(89));

\PC|data_s[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[19]~17_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(89)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[19]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[19]~34_combout\,
	datab => \EXMEM|data_s\(89),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[19]~17_combout\);

\PC|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[19]~17_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a17~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(19));

\Somador|saida[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[20]~36_combout\ = (\PC|data_s\(20) & (\Somador|saida[19]~35\ $ (GND))) # (!\PC|data_s\(20) & (!\Somador|saida[19]~35\ & VCC))
-- \Somador|saida[20]~37\ = CARRY((\PC|data_s\(20) & !\Somador|saida[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(20),
	datad => VCC,
	cin => \Somador|saida[19]~35\,
	combout => \Somador|saida[20]~36_combout\,
	cout => \Somador|saida[20]~37\);

\IFID|data_s[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(52));

\IDEX|data_s[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(126));

\EXMEM|data_s[90]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[90]~66_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(126) $ (!\EXMEM|data_s[89]~65\)))) # (GND)
-- \EXMEM|data_s[90]~67\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(126)) # (!\EXMEM|data_s[89]~65\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(126) & !\EXMEM|data_s[89]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(126),
	datad => VCC,
	cin => \EXMEM|data_s[89]~65\,
	combout => \EXMEM|data_s[90]~66_combout\,
	cout => \EXMEM|data_s[90]~67\);

\EXMEM|data_s[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[90]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(90));

\PC|data_s[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[20]~18_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(90)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[20]~36_combout\,
	datab => \EXMEM|data_s\(90),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[20]~18_combout\);

\PC|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[20]~18_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a18~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(20));

\Somador|saida[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[21]~38_combout\ = (\PC|data_s\(21) & (!\Somador|saida[20]~37\)) # (!\PC|data_s\(21) & ((\Somador|saida[20]~37\) # (GND)))
-- \Somador|saida[21]~39\ = CARRY((!\Somador|saida[20]~37\) # (!\PC|data_s\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(21),
	datad => VCC,
	cin => \Somador|saida[20]~37\,
	combout => \Somador|saida[21]~38_combout\,
	cout => \Somador|saida[21]~39\);

\IFID|data_s[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(53));

\IDEX|data_s[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(127));

\EXMEM|data_s[91]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[91]~68_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(127) & (\EXMEM|data_s[90]~67\ & VCC)) # (!\IDEX|data_s\(127) & (!\EXMEM|data_s[90]~67\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(127) & (!\EXMEM|data_s[90]~67\)) # (!\IDEX|data_s\(127) 
-- & ((\EXMEM|data_s[90]~67\) # (GND)))))
-- \EXMEM|data_s[91]~69\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(127) & !\EXMEM|data_s[90]~67\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[90]~67\) # (!\IDEX|data_s\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(127),
	datad => VCC,
	cin => \EXMEM|data_s[90]~67\,
	combout => \EXMEM|data_s[91]~68_combout\,
	cout => \EXMEM|data_s[91]~69\);

\EXMEM|data_s[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[91]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(91));

\PC|data_s[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[21]~19_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(91)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[21]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[21]~38_combout\,
	datab => \EXMEM|data_s\(91),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[21]~19_combout\);

\PC|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[21]~19_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a19~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(21));

\Somador|saida[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[22]~40_combout\ = (\PC|data_s\(22) & (\Somador|saida[21]~39\ $ (GND))) # (!\PC|data_s\(22) & (!\Somador|saida[21]~39\ & VCC))
-- \Somador|saida[22]~41\ = CARRY((\PC|data_s\(22) & !\Somador|saida[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(22),
	datad => VCC,
	cin => \Somador|saida[21]~39\,
	combout => \Somador|saida[22]~40_combout\,
	cout => \Somador|saida[22]~41\);

\IFID|data_s[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(54));

\IDEX|data_s[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(128));

\EXMEM|data_s[92]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[92]~70_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(128) $ (!\EXMEM|data_s[91]~69\)))) # (GND)
-- \EXMEM|data_s[92]~71\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(128)) # (!\EXMEM|data_s[91]~69\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(128) & !\EXMEM|data_s[91]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(128),
	datad => VCC,
	cin => \EXMEM|data_s[91]~69\,
	combout => \EXMEM|data_s[92]~70_combout\,
	cout => \EXMEM|data_s[92]~71\);

\EXMEM|data_s[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[92]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(92));

\PC|data_s[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[22]~20_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(92)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[22]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[22]~40_combout\,
	datab => \EXMEM|data_s\(92),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[22]~20_combout\);

\PC|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[22]~20_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a20~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(22));

\Somador|saida[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[23]~42_combout\ = (\PC|data_s\(23) & (!\Somador|saida[22]~41\)) # (!\PC|data_s\(23) & ((\Somador|saida[22]~41\) # (GND)))
-- \Somador|saida[23]~43\ = CARRY((!\Somador|saida[22]~41\) # (!\PC|data_s\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(23),
	datad => VCC,
	cin => \Somador|saida[22]~41\,
	combout => \Somador|saida[23]~42_combout\,
	cout => \Somador|saida[23]~43\);

\IFID|data_s[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(55));

\IDEX|data_s[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(129));

\EXMEM|data_s[93]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[93]~72_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(129) & (\EXMEM|data_s[92]~71\ & VCC)) # (!\IDEX|data_s\(129) & (!\EXMEM|data_s[92]~71\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(129) & (!\EXMEM|data_s[92]~71\)) # (!\IDEX|data_s\(129) 
-- & ((\EXMEM|data_s[92]~71\) # (GND)))))
-- \EXMEM|data_s[93]~73\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(129) & !\EXMEM|data_s[92]~71\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[92]~71\) # (!\IDEX|data_s\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(129),
	datad => VCC,
	cin => \EXMEM|data_s[92]~71\,
	combout => \EXMEM|data_s[93]~72_combout\,
	cout => \EXMEM|data_s[93]~73\);

\EXMEM|data_s[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[93]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(93));

\PC|data_s[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[23]~21_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(93)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[23]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[23]~42_combout\,
	datab => \EXMEM|data_s\(93),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[23]~21_combout\);

\PC|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[23]~21_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a21~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(23));

\Somador|saida[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[24]~44_combout\ = (\PC|data_s\(24) & (\Somador|saida[23]~43\ $ (GND))) # (!\PC|data_s\(24) & (!\Somador|saida[23]~43\ & VCC))
-- \Somador|saida[24]~45\ = CARRY((\PC|data_s\(24) & !\Somador|saida[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(24),
	datad => VCC,
	cin => \Somador|saida[23]~43\,
	combout => \Somador|saida[24]~44_combout\,
	cout => \Somador|saida[24]~45\);

\IFID|data_s[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(56));

\IDEX|data_s[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(130));

\EXMEM|data_s[94]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[94]~74_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(130) $ (!\EXMEM|data_s[93]~73\)))) # (GND)
-- \EXMEM|data_s[94]~75\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(130)) # (!\EXMEM|data_s[93]~73\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(130) & !\EXMEM|data_s[93]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(130),
	datad => VCC,
	cin => \EXMEM|data_s[93]~73\,
	combout => \EXMEM|data_s[94]~74_combout\,
	cout => \EXMEM|data_s[94]~75\);

\EXMEM|data_s[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[94]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(94));

\PC|data_s[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[24]~22_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(94)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[24]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[24]~44_combout\,
	datab => \EXMEM|data_s\(94),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[24]~22_combout\);

\PC|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[24]~22_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a22~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(24));

\Somador|saida[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[25]~46_combout\ = (\PC|data_s\(25) & (!\Somador|saida[24]~45\)) # (!\PC|data_s\(25) & ((\Somador|saida[24]~45\) # (GND)))
-- \Somador|saida[25]~47\ = CARRY((!\Somador|saida[24]~45\) # (!\PC|data_s\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(25),
	datad => VCC,
	cin => \Somador|saida[24]~45\,
	combout => \Somador|saida[25]~46_combout\,
	cout => \Somador|saida[25]~47\);

\IFID|data_s[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(57));

\IDEX|data_s[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(131));

\EXMEM|data_s[95]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[95]~76_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(131) & (\EXMEM|data_s[94]~75\ & VCC)) # (!\IDEX|data_s\(131) & (!\EXMEM|data_s[94]~75\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(131) & (!\EXMEM|data_s[94]~75\)) # (!\IDEX|data_s\(131) 
-- & ((\EXMEM|data_s[94]~75\) # (GND)))))
-- \EXMEM|data_s[95]~77\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(131) & !\EXMEM|data_s[94]~75\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[94]~75\) # (!\IDEX|data_s\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(131),
	datad => VCC,
	cin => \EXMEM|data_s[94]~75\,
	combout => \EXMEM|data_s[95]~76_combout\,
	cout => \EXMEM|data_s[95]~77\);

\EXMEM|data_s[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[95]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(95));

\PC|data_s[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[25]~23_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(95)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[25]~46_combout\,
	datab => \EXMEM|data_s\(95),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[25]~23_combout\);

\PC|data_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[25]~23_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a23~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(25));

\Somador|saida[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[26]~48_combout\ = (\PC|data_s\(26) & (\Somador|saida[25]~47\ $ (GND))) # (!\PC|data_s\(26) & (!\Somador|saida[25]~47\ & VCC))
-- \Somador|saida[26]~49\ = CARRY((\PC|data_s\(26) & !\Somador|saida[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(26),
	datad => VCC,
	cin => \Somador|saida[25]~47\,
	combout => \Somador|saida[26]~48_combout\,
	cout => \Somador|saida[26]~49\);

\IFID|data_s[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(58));

\IDEX|data_s[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(132));

\EXMEM|data_s[96]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[96]~78_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(132) $ (!\EXMEM|data_s[95]~77\)))) # (GND)
-- \EXMEM|data_s[96]~79\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(132)) # (!\EXMEM|data_s[95]~77\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(132) & !\EXMEM|data_s[95]~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(132),
	datad => VCC,
	cin => \EXMEM|data_s[95]~77\,
	combout => \EXMEM|data_s[96]~78_combout\,
	cout => \EXMEM|data_s[96]~79\);

\EXMEM|data_s[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[96]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(96));

\PC|data_s[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[26]~24_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(96)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[26]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[26]~48_combout\,
	datab => \EXMEM|data_s\(96),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[26]~24_combout\);

\PC|data_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[26]~24_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a24~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(26));

\Somador|saida[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[27]~50_combout\ = (\PC|data_s\(27) & (!\Somador|saida[26]~49\)) # (!\PC|data_s\(27) & ((\Somador|saida[26]~49\) # (GND)))
-- \Somador|saida[27]~51\ = CARRY((!\Somador|saida[26]~49\) # (!\PC|data_s\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(27),
	datad => VCC,
	cin => \Somador|saida[26]~49\,
	combout => \Somador|saida[27]~50_combout\,
	cout => \Somador|saida[27]~51\);

\IFID|data_s[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(59));

\IDEX|data_s[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(133));

\EXMEM|data_s[97]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[97]~80_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(133) & (\EXMEM|data_s[96]~79\ & VCC)) # (!\IDEX|data_s\(133) & (!\EXMEM|data_s[96]~79\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(133) & (!\EXMEM|data_s[96]~79\)) # (!\IDEX|data_s\(133) 
-- & ((\EXMEM|data_s[96]~79\) # (GND)))))
-- \EXMEM|data_s[97]~81\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(133) & !\EXMEM|data_s[96]~79\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[96]~79\) # (!\IDEX|data_s\(133)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(133),
	datad => VCC,
	cin => \EXMEM|data_s[96]~79\,
	combout => \EXMEM|data_s[97]~80_combout\,
	cout => \EXMEM|data_s[97]~81\);

\EXMEM|data_s[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[97]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(97));

\PC|data_s[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_s[27]~25_combout\ = (\sel_mux_beq~combout\ & ((\EXMEM|data_s\(97)))) # (!\sel_mux_beq~combout\ & (\Somador|saida[27]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[27]~50_combout\,
	datab => \EXMEM|data_s\(97),
	datad => \sel_mux_beq~combout\,
	combout => \PC|data_s[27]~25_combout\);

\PC|data_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|data_s[27]~25_combout\,
	asdata => \ROM|memROM_rtl_0|auto_generated|ram_block1a25~portadataout\,
	sload => \UC|pontosDeControle[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(27));

\Somador|saida[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[28]~52_combout\ = (\PC|data_s\(28) & (\Somador|saida[27]~51\ $ (GND))) # (!\PC|data_s\(28) & (!\Somador|saida[27]~51\ & VCC))
-- \Somador|saida[28]~53\ = CARRY((\PC|data_s\(28) & !\Somador|saida[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(28),
	datad => VCC,
	cin => \Somador|saida[27]~51\,
	combout => \Somador|saida[28]~52_combout\,
	cout => \Somador|saida[28]~53\);

\IFID|data_s[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(60));

\IDEX|data_s[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(134));

\EXMEM|data_s[98]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[98]~82_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(134) $ (!\EXMEM|data_s[97]~81\)))) # (GND)
-- \EXMEM|data_s[98]~83\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(134)) # (!\EXMEM|data_s[97]~81\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(134) & !\EXMEM|data_s[97]~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(134),
	datad => VCC,
	cin => \EXMEM|data_s[97]~81\,
	combout => \EXMEM|data_s[98]~82_combout\,
	cout => \EXMEM|data_s[98]~83\);

\EXMEM|data_s[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[98]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(98));

\mux_jump|saida[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_jump|saida[28]~1_combout\ = (\sel_mux_beq~combout\ & ((\UC|pontosDeControle[0]~6_combout\ & (\Somador|saida[28]~52_combout\)) # (!\UC|pontosDeControle[0]~6_combout\ & ((\EXMEM|data_s\(98)))))) # (!\sel_mux_beq~combout\ & 
-- (\Somador|saida[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[28]~52_combout\,
	datab => \EXMEM|data_s\(98),
	datac => \sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~6_combout\,
	combout => \mux_jump|saida[28]~1_combout\);

\PC|data_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_jump|saida[28]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(28));

\Somador|saida[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[29]~54_combout\ = (\PC|data_s\(29) & (!\Somador|saida[28]~53\)) # (!\PC|data_s\(29) & ((\Somador|saida[28]~53\) # (GND)))
-- \Somador|saida[29]~55\ = CARRY((!\Somador|saida[28]~53\) # (!\PC|data_s\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(29),
	datad => VCC,
	cin => \Somador|saida[28]~53\,
	combout => \Somador|saida[29]~54_combout\,
	cout => \Somador|saida[29]~55\);

\IFID|data_s[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(61));

\IDEX|data_s[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(135));

\EXMEM|data_s[99]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[99]~84_combout\ = (\IDEX|data_s\(41) & ((\IDEX|data_s\(135) & (\EXMEM|data_s[98]~83\ & VCC)) # (!\IDEX|data_s\(135) & (!\EXMEM|data_s[98]~83\)))) # (!\IDEX|data_s\(41) & ((\IDEX|data_s\(135) & (!\EXMEM|data_s[98]~83\)) # (!\IDEX|data_s\(135) 
-- & ((\EXMEM|data_s[98]~83\) # (GND)))))
-- \EXMEM|data_s[99]~85\ = CARRY((\IDEX|data_s\(41) & (!\IDEX|data_s\(135) & !\EXMEM|data_s[98]~83\)) # (!\IDEX|data_s\(41) & ((!\EXMEM|data_s[98]~83\) # (!\IDEX|data_s\(135)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(135),
	datad => VCC,
	cin => \EXMEM|data_s[98]~83\,
	combout => \EXMEM|data_s[99]~84_combout\,
	cout => \EXMEM|data_s[99]~85\);

\EXMEM|data_s[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[99]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(99));

\mux_jump|saida[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_jump|saida[29]~2_combout\ = (\sel_mux_beq~combout\ & ((\UC|pontosDeControle[0]~6_combout\ & (\Somador|saida[29]~54_combout\)) # (!\UC|pontosDeControle[0]~6_combout\ & ((\EXMEM|data_s\(99)))))) # (!\sel_mux_beq~combout\ & 
-- (\Somador|saida[29]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[29]~54_combout\,
	datab => \EXMEM|data_s\(99),
	datac => \sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~6_combout\,
	combout => \mux_jump|saida[29]~2_combout\);

\PC|data_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_jump|saida[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(29));

\Somador|saida[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[30]~56_combout\ = (\PC|data_s\(30) & (\Somador|saida[29]~55\ $ (GND))) # (!\PC|data_s\(30) & (!\Somador|saida[29]~55\ & VCC))
-- \Somador|saida[30]~57\ = CARRY((\PC|data_s\(30) & !\Somador|saida[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(30),
	datad => VCC,
	cin => \Somador|saida[29]~55\,
	combout => \Somador|saida[30]~56_combout\,
	cout => \Somador|saida[30]~57\);

\IFID|data_s[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(62));

\IDEX|data_s[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(136));

\EXMEM|data_s[100]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[100]~86_combout\ = ((\IDEX|data_s\(41) $ (\IDEX|data_s\(136) $ (!\EXMEM|data_s[99]~85\)))) # (GND)
-- \EXMEM|data_s[100]~87\ = CARRY((\IDEX|data_s\(41) & ((\IDEX|data_s\(136)) # (!\EXMEM|data_s[99]~85\))) # (!\IDEX|data_s\(41) & (\IDEX|data_s\(136) & !\EXMEM|data_s[99]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(136),
	datad => VCC,
	cin => \EXMEM|data_s[99]~85\,
	combout => \EXMEM|data_s[100]~86_combout\,
	cout => \EXMEM|data_s[100]~87\);

\EXMEM|data_s[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[100]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(100));

\mux_jump|saida[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_jump|saida[30]~3_combout\ = (\sel_mux_beq~combout\ & ((\UC|pontosDeControle[0]~6_combout\ & (\Somador|saida[30]~56_combout\)) # (!\UC|pontosDeControle[0]~6_combout\ & ((\EXMEM|data_s\(100)))))) # (!\sel_mux_beq~combout\ & 
-- (\Somador|saida[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[30]~56_combout\,
	datab => \EXMEM|data_s\(100),
	datac => \sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~6_combout\,
	combout => \mux_jump|saida[30]~3_combout\);

\PC|data_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_jump|saida[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(30));

\Somador|saida[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|saida[31]~58_combout\ = \PC|data_s\(31) $ (\Somador|saida[30]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_s\(31),
	cin => \Somador|saida[30]~57\,
	combout => \Somador|saida[31]~58_combout\);

\IFID|data_s[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Somador|saida[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFID|data_s\(63));

\IDEX|data_s[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \IFID|data_s\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IDEX|data_s\(137));

\EXMEM|data_s[101]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXMEM|data_s[101]~88_combout\ = \IDEX|data_s\(41) $ (\IDEX|data_s\(137) $ (\EXMEM|data_s[100]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IDEX|data_s\(41),
	datab => \IDEX|data_s\(137),
	cin => \EXMEM|data_s[100]~87\,
	combout => \EXMEM|data_s[101]~88_combout\);

\EXMEM|data_s[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \EXMEM|data_s[101]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EXMEM|data_s\(101));

\mux_jump|saida[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_jump|saida[31]~4_combout\ = (\sel_mux_beq~combout\ & ((\UC|pontosDeControle[0]~6_combout\ & (\Somador|saida[31]~58_combout\)) # (!\UC|pontosDeControle[0]~6_combout\ & ((\EXMEM|data_s\(101)))))) # (!\sel_mux_beq~combout\ & 
-- (\Somador|saida[31]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|saida[31]~58_combout\,
	datab => \EXMEM|data_s\(101),
	datac => \sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~6_combout\,
	combout => \mux_jump|saida[31]~4_combout\);

\PC|data_s[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux_jump|saida[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_s\(31));

ww_instrucao(0) <= \instrucao[0]~output_o\;

ww_instrucao(1) <= \instrucao[1]~output_o\;

ww_instrucao(2) <= \instrucao[2]~output_o\;

ww_instrucao(3) <= \instrucao[3]~output_o\;

ww_instrucao(4) <= \instrucao[4]~output_o\;

ww_instrucao(5) <= \instrucao[5]~output_o\;

ww_instrucao(6) <= \instrucao[6]~output_o\;

ww_instrucao(7) <= \instrucao[7]~output_o\;

ww_instrucao(8) <= \instrucao[8]~output_o\;

ww_instrucao(9) <= \instrucao[9]~output_o\;

ww_instrucao(10) <= \instrucao[10]~output_o\;

ww_instrucao(11) <= \instrucao[11]~output_o\;

ww_instrucao(12) <= \instrucao[12]~output_o\;

ww_instrucao(13) <= \instrucao[13]~output_o\;

ww_instrucao(14) <= \instrucao[14]~output_o\;

ww_instrucao(15) <= \instrucao[15]~output_o\;

ww_instrucao(16) <= \instrucao[16]~output_o\;

ww_instrucao(17) <= \instrucao[17]~output_o\;

ww_instrucao(18) <= \instrucao[18]~output_o\;

ww_instrucao(19) <= \instrucao[19]~output_o\;

ww_instrucao(20) <= \instrucao[20]~output_o\;

ww_instrucao(21) <= \instrucao[21]~output_o\;

ww_instrucao(22) <= \instrucao[22]~output_o\;

ww_instrucao(23) <= \instrucao[23]~output_o\;

ww_instrucao(24) <= \instrucao[24]~output_o\;

ww_instrucao(25) <= \instrucao[25]~output_o\;

ww_instrucao(26) <= \instrucao[26]~output_o\;

ww_instrucao(27) <= \instrucao[27]~output_o\;

ww_instrucao(28) <= \instrucao[28]~output_o\;

ww_instrucao(29) <= \instrucao[29]~output_o\;

ww_instrucao(30) <= \instrucao[30]~output_o\;

ww_instrucao(31) <= \instrucao[31]~output_o\;

ww_out_ula(0) <= \out_ula[0]~output_o\;

ww_out_ula(1) <= \out_ula[1]~output_o\;

ww_out_ula(2) <= \out_ula[2]~output_o\;

ww_out_ula(3) <= \out_ula[3]~output_o\;

ww_out_ula(4) <= \out_ula[4]~output_o\;

ww_out_ula(5) <= \out_ula[5]~output_o\;

ww_out_ula(6) <= \out_ula[6]~output_o\;

ww_out_ula(7) <= \out_ula[7]~output_o\;

ww_out_ula(8) <= \out_ula[8]~output_o\;

ww_out_ula(9) <= \out_ula[9]~output_o\;

ww_out_ula(10) <= \out_ula[10]~output_o\;

ww_out_ula(11) <= \out_ula[11]~output_o\;

ww_out_ula(12) <= \out_ula[12]~output_o\;

ww_out_ula(13) <= \out_ula[13]~output_o\;

ww_out_ula(14) <= \out_ula[14]~output_o\;

ww_out_ula(15) <= \out_ula[15]~output_o\;

ww_out_ula(16) <= \out_ula[16]~output_o\;

ww_out_ula(17) <= \out_ula[17]~output_o\;

ww_out_ula(18) <= \out_ula[18]~output_o\;

ww_out_ula(19) <= \out_ula[19]~output_o\;

ww_out_ula(20) <= \out_ula[20]~output_o\;

ww_out_ula(21) <= \out_ula[21]~output_o\;

ww_out_ula(22) <= \out_ula[22]~output_o\;

ww_out_ula(23) <= \out_ula[23]~output_o\;

ww_out_ula(24) <= \out_ula[24]~output_o\;

ww_out_ula(25) <= \out_ula[25]~output_o\;

ww_out_ula(26) <= \out_ula[26]~output_o\;

ww_out_ula(27) <= \out_ula[27]~output_o\;

ww_out_ula(28) <= \out_ula[28]~output_o\;

ww_out_ula(29) <= \out_ula[29]~output_o\;

ww_out_ula(30) <= \out_ula[30]~output_o\;

ww_out_ula(31) <= \out_ula[31]~output_o\;

ww_out_entradaAula(0) <= \out_entradaAula[0]~output_o\;

ww_out_entradaAula(1) <= \out_entradaAula[1]~output_o\;

ww_out_entradaAula(2) <= \out_entradaAula[2]~output_o\;

ww_out_entradaAula(3) <= \out_entradaAula[3]~output_o\;

ww_out_entradaAula(4) <= \out_entradaAula[4]~output_o\;

ww_out_entradaAula(5) <= \out_entradaAula[5]~output_o\;

ww_out_entradaAula(6) <= \out_entradaAula[6]~output_o\;

ww_out_entradaAula(7) <= \out_entradaAula[7]~output_o\;

ww_out_entradaAula(8) <= \out_entradaAula[8]~output_o\;

ww_out_entradaAula(9) <= \out_entradaAula[9]~output_o\;

ww_out_entradaAula(10) <= \out_entradaAula[10]~output_o\;

ww_out_entradaAula(11) <= \out_entradaAula[11]~output_o\;

ww_out_entradaAula(12) <= \out_entradaAula[12]~output_o\;

ww_out_entradaAula(13) <= \out_entradaAula[13]~output_o\;

ww_out_entradaAula(14) <= \out_entradaAula[14]~output_o\;

ww_out_entradaAula(15) <= \out_entradaAula[15]~output_o\;

ww_out_entradaAula(16) <= \out_entradaAula[16]~output_o\;

ww_out_entradaAula(17) <= \out_entradaAula[17]~output_o\;

ww_out_entradaAula(18) <= \out_entradaAula[18]~output_o\;

ww_out_entradaAula(19) <= \out_entradaAula[19]~output_o\;

ww_out_entradaAula(20) <= \out_entradaAula[20]~output_o\;

ww_out_entradaAula(21) <= \out_entradaAula[21]~output_o\;

ww_out_entradaAula(22) <= \out_entradaAula[22]~output_o\;

ww_out_entradaAula(23) <= \out_entradaAula[23]~output_o\;

ww_out_entradaAula(24) <= \out_entradaAula[24]~output_o\;

ww_out_entradaAula(25) <= \out_entradaAula[25]~output_o\;

ww_out_entradaAula(26) <= \out_entradaAula[26]~output_o\;

ww_out_entradaAula(27) <= \out_entradaAula[27]~output_o\;

ww_out_entradaAula(28) <= \out_entradaAula[28]~output_o\;

ww_out_entradaAula(29) <= \out_entradaAula[29]~output_o\;

ww_out_entradaAula(30) <= \out_entradaAula[30]~output_o\;

ww_out_entradaAula(31) <= \out_entradaAula[31]~output_o\;

ww_out_entradaBula(0) <= \out_entradaBula[0]~output_o\;

ww_out_entradaBula(1) <= \out_entradaBula[1]~output_o\;

ww_out_entradaBula(2) <= \out_entradaBula[2]~output_o\;

ww_out_entradaBula(3) <= \out_entradaBula[3]~output_o\;

ww_out_entradaBula(4) <= \out_entradaBula[4]~output_o\;

ww_out_entradaBula(5) <= \out_entradaBula[5]~output_o\;

ww_out_entradaBula(6) <= \out_entradaBula[6]~output_o\;

ww_out_entradaBula(7) <= \out_entradaBula[7]~output_o\;

ww_out_entradaBula(8) <= \out_entradaBula[8]~output_o\;

ww_out_entradaBula(9) <= \out_entradaBula[9]~output_o\;

ww_out_entradaBula(10) <= \out_entradaBula[10]~output_o\;

ww_out_entradaBula(11) <= \out_entradaBula[11]~output_o\;

ww_out_entradaBula(12) <= \out_entradaBula[12]~output_o\;

ww_out_entradaBula(13) <= \out_entradaBula[13]~output_o\;

ww_out_entradaBula(14) <= \out_entradaBula[14]~output_o\;

ww_out_entradaBula(15) <= \out_entradaBula[15]~output_o\;

ww_out_entradaBula(16) <= \out_entradaBula[16]~output_o\;

ww_out_entradaBula(17) <= \out_entradaBula[17]~output_o\;

ww_out_entradaBula(18) <= \out_entradaBula[18]~output_o\;

ww_out_entradaBula(19) <= \out_entradaBula[19]~output_o\;

ww_out_entradaBula(20) <= \out_entradaBula[20]~output_o\;

ww_out_entradaBula(21) <= \out_entradaBula[21]~output_o\;

ww_out_entradaBula(22) <= \out_entradaBula[22]~output_o\;

ww_out_entradaBula(23) <= \out_entradaBula[23]~output_o\;

ww_out_entradaBula(24) <= \out_entradaBula[24]~output_o\;

ww_out_entradaBula(25) <= \out_entradaBula[25]~output_o\;

ww_out_entradaBula(26) <= \out_entradaBula[26]~output_o\;

ww_out_entradaBula(27) <= \out_entradaBula[27]~output_o\;

ww_out_entradaBula(28) <= \out_entradaBula[28]~output_o\;

ww_out_entradaBula(29) <= \out_entradaBula[29]~output_o\;

ww_out_entradaBula(30) <= \out_entradaBula[30]~output_o\;

ww_out_entradaBula(31) <= \out_entradaBula[31]~output_o\;

ww_out_ULAop(0) <= \out_ULAop[0]~output_o\;

ww_out_ULAop(1) <= \out_ULAop[1]~output_o\;

ww_out_ULAop(2) <= \out_ULAop[2]~output_o\;

ww_out_selecionaULA(0) <= \out_selecionaULA[0]~output_o\;

ww_out_selecionaULA(1) <= \out_selecionaULA[1]~output_o\;

ww_out_selecionaULA(2) <= \out_selecionaULA[2]~output_o\;

ww_out_selecionaULA(3) <= \out_selecionaULA[3]~output_o\;

ww_out_pc(0) <= \out_pc[0]~output_o\;

ww_out_pc(1) <= \out_pc[1]~output_o\;

ww_out_pc(2) <= \out_pc[2]~output_o\;

ww_out_pc(3) <= \out_pc[3]~output_o\;

ww_out_pc(4) <= \out_pc[4]~output_o\;

ww_out_pc(5) <= \out_pc[5]~output_o\;

ww_out_pc(6) <= \out_pc[6]~output_o\;

ww_out_pc(7) <= \out_pc[7]~output_o\;

ww_out_pc(8) <= \out_pc[8]~output_o\;

ww_out_pc(9) <= \out_pc[9]~output_o\;

ww_out_pc(10) <= \out_pc[10]~output_o\;

ww_out_pc(11) <= \out_pc[11]~output_o\;

ww_out_pc(12) <= \out_pc[12]~output_o\;

ww_out_pc(13) <= \out_pc[13]~output_o\;

ww_out_pc(14) <= \out_pc[14]~output_o\;

ww_out_pc(15) <= \out_pc[15]~output_o\;

ww_out_pc(16) <= \out_pc[16]~output_o\;

ww_out_pc(17) <= \out_pc[17]~output_o\;

ww_out_pc(18) <= \out_pc[18]~output_o\;

ww_out_pc(19) <= \out_pc[19]~output_o\;

ww_out_pc(20) <= \out_pc[20]~output_o\;

ww_out_pc(21) <= \out_pc[21]~output_o\;

ww_out_pc(22) <= \out_pc[22]~output_o\;

ww_out_pc(23) <= \out_pc[23]~output_o\;

ww_out_pc(24) <= \out_pc[24]~output_o\;

ww_out_pc(25) <= \out_pc[25]~output_o\;

ww_out_pc(26) <= \out_pc[26]~output_o\;

ww_out_pc(27) <= \out_pc[27]~output_o\;

ww_out_pc(28) <= \out_pc[28]~output_o\;

ww_out_pc(29) <= \out_pc[29]~output_o\;

ww_out_pc(30) <= \out_pc[30]~output_o\;

ww_out_pc(31) <= \out_pc[31]~output_o\;

ww_out_MEMWB_mem(0) <= \out_MEMWB_mem[0]~output_o\;

ww_out_MEMWB_mem(1) <= \out_MEMWB_mem[1]~output_o\;

ww_out_MEMWB_mem(2) <= \out_MEMWB_mem[2]~output_o\;

ww_out_MEMWB_mem(3) <= \out_MEMWB_mem[3]~output_o\;

ww_out_MEMWB_mem(4) <= \out_MEMWB_mem[4]~output_o\;

ww_out_MEMWB_mem(5) <= \out_MEMWB_mem[5]~output_o\;

ww_out_MEMWB_mem(6) <= \out_MEMWB_mem[6]~output_o\;

ww_out_MEMWB_mem(7) <= \out_MEMWB_mem[7]~output_o\;

ww_out_MEMWB_mem(8) <= \out_MEMWB_mem[8]~output_o\;

ww_out_MEMWB_mem(9) <= \out_MEMWB_mem[9]~output_o\;

ww_out_MEMWB_mem(10) <= \out_MEMWB_mem[10]~output_o\;

ww_out_MEMWB_mem(11) <= \out_MEMWB_mem[11]~output_o\;

ww_out_MEMWB_mem(12) <= \out_MEMWB_mem[12]~output_o\;

ww_out_MEMWB_mem(13) <= \out_MEMWB_mem[13]~output_o\;

ww_out_MEMWB_mem(14) <= \out_MEMWB_mem[14]~output_o\;

ww_out_MEMWB_mem(15) <= \out_MEMWB_mem[15]~output_o\;

ww_out_MEMWB_mem(16) <= \out_MEMWB_mem[16]~output_o\;

ww_out_MEMWB_mem(17) <= \out_MEMWB_mem[17]~output_o\;

ww_out_MEMWB_mem(18) <= \out_MEMWB_mem[18]~output_o\;

ww_out_MEMWB_mem(19) <= \out_MEMWB_mem[19]~output_o\;

ww_out_MEMWB_mem(20) <= \out_MEMWB_mem[20]~output_o\;

ww_out_MEMWB_mem(21) <= \out_MEMWB_mem[21]~output_o\;

ww_out_MEMWB_mem(22) <= \out_MEMWB_mem[22]~output_o\;

ww_out_MEMWB_mem(23) <= \out_MEMWB_mem[23]~output_o\;

ww_out_MEMWB_mem(24) <= \out_MEMWB_mem[24]~output_o\;

ww_out_MEMWB_mem(25) <= \out_MEMWB_mem[25]~output_o\;

ww_out_MEMWB_mem(26) <= \out_MEMWB_mem[26]~output_o\;

ww_out_MEMWB_mem(27) <= \out_MEMWB_mem[27]~output_o\;

ww_out_MEMWB_mem(28) <= \out_MEMWB_mem[28]~output_o\;

ww_out_MEMWB_mem(29) <= \out_MEMWB_mem[29]~output_o\;

ww_out_MEMWB_mem(30) <= \out_MEMWB_mem[30]~output_o\;

ww_out_MEMWB_mem(31) <= \out_MEMWB_mem[31]~output_o\;

ww_out_MEMWB_ula(0) <= \out_MEMWB_ula[0]~output_o\;

ww_out_MEMWB_ula(1) <= \out_MEMWB_ula[1]~output_o\;

ww_out_MEMWB_ula(2) <= \out_MEMWB_ula[2]~output_o\;

ww_out_MEMWB_ula(3) <= \out_MEMWB_ula[3]~output_o\;

ww_out_MEMWB_ula(4) <= \out_MEMWB_ula[4]~output_o\;

ww_out_MEMWB_ula(5) <= \out_MEMWB_ula[5]~output_o\;

ww_out_MEMWB_ula(6) <= \out_MEMWB_ula[6]~output_o\;

ww_out_MEMWB_ula(7) <= \out_MEMWB_ula[7]~output_o\;

ww_out_MEMWB_ula(8) <= \out_MEMWB_ula[8]~output_o\;

ww_out_MEMWB_ula(9) <= \out_MEMWB_ula[9]~output_o\;

ww_out_MEMWB_ula(10) <= \out_MEMWB_ula[10]~output_o\;

ww_out_MEMWB_ula(11) <= \out_MEMWB_ula[11]~output_o\;

ww_out_MEMWB_ula(12) <= \out_MEMWB_ula[12]~output_o\;

ww_out_MEMWB_ula(13) <= \out_MEMWB_ula[13]~output_o\;

ww_out_MEMWB_ula(14) <= \out_MEMWB_ula[14]~output_o\;

ww_out_MEMWB_ula(15) <= \out_MEMWB_ula[15]~output_o\;

ww_out_MEMWB_ula(16) <= \out_MEMWB_ula[16]~output_o\;

ww_out_MEMWB_ula(17) <= \out_MEMWB_ula[17]~output_o\;

ww_out_MEMWB_ula(18) <= \out_MEMWB_ula[18]~output_o\;

ww_out_MEMWB_ula(19) <= \out_MEMWB_ula[19]~output_o\;

ww_out_MEMWB_ula(20) <= \out_MEMWB_ula[20]~output_o\;

ww_out_MEMWB_ula(21) <= \out_MEMWB_ula[21]~output_o\;

ww_out_MEMWB_ula(22) <= \out_MEMWB_ula[22]~output_o\;

ww_out_MEMWB_ula(23) <= \out_MEMWB_ula[23]~output_o\;

ww_out_MEMWB_ula(24) <= \out_MEMWB_ula[24]~output_o\;

ww_out_MEMWB_ula(25) <= \out_MEMWB_ula[25]~output_o\;

ww_out_MEMWB_ula(26) <= \out_MEMWB_ula[26]~output_o\;

ww_out_MEMWB_ula(27) <= \out_MEMWB_ula[27]~output_o\;

ww_out_MEMWB_ula(28) <= \out_MEMWB_ula[28]~output_o\;

ww_out_MEMWB_ula(29) <= \out_MEMWB_ula[29]~output_o\;

ww_out_MEMWB_ula(30) <= \out_MEMWB_ula[30]~output_o\;

ww_out_MEMWB_ula(31) <= \out_MEMWB_ula[31]~output_o\;

ww_out_select_mem_ula <= \out_select_mem_ula~output_o\;

ww_out_WB_escreve_rc <= \out_WB_escreve_rc~output_o\;

ww_out_enderecoEscrita(0) <= \out_enderecoEscrita[0]~output_o\;

ww_out_enderecoEscrita(1) <= \out_enderecoEscrita[1]~output_o\;

ww_out_enderecoEscrita(2) <= \out_enderecoEscrita[2]~output_o\;

ww_out_enderecoEscrita(3) <= \out_enderecoEscrita[3]~output_o\;

ww_out_enderecoEscrita(4) <= \out_enderecoEscrita[4]~output_o\;

ww_out_sel_mux_beq <= \out_sel_mux_beq~output_o\;

ww_M_sel_beq_WF <= \M_sel_beq_WF~output_o\;

ww_EXMEM_Z_out_WF <= \EXMEM_Z_out_WF~output_o\;

ww_out_sel_mux_jump <= \out_sel_mux_jump~output_o\;
END structure;


