{
    "DESIGN_NAME": "tt_um_sid",
    "VERILOG_FILES": [
        "dir::src/tt_um_sid.v",
        "dir::src/spi_regs.v",
        "dir::src/sid_voice.v",
        "dir::src/sid_asdr_generator.v",
        "dir::src/delta_sigma_dac.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 202.08 154.98",
    "FP_CORE_UTIL": 95,
    "PL_TARGET_DENSITY_PCT": 95,

    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.0,
    "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.01,

    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6,

    "FP_PDN_MULTILAYER": false,
    "RT_MAX_LAYER": "TopMetal2",

    "GRT_ALLOW_CONGESTION": true,
    "FP_IO_HLENGTH": 2,
    "FP_IO_VLENGTH": 2,

    "RUN_CTS": true,
    "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": false,

    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false,
    "MAGIC_DEF_LABELS": false,
    "MAGIC_WRITE_LEF_PINONLY": true,

    "RUN_HEURISTIC_DIODE_INSERTION": false
}
