// Seed: 2236527539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  always #1
    #id_1 begin : LABEL_0
      if (1) begin : LABEL_0
        id_1 = 1'b0;
      end
    end
  assign id_1 = 1;
  uwire id_2 = id_1 ==? id_1;
  initial id_1 = id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
