# 5-Stage-RISC-V-Pipelined-Processor-With-Control
A 5-stage pipelined RISC-V processor designed and implemented in Verilog, featuring RTL diagrams, instruction memory handling, and detailed simulation results across all pipeline stages.
