INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section1_tb
