{
  "cells": [
    {
      "attachments": {},
      "cell_type": "markdown",
      "metadata": {
        "id": "mOB_b_gqyE-R"
      },
      "source": [
        "# AD9081 + ZCU102 Example Configuration [![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/analogdevicesinc/pyadi-jif/blob/main/examples/ad9081_rxtx_example.ipynb)\n",
        "\n",
        "\n",
        "\n",
        "\n",
        "This example walks through the process of creating a valid configuration for the AD9081 FMC card and ZCU102 FPGA development kit. It leverages the tools pyadi-jif to create configurations and pyadi-dt to generate template devicetrees."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 1,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "3YWEOovWRAE5",
        "outputId": "0cb168af-d61f-4614-e699-e8062d247e7c"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "\u001b[33mWARNING: cplex 22.1.1.0 does not provide the extra 'cplex'\u001b[0m\u001b[33m\n",
            "\u001b[0m\u001b[33mWARNING: docplex 2.25.236 does not provide the extra 'cplex'\u001b[0m\u001b[33m\n",
            "\u001b[0m"
          ]
        }
      ],
      "source": [
        "# Install dependencies\n",
        "#!pip install --index-url https://test.pypi.org/simple/ pyadi-jif[cplex] > /dev/null"
      ]
    },
    {
      "attachments": {},
      "cell_type": "markdown",
      "metadata": {
        "id": "rHDY3HG6yBiS"
      },
      "source": []
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "sy3qUgOtRZZY",
        "outputId": "422ac9e2-cb1c-490b-81c4-f0c28af584b1"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "DAC Late rate: 12000000000.0\n",
            "ADC Late rate: 12000000000.0\n",
            "{'clock': {'n2': 24,\n",
            "           'out_dividers': [5, 2048, 2048, 32, 8, 32, 8],\n",
            "           'output_clocks': {'AD9081_ref_clk': {'divider': 5,\n",
            "                                                'rate': 480000000.0},\n",
            "                             'adc_fpga_link_out_clk': {'divider': 8,\n",
            "                                                       'rate': 300000000.0},\n",
            "                             'adc_fpga_ref_clk': {'divider': 32,\n",
            "                                                  'rate': 75000000.0},\n",
            "                             'adc_sysref': {'divider': 2048, 'rate': 1171875.0},\n",
            "                             'dac_fpga_link_out_clk': {'divider': 8,\n",
            "                                                       'rate': 300000000.0},\n",
            "                             'dac_fpga_ref_clk': {'divider': 32,\n",
            "                                                  'rate': 75000000.0},\n",
            "                             'dac_sysref': {'divider': 2048,\n",
            "                                            'rate': 1171875.0}},\n",
            "           'r2': 1,\n",
            "           'vco': 2400000000.0,\n",
            "           'vcxo': 100000000.0,\n",
            "           'vcxo_doubler': 1},\n",
            " 'converter': {'clocking_option': 'integrated_pll',\n",
            "               'pll_config': {'d': 1,\n",
            "                              'm_vco': 5,\n",
            "                              'n_vco': 3,\n",
            "                              'r': 1,\n",
            "                              'serdes_pll_div': 1}},\n",
            " 'datapath_adc': {'cddc': {'decimations': [6, 6, 6, 6],\n",
            "                           'enabled': [True, True, True, True],\n",
            "                           'nco_frequencies': [0, 0, 0, 0],\n",
            "                           'nco_phases': [0, 0, 0, 0]},\n",
            "                  'fddc': {'decimations': [1, 1, 1, 1, 1, 1, 1, 1],\n",
            "                           'enabled': [False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False],\n",
            "                           'nco_frequencies': [0, 0, 0, 0, 0, 0, 0, 0],\n",
            "                           'nco_phases': [0, 0, 0, 0, 0, 0, 0, 0],\n",
            "                           'source': [1, 1, 2, 2, 3, 3, 4, 4]}},\n",
            " 'datapath_dac': {'cduc': {'enabled': [True, True, True, True],\n",
            "                           'interpolation': 12,\n",
            "                           'nco_frequencies': [0, 0, 0, 0],\n",
            "                           'nco_phases': [0, 0, 0, 0],\n",
            "                           'sources': [[1], [1], [3], [3]]},\n",
            "                  'fduc': {'enabled': [False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False,\n",
            "                                       False],\n",
            "                           'interpolation': 1,\n",
            "                           'nco_frequencies': [0, 0, 0, 0, 0, 0, 0, 0],\n",
            "                           'nco_phases': [0, 0, 0, 0, 0, 0, 0, 0]}},\n",
            " 'fpga_adc': {'band': 0,\n",
            "              'd': 1,\n",
            "              'm': 1,\n",
            "              'n': 160,\n",
            "              'out_clk_select': 'XCVR_PROGDIV_CLK',\n",
            "              'progdiv': 40.0,\n",
            "              'qty4_full_rate_enabled': 1,\n",
            "              'separate_device_clock_required': True,\n",
            "              'sys_clk_select': 'XCVR_QPLL0',\n",
            "              'type': 'qpll',\n",
            "              'vco': 12000000000.0},\n",
            " 'fpga_dac': {'band': 0,\n",
            "              'd': 1,\n",
            "              'm': 1,\n",
            "              'n': 160,\n",
            "              'out_clk_select': 'XCVR_PROGDIV_CLK',\n",
            "              'progdiv': 40.0,\n",
            "              'qty4_full_rate_enabled': 1,\n",
            "              'separate_device_clock_required': True,\n",
            "              'sys_clk_select': 'XCVR_QPLL0',\n",
            "              'type': 'qpll',\n",
            "              'vco': 12000000000.0},\n",
            " 'jesd_adc': {'CS': 0,\n",
            "              'F': 2,\n",
            "              'HD': 0,\n",
            "              'K': 32,\n",
            "              'L': 4,\n",
            "              'M': 4,\n",
            "              'Np': 16,\n",
            "              'S': 1,\n",
            "              'bit_clock': 12000000000.0,\n",
            "              'converter_clock': 3600000000.0,\n",
            "              'jesd_class': 'jesd204b',\n",
            "              'jesd_mode': '11.0',\n",
            "              'multiframe_clock': 18750000.0,\n",
            "              'sample_clock': 600000000.0},\n",
            " 'jesd_dac': {'CS': 0,\n",
            "              'F': 2,\n",
            "              'HD': 0,\n",
            "              'K': 32,\n",
            "              'L': 4,\n",
            "              'M': 4,\n",
            "              'Np': 16,\n",
            "              'S': 1,\n",
            "              'bit_clock': 12000000000.0,\n",
            "              'converter_clock': 7200000000.0,\n",
            "              'jesd_class': 'jesd204b',\n",
            "              'jesd_mode': '10',\n",
            "              'multiframe_clock': 18750000.0,\n",
            "              'sample_clock': 600000000.0}}\n"
          ]
        }
      ],
      "source": [
        "# Determine AD9081+ZCU102 Configuration For RX and TX contrained together\n",
        "\n",
        "import adijif\n",
        "from pprint import pprint\n",
        "\n",
        "vcxo = 100e6\n",
        "\n",
        "sys = adijif.system(\"ad9081\", \"hmc7044\", \"xilinx\", vcxo, solver=\"CPLEX\")\n",
        "sys.fpga.setup_by_dev_kit_name(\"zcu102\")\n",
        "\n",
        "\n",
        "# Find matching JESD204 params\n",
        "params = {'L': 4, 'M': 4, 'F': 2, 'jesd_class': 'jesd204b'}\n",
        "rx_mode = adijif.utils.get_jesd_mode_from_params(sys.converter.adc, **params)\n",
        "tx_mode = adijif.utils.get_jesd_mode_from_params(sys.converter.dac, **params)\n",
        "\n",
        "sys.converter.dac.set_quick_configuration_mode(tx_mode[0]['mode'], \"jesd204b\")\n",
        "sys.converter.adc.set_quick_configuration_mode(rx_mode[0]['mode'], \"jesd204b\")\n",
        "sys.converter.clocking_option = \"integrated_pll\"\n",
        "sys.converter.dac.sample_clock = int(7.2e9) / (12 * 1)\n",
        "sys.converter.adc.sample_clock = int(3.6e9) / (6 * 1)\n",
        "\n",
        "# Datapath settings\n",
        "sys.converter.dac.datapath.cduc_interpolation = 12\n",
        "sys.converter.adc.datapath.cddc_enabled = [False, False, False, False]\n",
        "sys.converter.adc.datapath.cddc_decimations = [6, 6, 6, 6]\n",
        "sys.converter.adc.datapath.cddc_enabled = [True, True, True, True]\n",
        "\n",
        "# The HDL design wants a core clock and not a device (frame) clock\n",
        "sys.fpga.requires_core_clock_from_device_clock = True\n",
        "sys.fpga.force_qpll = {\n",
        "    sys.converter.adc: True,\n",
        "    sys.converter.dac: True,\n",
        "}\n",
        "\n",
        "print(f'DAC Late rate: {sys.converter.dac.bit_clock}')\n",
        "print(f'ADC Late rate: {sys.converter.adc.bit_clock}')\n",
        "\n",
        "cfg = sys.solve()\n",
        "assert cfg\n",
        "pprint(cfg)\n",
        "\n"
      ]
    },
    {
      "attachments": {},
      "cell_type": "markdown",
      "metadata": {
        "id": "CAIMHQePgaUN"
      },
      "source": [
        "# Build HDL\n",
        "\n",
        "Generate necessary make command for the HDL reference design with the required parameters"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 5,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "oD3RAZ3AW6J_",
        "outputId": "add5c137-bb71-43fd-c3d9-2a63bc290577"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "make JESD_MODE=8B10B RX_LANE_RATE=12 RX_JESD_L=4 RX_JESD_M=4 RX_JESD_S=1 TX_LANE_RATE=12 TX_JESD_L=4 TX_JESD_M=4 TX_JESD_S=1\n"
          ]
        }
      ],
      "source": [
        "tx = sys.converter.dac\n",
        "rx = sys.converter.adc\n",
        "\n",
        "# Create make command for JESD\n",
        "def add_params(rtx, RT):\n",
        "  return f\"{RT}X_LANE_RATE={int(rtx.bit_clock/1e9)} {RT}X_JESD_L={rtx.L} {RT}X_JESD_M={rtx.M} {RT}X_JESD_S={rtx.S}\"\n",
        "make_cmd = f\"make JESD_MODE={rx.encoding.upper()} \"\n",
        "make_cmd += add_params(rx, \"R\")+\" \"\n",
        "make_cmd += add_params(tx, \"T\")\n",
        "print(make_cmd)"
      ]
    },
    {
      "attachments": {},
      "cell_type": "markdown",
      "metadata": {
        "id": "OPUGzXRAjvox"
      },
      "source": [
        "# Create Updated node for AD9081, FPGA, and Clocks\n",
        "\n",
        "Leverage pyadi-dt to translate configuration to example devicetree.\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 3,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Vnf9aB2Vkp0C",
        "outputId": "f99d1218-3057-4185-e0b1-5f41420c399d"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "  Running command git clone --filter=blob:none --quiet https://github.com/analogdevicesinc/pyadi-dt.git /tmp/pip-req-build-nnkwzg3b\n",
            "\u001b[31mERROR: pip's dependency resolver does not currently take into account all the packages that are installed. This behaviour is the source of the following dependency conflicts.\n",
            "ipython 7.34.0 requires jedi>=0.16, which is not installed.\n",
            "tensorflow 2.12.0 requires numpy<1.24,>=1.22, but you have numpy 1.24.2 which is incompatible.\n",
            "numba 0.56.4 requires numpy<1.24,>=1.18, but you have numpy 1.24.2 which is incompatible.\u001b[0m\u001b[31m\n",
            "\u001b[0m"
          ]
        }
      ],
      "source": [
        "#!pip install --force-reinstall --no-cache-dir git+https://github.com/analogdevicesinc/pyadi-dt.git  > /dev/null"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "VdLVDMCAkv1g",
        "outputId": "7bcb1b72-0f23-4c58-beac-69a393d12a12"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "// SPDX-License-Identifier: GPL-2.0\n",
            "// AUTOGENERATED BY PYADI-DT <date>\n",
            "/*\n",
            " * Analog Devices AD9081-FMC-EBZ\n",
            " * https://wiki.analog.com/resources/eval/user-guides/quadmxfe/quick-start\n",
            " * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081\n",
            " *\n",
            " * hdl_project: <ad9081_fmca_ebz/zcu102>\n",
            " * board_revision: <>\n",
            " *\n",
            " * Copyright (C) 2021 Analog Devices Inc.\n",
            " */\n",
            "\n",
            "#include \"zynqmp-zcu102-rev10-ad9081.dts\"\n",
            "\n",
            "#define CDDC_I 0\n",
            "#define CDDC_Q 1\n",
            "\n",
            "&axi_ad9081_rx_jesd {\n",
            "\tclocks = <&zynqmp_clk 71>, <&hmc7044 10>, <&axi_ad9081_adxcvr_rx 1>, <&axi_ad9081_adxcvr_rx 0>;\n",
            "\tclock-names = \"s_axi_aclk\", \"device_clk\", \"link_clk\", \"lane_clk\";\n",
            "};\n",
            "\n",
            "&axi_ad9081_tx_jesd {\n",
            "\tclocks = <&zynqmp_clk 71>, <&hmc7044 6>, <&axi_ad9081_adxcvr_tx 1>, <&axi_ad9081_adxcvr_tx 0>;\n",
            "\tclock-names = \"s_axi_aclk\", \"device_clk\", \"link_clk\", \"lane_clk\";\n",
            "};\n",
            "\n",
            "&axi_ad9081_adxcvr_rx {\n",
            "\tadi,sys-clk-select = <XCVR_QPLL0>;\n",
            "\tadi,out-clk-select = <XCVR_PROGDIV_CLK>;\n",
            "};\n",
            "\n",
            "&axi_ad9081_adxcvr_tx {\n",
            "\tadi,sys-clk-select = <XCVR_QPLL0>;\n",
            "\tadi,out-clk-select = <XCVR_PROGDIV_CLK>;\n",
            "};\n",
            "\n",
            "//\t\t&axi_ad9081_adxcvr_tx: axi-adxcvr-tx {\n",
            "//\t\t\tadi,sys-clk-select = <XCVR_QPLL>;\n",
            "//\t\t\tadi,out-clk-select = <XCVR_REFCLK_DIV2>;\n",
            "//\t\t};\n",
            "//\t\t&axi_ad9081_adxcvr_tx: axi-adxcvr-tx@84b60000 {\n",
            "//\t\t\tadi,sys-clk-select = <XCVR_QPLL0>;\n",
            "//\t\t\tadi,out-clk-select = <XCVR_PROGDIV_CLK>;\n",
            "//\t\t};\n",
            "\n",
            "&spi1 {\n",
            "\tstatus = \"okay\";\n",
            "\n",
            "\thmc7044: hmc7044@0 {\n",
            "\t\t#address-cells = <1>;\n",
            "\t\t#size-cells = <0>;\n",
            "\t\t#clock-cells = <1>;\n",
            "\t\tcompatible = \"adi,hmc7044\";\n",
            "\t\treg = <0>;\n",
            "\t\tspi-max-frequency = <1000000>;\n",
            "\n",
            "\t\tjesd204-device;\n",
            "\t\t#jesd204-cells = <2>;\n",
            "\t\tjesd204-sysref-provider;\n",
            "\n",
            "\t\tadi,jesd204-max-sysref-frequency-hz = <2000000>; /* 2 MHz */\n",
            "\n",
            "\t\t/*\n",
            "\t\t * There are different versions of the AD9081-FMCA-EBZ & AD9082-FMCA-EBZ\n",
            "\t\t * VCXO = 122.880 MHz, XO = 122.880MHz (AD9081-FMC-EBZ & AD9082-FMC-EBZ)\n",
            "\t\t * VCXO = 100.000 MHz, XO = 100.000MHz (AD9081-FMC-EBZ-A2 & AD9082-FMC-EBZ-A2)\n",
            "\t\t * To determine which board is which, read the freqency printed on the VCXO\n",
            "\t\t * or use the fru-dump utility:\n",
            "\t\t * #fru-dump -b /sys/bus/i2c/devices/15-0050/eeprom\n",
            "\t\t */\n",
            "\n",
            "\t\t//adi,pll1-clkin-frequencies = <122880000 30720000 0 0>;\n",
            "\t\t//adi,vcxo-frequency = <122880000>;\n",
            "\n",
            "\t\tadi,pll1-clkin-frequencies = <100000000 10000000 0 0>;\n",
            "\t\tadi,vcxo-frequency = <100000000>;\n",
            "\n",
            "\t\tadi,pll1-loop-bandwidth-hz = <200>;\n",
            "\n",
            "\t\tadi,pll2-output-frequency = <2400000000>;\n",
            "\n",
            "\t\tadi,sysref-timer-divider = <1024>;\n",
            "\t\tadi,pulse-generator-mode = <0>;\n",
            "\n",
            "\t\tadi,clkin0-buffer-mode  = <0x07>;\n",
            "\t\tadi,clkin1-buffer-mode  = <0x07>;\n",
            "\t\tadi,oscin-buffer-mode = <0x15>;\n",
            "\n",
            "\t\tadi,gpi-controls = <0x00 0x00 0x00 0x00>;\n",
            "\t\tadi,gpo-controls = <0x37 0x33 0x00 0x00>;\n",
            "\n",
            "\t\tclock-output-names =\n",
            "\t\t\"hmc7044_out0\", \"hmc7044_out1\", \"hmc7044_out2\",\n",
            "\t\t\"hmc7044_out3\", \"hmc7044_out4\", \"hmc7044_out5\",\n",
            "\t\t\"hmc7044_out6\", \"hmc7044_out7\", \"hmc7044_out8\",\n",
            "\t\t\"hmc7044_out9\", \"hmc7044_out10\", \"hmc7044_out11\",\n",
            "\t\t\"hmc7044_out12\", \"hmc7044_out13\";\n",
            "\n",
            "        \n",
            "\t\thmc7044_c02:channel@2 {\n",
            "\t\t\treg = <2>;\n",
            "\t\t\tadi,extended-name = \"DEV_REFCLK\";\n",
            "\t\t\tadi,divider = <5>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c03:channel@3 {\n",
            "\t\t\treg = <3>;\n",
            "\t\t\tadi,extended-name = \"DEV_SYSREF\";\n",
            "\t\t\tadi,divider = <2048>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c013:channel@13 {\n",
            "\t\t\treg = <13>;\n",
            "\t\t\tadi,extended-name = \"FPGA_SYSREF\";\n",
            "\t\t\tadi,divider = <2048>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c00:channel@0 {\n",
            "\t\t\treg = <0>;\n",
            "\t\t\tadi,extended-name = \"CORE_CLK_RX\";\n",
            "\t\t\tadi,divider = <8>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c010:channel@10 {\n",
            "\t\t\treg = <10>;\n",
            "\t\t\tadi,extended-name = \"CORE_CLK_RX_ALT\";\n",
            "\t\t\tadi,divider = <8>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c08:channel@8 {\n",
            "\t\t\treg = <8>;\n",
            "\t\t\tadi,extended-name = \"FPGA_REFCLK1\";\n",
            "\t\t\tadi,divider = <32>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c06:channel@6 {\n",
            "\t\t\treg = <6>;\n",
            "\t\t\tadi,extended-name = \"CORE_CLK_TX\";\n",
            "\t\t\tadi,divider = <8>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\t\thmc7044_c012:channel@12 {\n",
            "\t\t\treg = <12>;\n",
            "\t\t\tadi,extended-name = \"FPGA_REFCLK2\";\n",
            "\t\t\tadi,divider = <32>;\n",
            "\t\t\tadi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;\n",
            "\t\t};\n",
            "        \n",
            "\n",
            "\t};\n",
            "};\n",
            "\n",
            "&fmc_spi {\n",
            "\n",
            "\ttrx0_ad9081: ad9081@0 {\n",
            "\t\t#address-cells = <1>;\n",
            "\t\t#size-cells = <0>;\n",
            "\t\tcompatible = \"adi,ad9081\";\n",
            "\t\treg = <0>;\n",
            "\t\tspi-max-frequency = <5000000>;\n",
            "\n",
            "\t\t/* Clocks */\n",
            "\t\tclocks = <&hmc7044 2>;\n",
            "\t\tclock-names = \"dev_clk\";\n",
            "\n",
            "\t\tclock-output-names = \"rx_sampl_clk\", \"tx_sampl_clk\";\n",
            "\t\t#clock-cells = <1>;\n",
            "\n",
            "\t\tjesd204-device;\n",
            "\t\t#jesd204-cells = <2>;\n",
            "\t\tjesd204-top-device = <0>; /* This is the TOP device */\n",
            "\t\tjesd204-link-ids = <FRAMER_LINK0_RX DEFRAMER_LINK0_TX>;\n",
            "\t\tjesd204-ignore-errors;//DEBUG ONLY REMOVE LATER!!\n",
            "\n",
            "\t\tjesd204-inputs =\n",
            "\t\t\t<&axi_ad9081_core_rx 0 FRAMER_LINK0_RX>,\n",
            "\t\t\t<&axi_ad9081_core_tx 0 DEFRAMER_LINK0_TX>;\n",
            "\n",
            "\t\tadi,tx-dacs {\n",
            "\t\t\t#size-cells = <0>;\n",
            "\t\t\t#address-cells = <1>;\n",
            "\n",
            "\t\t\tadi,dac-frequency-hz = /bits/ 64 <7200000000>;\n",
            "\n",
            "\t\t\tadi,main-data-paths {\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\n",
            "\t\t\t\tadi,interpolation = <12>;\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_dac0: dac@0 {\n",
            "\t\t\t\t\treg = <0>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_dac1: dac@1 {\n",
            "\t\t\t\t\treg = <1>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_dac2: dac@2 {\n",
            "\t\t\t\t\treg = <2>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_dac3: dac@3 {\n",
            "\t\t\t\t\treg = <3>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t};\n",
            "\n",
            "\t\t\t};\n",
            "\n",
            "\t\t\tadi,channelizer-paths {\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t\tadi,interpolation = <1>;\n",
            "\n",
            "\t\t\t};\n",
            "\n",
            "\t\t\tadi,jesd-links {\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\n",
            "\t\t\t\tad9081_tx_jesd_l0: link@0 {\n",
            "\t\t\t\t\t#address-cells = <1>;\n",
            "\t\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t\t\treg = <0>;\n",
            "\n",
            "\t\t\t\t\tadi,logical-lane-mapping = /bits/ 8 <0 2 7 7 1 7 7 3>;\n",
            "\n",
            "\t\t\t\t\tadi,link-mode = <10>;\t\t\t/* JESD Quick Configuration Mode */\n",
            "\t\t\t\t\tadi,subclass = <1>;\t\t\t/* JESD SUBCLASS 0,1,2 */\n",
            "\t\t\t\t\tadi,version = <1>;\t\t\t/* JESD VERSION 0=204A,1=204B,2=204C */\n",
            "\t\t\t\t\tadi,dual-link = <0>;\t\t\t/* JESD Dual Link Mode */\n",
            "\n",
            "\t\t\t\t\tadi,converters-per-device = <4>;\t/* JESD M */\n",
            "\t\t\t\t\tadi,octets-per-frame = <2>;\t\t/* JESD F */\n",
            "\n",
            "\t\t\t\t\tadi,frames-per-multiframe = <32>;\t/* JESD K */\n",
            "\t\t\t\t\tadi,converter-resolution = <16>;\t/* JESD N */\n",
            "\t\t\t\t\tadi,bits-per-sample = <16>;\t\t/* JESD NP' */\n",
            "\t\t\t\t\tadi,control-bits-per-sample = <0>;\t/* JESD CS */\n",
            "\t\t\t\t\tadi,lanes-per-device = <4>;\t\t/* JESD L */\n",
            "\t\t\t\t\tadi,samples-per-converter-per-frame = <1>; /* JESD S */\n",
            "\t\t\t\t\tadi,high-density = <0>;\t\t\t/* JESD HD */\n",
            "\n",
            "\t\t\t\t\tadi,tpl-phase-adjust = <13>;\n",
            "\t\t\t\t};\n",
            "\t\t\t};\n",
            "\t\t};\n",
            "\n",
            "\t\tadi,rx-adcs {\n",
            "\t\t\t#size-cells = <0>;\n",
            "\t\t\t#address-cells = <1>;\n",
            "\n",
            "\t\t\tadi,adc-frequency-hz = /bits/ 64 <3600000000>;\n",
            "\n",
            "\t\t\tadi,main-data-paths {\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_adc0:adc@0 {\n",
            "\t\t\t\t\treg = <0>;\n",
            "\t\t\t\t\tadi,decimation = <6>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t\tadi,nco-mixer-mode = <AD9081_ADC_NCO_VIF>;\n",
            "\t\t\t\t\t//adi,crossbar-select = <&ad9081_rx_fddc_chan0>, <&ad9081_rx_fddc_chan2>; /* Static for now */\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_adc1:adc@1 {\n",
            "\t\t\t\t\treg = <1>;\n",
            "\t\t\t\t\tadi,decimation = <6>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t\tadi,nco-mixer-mode = <AD9081_ADC_NCO_VIF>;\n",
            "\t\t\t\t\t//adi,crossbar-select = <&ad9081_rx_fddc_chan1>, <&ad9081_rx_fddc_chan3>; /* Static for now */\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_adc2:adc@2 {\n",
            "\t\t\t\t\treg = <2>;\n",
            "\t\t\t\t\tadi,decimation = <6>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t\tadi,nco-mixer-mode = <AD9081_ADC_NCO_VIF>;\n",
            "\t\t\t\t\t//adi,crossbar-select = <&ad9081_rx_fddc_chan2>, <&ad9081_rx_fddc_chan4>; /* Static for now */\n",
            "\t\t\t\t};\n",
            "\t\t\t\t\n",
            "\t\t\t\tad9081_adc3:adc@3 {\n",
            "\t\t\t\t\treg = <3>;\n",
            "\t\t\t\t\tadi,decimation = <6>;\n",
            "\t\t\t\t\tadi,nco-frequency-shift-hz = /bits/ 64 <0>;\n",
            "\t\t\t\t\tadi,nco-mixer-mode = <AD9081_ADC_NCO_VIF>;\n",
            "\t\t\t\t\t//adi,crossbar-select = <&ad9081_rx_fddc_chan3>, <&ad9081_rx_fddc_chan5>; /* Static for now */\n",
            "\t\t\t\t};\n",
            "\n",
            "\t\t\t};\n",
            "\n",
            "\t\t\tadi,channelizer-paths {\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t};\n",
            "\n",
            "\t\t\tadi,jesd-links {\n",
            "\t\t\t\t#size-cells = <0>;\n",
            "\t\t\t\t#address-cells = <1>;\n",
            "\n",
            "\t\t\t\tad9081_rx_jesd_l0: link@0 {\n",
            "\t\t\t\t\treg = <0>;\n",
            "\t\t\t\t\tadi,converter-select =\n",
            "\t\t\t\t\t\t<&ad9081_adc0 CDDC_I>, <&ad9081_adc0 CDDC_Q>,\n",
            "\t\t\t\t\t\t<&ad9081_adc1 CDDC_I>, <&ad9081_adc1 CDDC_Q>,\n",
            "\t\t\t\t\t\t<&ad9081_adc2 CDDC_I>, <&ad9081_adc2 CDDC_Q>,\n",
            "\t\t\t\t\t\t<&ad9081_adc3 CDDC_I>, <&ad9081_adc3 CDDC_Q>;\n",
            "\t\t\t\t\t\n",
            "\n",
            "\t\t\t\t\tadi,logical-lane-mapping = /bits/ 8 <2 0 7 7 7 7 3 1>;\n",
            "\n",
            "\t\t\t\t\tadi,link-mode = <11.0>;\t\t\t/* JESD Quick Configuration Mode */\n",
            "\t\t\t\t\tadi,subclass = <1>;\t\t\t/* JESD SUBCLASS 0,1,2 */\n",
            "\t\t\t\t\tadi,version = <1>;\t\t\t/* JESD VERSION 0=204A,1=204B,2=204C */\n",
            "\t\t\t\t\tadi,dual-link = <0>;\t\t\t/* JESD Dual Link Mode */\n",
            "\n",
            "\t\t\t\t\tadi,converters-per-device = <4>;\t/* JESD M */\n",
            "\t\t\t\t\tadi,octets-per-frame = <2>;\t\t/* JESD F */\n",
            "\n",
            "\t\t\t\t\tadi,frames-per-multiframe = <32>;\t/* JESD K */\n",
            "\t\t\t\t\tadi,converter-resolution = <16>;\t/* JESD N */\n",
            "\t\t\t\t\tadi,bits-per-sample = <16>;\t\t/* JESD NP' */\n",
            "\t\t\t\t\tadi,control-bits-per-sample = <0>;\t/* JESD CS */\n",
            "\t\t\t\t\tadi,lanes-per-device = <4>;\t\t/* JESD L */\n",
            "\t\t\t\t\tadi,samples-per-converter-per-frame = <1>; /* JESD S */\n",
            "\t\t\t\t\tadi,high-density = <0>;\t\t\t/* JESD HD */\n",
            "\t\t\t\t};\n",
            "\t\t\t};\n",
            "\t\t};\n",
            "\t};\n",
            "};\n",
            "\n",
            "&axi_ad9081_core_tx {\n",
            "\tsingle-shot-output-gpios = <&gpio 139 0>;\n",
            "};\n"
          ]
        }
      ],
      "source": [
        "import adidt\n",
        "\n",
        "fmc = adidt.ad9081_fmc()\n",
        "# Change name for backwards compatibility\n",
        "cfg['clock']['output_clocks']['adc_fpga_link_out_clk'] = cfg['clock']['output_clocks']['adc_fpga_device_clk']\n",
        "cfg['clock']['output_clocks']['dac_fpga_link_out_clk'] = cfg['clock']['output_clocks']['dac_fpga_device_clk']\n",
        "clock, adc, dac, fpga = fmc.map_clocks_to_board_layout(cfg)\n",
        "fn = fmc.gen_dt(clock=clock, adc=adc, dac=dac, fpga=fpga)\n",
        "\n",
        "# Read in generate DTS file\n",
        "with open(fn, 'r') as f:\n",
        "    dts = f.read()\n",
        "\n",
        "print(dts)"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3",
      "name": "python3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
