[2025-09-17 07:34:55] START suite=qualcomm_srv trace=srv277_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2831586 heartbeat IPC: 3.532 cumulative IPC: 3.532 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5377407 cumulative IPC: 3.719 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5377407 cumulative IPC: 3.719 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5377408 heartbeat IPC: 3.928 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15045490 heartbeat IPC: 1.034 cumulative IPC: 1.034 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24691429 heartbeat IPC: 1.037 cumulative IPC: 1.036 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 34257938 heartbeat IPC: 1.045 cumulative IPC: 1.039 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 43849124 heartbeat IPC: 1.043 cumulative IPC: 1.04 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 53484101 heartbeat IPC: 1.038 cumulative IPC: 1.039 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 63024197 heartbeat IPC: 1.048 cumulative IPC: 1.041 (Simulation time: 00 hr 08 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 72480595 heartbeat IPC: 1.057 cumulative IPC: 1.043 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 82012053 heartbeat IPC: 1.049 cumulative IPC: 1.044 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 91372318 heartbeat IPC: 1.068 cumulative IPC: 1.047 (Simulation time: 00 hr 11 min 54 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 95484074 cumulative IPC: 1.047 (Simulation time: 00 hr 13 min 07 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 95484074 cumulative IPC: 1.047 (Simulation time: 00 hr 13 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv277_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.047 instructions: 100000001 cycles: 95484074
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.46 Average ROB Occupancy at Mispredict: 29.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0494
BRANCH_INDIRECT: 0.3367
BRANCH_CONDITIONAL: 11.87
BRANCH_DIRECT_CALL: 0.3609
BRANCH_INDIRECT_CALL: 0.4902
BRANCH_RETURN: 0.3512


====Backend Stall Breakdown====
ROB_STALL: 210871
LQ_STALL: 0
SQ_STALL: 886496


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 115.88571
REPLAY_LOAD: 71.67308
NON_REPLAY_LOAD: 20.204115

== Total ==
ADDR_TRANS: 36504
REPLAY_LOAD: 26089
NON_REPLAY_LOAD: 148278

== Counts ==
ADDR_TRANS: 315
REPLAY_LOAD: 364
NON_REPLAY_LOAD: 7339

cpu0->cpu0_STLB TOTAL        ACCESS:    2102315 HIT:    2072447 MISS:      29868 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102315 HIT:    2072447 MISS:      29868 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 155.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9597867 HIT:    8150023 MISS:    1447844 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7784439 HIT:    6536297 MISS:    1248142 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596777 HIT:     465696 MISS:     131081 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149029 HIT:    1132360 MISS:      16669 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67622 HIT:      15670 MISS:      51952 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15015353 HIT:    7542333 MISS:    7473020 MSHR_MERGE:    1838344
cpu0->cpu0_L1I LOAD         ACCESS:   15015353 HIT:    7542333 MISS:    7473020 MSHR_MERGE:    1838344
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29784885 HIT:   25215491 MISS:    4569394 MSHR_MERGE:    1755199
cpu0->cpu0_L1D LOAD         ACCESS:   16577266 HIT:   13886590 MISS:    2690676 MSHR_MERGE:     540912
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13133965 HIT:   11322996 MISS:    1810969 MSHR_MERGE:    1214160
cpu0->cpu0_L1D TRANSLATION  ACCESS:      73654 HIT:       5905 MISS:      67749 MSHR_MERGE:        127
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12329144 HIT:   10238285 MISS:    2090859 MSHR_MERGE:    1053652
cpu0->cpu0_ITLB LOAD         ACCESS:   12329144 HIT:   10238285 MISS:    2090859 MSHR_MERGE:    1053652
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.386 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28365498 HIT:   26919447 MISS:    1446051 MSHR_MERGE:     380943
cpu0->cpu0_DTLB LOAD         ACCESS:   28365498 HIT:   26919447 MISS:    1446051 MSHR_MERGE:     380943
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.941 cycles
cpu0->LLC TOTAL        ACCESS:    1653090 HIT:    1566173 MISS:      86917 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1248142 HIT:    1185111 MISS:      63031 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     131081 HIT:     125191 MISS:       5890 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     221915 HIT:     221361 MISS:        554 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51952 HIT:      34510 MISS:      17442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        733
  ROW_BUFFER_MISS:      85630
  AVG DBUS CONGESTED CYCLE: 4.531
Channel 0 WQ ROW_BUFFER_HIT:        931
  ROW_BUFFER_MISS:       6796
  FULL:          0
Channel 0 REFRESHES ISSUED:       7957

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510285       539080       118929        10149
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8         2556         3740         1981
  STLB miss resolved @ L2C                0          755         4160         6544         4645
  STLB miss resolved @ LLC                0          691         6566        16708        12017
  STLB miss resolved @ MEM                0            1         2291         8813        13803

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192415        46957      1321858       202639          495
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          971          981           53
  STLB miss resolved @ L2C                0          638         3143         3098           30
  STLB miss resolved @ LLC                0           21         2864         3412           89
  STLB miss resolved @ MEM                0            0          503          564          198
[2025-09-17 07:48:02] END   suite=qualcomm_srv trace=srv277_ap (rc=0)
