; ModuleID = '/llk/IR_all_yes/arch/arm/mach-omap2/clockdomains7xx_data.c_pt.bc'
source_filename = "../arch/arm/mach-omap2/clockdomains7xx_data.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.clkdm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.clockdomain = type { ptr, %union.anon, i16, i8, i8, i8, i8, i16, i16, ptr, ptr, i32, i32, %struct.list_head, i32 }
%union.anon = type { ptr }
%struct.list_head = type { ptr, ptr }
%struct.clkdm_dep = type { ptr, ptr, i16, i16 }

@omap4_clkdm_operations = external dso_local global %struct.clkdm_ops, align 4
@clockdomains_dra7xx = internal global [36 x ptr] [ptr @l4per3_7xx_clkdm, ptr @l4per2_7xx_clkdm, ptr @mpu0_7xx_clkdm, ptr @iva_7xx_clkdm, ptr @coreaon_7xx_clkdm, ptr @ipu1_7xx_clkdm, ptr @ipu2_7xx_clkdm, ptr @l3init_7xx_clkdm, ptr @l4sec_7xx_clkdm, ptr @l3main1_7xx_clkdm, ptr @vpe_7xx_clkdm, ptr @mpu_7xx_clkdm, ptr @custefuse_7xx_clkdm, ptr @ipu_7xx_clkdm, ptr @mpu1_7xx_clkdm, ptr @gmac_7xx_clkdm, ptr @l4cfg_7xx_clkdm, ptr @dma_7xx_clkdm, ptr @rtc_7xx_clkdm, ptr @pcie_7xx_clkdm, ptr @atl_7xx_clkdm, ptr @l3instr_7xx_clkdm, ptr @dss_7xx_clkdm, ptr @emif_7xx_clkdm, ptr @emu_7xx_clkdm, ptr @dsp2_7xx_clkdm, ptr @dsp1_7xx_clkdm, ptr @cam_7xx_clkdm, ptr @l4per_7xx_clkdm, ptr @gpu_7xx_clkdm, ptr @eve4_7xx_clkdm, ptr @eve2_7xx_clkdm, ptr @eve3_7xx_clkdm, ptr @wkupaon_7xx_clkdm, ptr @eve1_7xx_clkdm, ptr null], section ".init.data", align 4
@l4per3_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str, %union.anon { ptr @.str.1 }, i16 0, i8 15, i8 0, i8 27, i8 3, i16 5888, i16 528, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l4per2_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.2, %union.anon { ptr @.str.1 }, i16 0, i8 3, i8 0, i8 26, i8 3, i16 5888, i16 508, ptr @l4per2_wkup_sleep_deps, ptr @l4per2_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@mpu0_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.7, %union.anon { ptr @.str.8 }, i16 0, i8 14, i8 0, i8 0, i8 5, i16 1536, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@iva_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.9, %union.anon { ptr @.str.10 }, i16 0, i8 15, i8 0, i8 2, i8 3, i16 3840, i16 0, ptr @iva_wkup_sleep_deps, ptr @iva_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@coreaon_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.12, %union.anon { ptr @.str.13 }, i16 0, i8 14, i8 0, i8 0, i8 3, i16 1536, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@ipu1_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.5, %union.anon { ptr @.str.14 }, i16 0, i8 15, i8 0, i8 23, i8 2, i16 1280, i16 0, ptr @ipu1_wkup_sleep_deps, ptr @ipu1_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@ipu2_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.6, %union.anon { ptr @.str.32 }, i16 0, i8 15, i8 0, i8 0, i8 3, i16 1792, i16 512, ptr @ipu2_wkup_sleep_deps, ptr @ipu2_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l3init_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.24, %union.anon { ptr @.str.33 }, i16 0, i8 15, i8 0, i8 7, i8 3, i16 4864, i16 0, ptr @l3init_wkup_sleep_deps, ptr @l3init_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l4sec_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.28, %union.anon { ptr @.str.1 }, i16 0, i8 3, i8 0, i8 14, i8 3, i16 5888, i16 384, ptr @l4sec_wkup_sleep_deps, ptr @l4sec_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l3main1_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.25, %union.anon { ptr @.str.32 }, i16 0, i8 12, i8 0, i8 5, i8 3, i16 1792, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@vpe_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.30, %union.anon { ptr @.str.34 }, i16 0, i8 15, i8 0, i8 28, i8 2, i16 1888, i16 0, ptr @vpe_wkup_sleep_deps, ptr @vpe_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@mpu_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.35, %union.anon { ptr @.str.36 }, i16 0, i8 14, i8 0, i8 0, i8 2, i16 768, i16 0, ptr @mpu_wkup_sleep_deps, ptr @mpu_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@custefuse_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.38, %union.anon { ptr @.str.39 }, i16 0, i8 14, i8 0, i8 0, i8 3, i16 5632, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@ipu_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.23, %union.anon { ptr @.str.14 }, i16 0, i8 3, i8 0, i8 24, i8 2, i16 1280, i16 64, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@mpu1_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.40, %union.anon { ptr @.str.41 }, i16 0, i8 14, i8 0, i8 0, i8 5, i16 2560, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@gmac_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.21, %union.anon { ptr @.str.33 }, i16 0, i8 15, i8 0, i8 25, i8 3, i16 4864, i16 192, ptr @gmac_wkup_sleep_deps, ptr @gmac_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l4cfg_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.26, %union.anon { ptr @.str.32 }, i16 0, i8 12, i8 0, i8 12, i8 3, i16 1792, i16 1536, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@dma_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.42, %union.anon { ptr @.str.32 }, i16 0, i8 14, i8 0, i8 0, i8 3, i16 1792, i16 768, ptr @dma_wkup_sleep_deps, ptr @dma_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@rtc_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.43, %union.anon { ptr @.str.44 }, i16 0, i8 14, i8 0, i8 0, i8 2, i16 1856, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@pcie_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.29, %union.anon { ptr @.str.33 }, i16 0, i8 3, i8 0, i8 29, i8 3, i16 4864, i16 160, ptr @pcie_wkup_sleep_deps, ptr @pcie_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@atl_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.15, %union.anon { ptr @.str.32 }, i16 0, i8 14, i8 0, i8 30, i8 3, i16 1792, i16 1312, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l3instr_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.45, %union.anon { ptr @.str.32 }, i16 0, i8 0, i8 0, i8 0, i8 3, i16 1792, i16 1792, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@dss_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.16, %union.anon { ptr @.str.46 }, i16 0, i8 15, i8 0, i8 8, i8 3, i16 4352, i16 0, ptr @dss_wkup_sleep_deps, ptr @dss_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@emif_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.11, %union.anon { ptr @.str.32 }, i16 0, i8 14, i8 0, i8 4, i8 3, i16 1792, i16 1024, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@emu_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.47, %union.anon { ptr @.str.48 }, i16 0, i8 14, i8 0, i8 0, i8 1, i16 6656, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@dsp2_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.4, %union.anon { ptr @.str.49 }, i16 0, i8 15, i8 0, i8 18, i8 2, i16 1536, i16 0, ptr @dsp2_wkup_sleep_deps, ptr @dsp2_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@dsp1_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.3, %union.anon { ptr @.str.50 }, i16 0, i8 15, i8 0, i8 1, i8 2, i16 1024, i16 0, ptr @dsp1_wkup_sleep_deps, ptr @dsp1_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@cam_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.37, %union.anon { ptr @.str.51 }, i16 0, i8 3, i8 0, i8 9, i8 3, i16 4096, i16 0, ptr @cam_wkup_sleep_deps, ptr @cam_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@l4per_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.27, %union.anon { ptr @.str.1 }, i16 0, i8 15, i8 0, i8 13, i8 3, i16 5888, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@gpu_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.22, %union.anon { ptr @.str.52 }, i16 0, i8 15, i8 0, i8 10, i8 3, i16 4608, i16 0, ptr @gpu_wkup_sleep_deps, ptr @gpu_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@eve4_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.20, %union.anon { ptr @.str.53 }, i16 0, i8 15, i8 0, i8 22, i8 2, i16 1792, i16 0, ptr @eve4_wkup_sleep_deps, ptr @eve4_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@eve2_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.18, %union.anon { ptr @.str.54 }, i16 0, i8 15, i8 0, i8 20, i8 2, i16 1664, i16 0, ptr @eve2_wkup_sleep_deps, ptr @eve2_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@eve3_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.19, %union.anon { ptr @.str.55 }, i16 0, i8 15, i8 0, i8 21, i8 2, i16 1728, i16 0, ptr @eve3_wkup_sleep_deps, ptr @eve3_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@wkupaon_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.31, %union.anon { ptr @.str.56 }, i16 0, i8 14, i8 0, i8 15, i8 1, i16 6144, i16 0, ptr null, ptr null, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@eve1_7xx_clkdm = internal global { %struct.clockdomain, [48 x i8] } { %struct.clockdomain { ptr @.str.17, %union.anon { ptr @.str.57 }, i16 0, i8 15, i8 0, i8 19, i8 2, i16 1600, i16 0, ptr @eve1_wkup_sleep_deps, ptr @eve1_wkup_sleep_deps, i32 0, i32 0, %struct.list_head zeroinitializer, i32 0 }, [48 x i8] zeroinitializer }, align 32
@.str = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"l4per3_clkdm\00", [19 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"l4per_pwrdm\00", [20 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"l4per2_clkdm\00", [19 x i8] zeroinitializer }, align 32
@l4per2_wkup_sleep_deps = internal global { [5 x %struct.clkdm_dep], [36 x i8] } { [5 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [36 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dsp1_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dsp2_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"ipu1_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"ipu2_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"mpu0_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"cpu0_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"iva_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"iva_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@iva_wkup_sleep_deps = internal global { [2 x %struct.clkdm_dep], [40 x i8] } { [2 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [40 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"emif_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"coreaon_clkdm\00", [18 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"coreaon_pwrdm\00", [18 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"ipu_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@ipu1_wkup_sleep_deps = internal global { [25 x %struct.clkdm_dep], [84 x i8] } { [25 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.15, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.25, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [84 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"atl_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"dss_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve1_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve2_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve3_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve4_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"gmac_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"gpu_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"ipu_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"l3init_clkdm\00", [19 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"l3main1_clkdm\00", [18 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"l4cfg_clkdm\00", [20 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"l4per_clkdm\00", [20 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"l4sec_clkdm\00", [20 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pcie_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"vpe_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"wkupaon_clkdm\00", [18 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"core_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@ipu2_wkup_sleep_deps = internal global { [25 x %struct.clkdm_dep], [84 x i8] } { [25 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.15, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.25, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [84 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"l3init_pwrdm\00", [19 x i8] zeroinitializer }, align 32
@l3init_wkup_sleep_deps = internal global { [8 x %struct.clkdm_dep], [32 x i8] } { [8 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [32 x i8] zeroinitializer }, align 32
@l4sec_wkup_sleep_deps = internal global { [3 x %struct.clkdm_dep], [60 x i8] } { [3 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [60 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"vpe_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@vpe_wkup_sleep_deps = internal global { [3 x %struct.clkdm_dep], [60 x i8] } { [3 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [60 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"mpu_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"mpu_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@mpu_wkup_sleep_deps = internal global { [26 x %struct.clkdm_dep], [72 x i8] } { [26 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.37, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.25, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [72 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"cam_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"custefuse_clkdm\00", [16 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"custefuse_pwrdm\00", [16 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"mpu1_clkdm\00", [21 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"cpu1_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@gmac_wkup_sleep_deps = internal global { [3 x %struct.clkdm_dep], [60 x i8] } { [3 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [60 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"dma_clkdm\00", [22 x i8] zeroinitializer }, align 32
@dma_wkup_sleep_deps = internal global { [15 x %struct.clkdm_dep], [44 x i8] } { [15 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [44 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"rtc_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"rtc_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@pcie_wkup_sleep_deps = internal global { [23 x %struct.clkdm_dep], [76 x i8] } { [23 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.15, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.37, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.26, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [76 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"l3instr_clkdm\00", [18 x i8] zeroinitializer }, align 32
@.str.46 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"dss_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@dss_wkup_sleep_deps = internal global { [3 x %struct.clkdm_dep], [60 x i8] } { [3 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [60 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"emu_clkdm\00", [22 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"emu_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dsp2_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@dsp2_wkup_sleep_deps = internal global { [24 x %struct.clkdm_dep], [64 x i8] } { [24 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.15, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.37, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.3, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [64 x i8] zeroinitializer }, align 32
@.str.50 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dsp1_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@dsp1_wkup_sleep_deps = internal global { [24 x %struct.clkdm_dep], [64 x i8] } { [24 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.15, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.37, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.4, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.16, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.21, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.22, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.23, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.5, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.6, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.24, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.27, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.2, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.28, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.29, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.30, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.31, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [64 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"cam_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@cam_wkup_sleep_deps = internal global { [2 x %struct.clkdm_dep], [40 x i8] } { [2 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [40 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"gpu_pwrdm\00", [22 x i8] zeroinitializer }, align 32
@gpu_wkup_sleep_deps = internal global { [3 x %struct.clkdm_dep], [60 x i8] } { [3 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [60 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve4_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@eve4_wkup_sleep_deps = internal global { [6 x %struct.clkdm_dep], [56 x i8] } { [6 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [56 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve2_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@eve2_wkup_sleep_deps = internal global { [6 x %struct.clkdm_dep], [56 x i8] } { [6 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [56 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve3_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@eve3_wkup_sleep_deps = internal global { [6 x %struct.clkdm_dep], [56 x i8] } { [6 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.17, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [56 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"wkupaon_pwrdm\00", [18 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"eve1_pwrdm\00", [21 x i8] zeroinitializer }, align 32
@eve1_wkup_sleep_deps = internal global { [6 x %struct.clkdm_dep], [56 x i8] } { [6 x %struct.clkdm_dep] [%struct.clkdm_dep { ptr @.str.11, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.18, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.19, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.20, ptr null, i16 0, i16 0 }, %struct.clkdm_dep { ptr @.str.9, ptr null, i16 0, i16 0 }, %struct.clkdm_dep zeroinitializer], [56 x i8] zeroinitializer }, align 32
@___asan_gen_.58 = private unnamed_addr constant [17 x i8] c"l4per3_7xx_clkdm\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 312, i32 27 }
@___asan_gen_.61 = private unnamed_addr constant [17 x i8] c"l4per2_7xx_clkdm\00", align 1
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 322, i32 27 }
@___asan_gen_.64 = private unnamed_addr constant [15 x i8] c"mpu0_7xx_clkdm\00", align 1
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 334, i32 27 }
@___asan_gen_.67 = private unnamed_addr constant [14 x i8] c"iva_7xx_clkdm\00", align 1
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 343, i32 27 }
@___asan_gen_.70 = private unnamed_addr constant [18 x i8] c"coreaon_7xx_clkdm\00", align 1
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 355, i32 27 }
@___asan_gen_.73 = private unnamed_addr constant [15 x i8] c"ipu1_7xx_clkdm\00", align 1
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 364, i32 27 }
@___asan_gen_.76 = private unnamed_addr constant [15 x i8] c"ipu2_7xx_clkdm\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 376, i32 27 }
@___asan_gen_.79 = private unnamed_addr constant [17 x i8] c"l3init_7xx_clkdm\00", align 1
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 388, i32 27 }
@___asan_gen_.82 = private unnamed_addr constant [16 x i8] c"l4sec_7xx_clkdm\00", align 1
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 400, i32 27 }
@___asan_gen_.85 = private unnamed_addr constant [18 x i8] c"l3main1_7xx_clkdm\00", align 1
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 412, i32 27 }
@___asan_gen_.88 = private unnamed_addr constant [14 x i8] c"vpe_7xx_clkdm\00", align 1
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 422, i32 27 }
@___asan_gen_.91 = private unnamed_addr constant [14 x i8] c"mpu_7xx_clkdm\00", align 1
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 434, i32 27 }
@___asan_gen_.94 = private unnamed_addr constant [20 x i8] c"custefuse_7xx_clkdm\00", align 1
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 445, i32 27 }
@___asan_gen_.97 = private unnamed_addr constant [14 x i8] c"ipu_7xx_clkdm\00", align 1
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 454, i32 27 }
@___asan_gen_.100 = private unnamed_addr constant [15 x i8] c"mpu1_7xx_clkdm\00", align 1
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 464, i32 27 }
@___asan_gen_.103 = private unnamed_addr constant [15 x i8] c"gmac_7xx_clkdm\00", align 1
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 473, i32 27 }
@___asan_gen_.106 = private unnamed_addr constant [16 x i8] c"l4cfg_7xx_clkdm\00", align 1
@___asan_gen_.108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 485, i32 27 }
@___asan_gen_.109 = private unnamed_addr constant [14 x i8] c"dma_7xx_clkdm\00", align 1
@___asan_gen_.111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 495, i32 27 }
@___asan_gen_.112 = private unnamed_addr constant [14 x i8] c"rtc_7xx_clkdm\00", align 1
@___asan_gen_.114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 506, i32 27 }
@___asan_gen_.115 = private unnamed_addr constant [15 x i8] c"pcie_7xx_clkdm\00", align 1
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 515, i32 27 }
@___asan_gen_.118 = private unnamed_addr constant [14 x i8] c"atl_7xx_clkdm\00", align 1
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 527, i32 27 }
@___asan_gen_.121 = private unnamed_addr constant [18 x i8] c"l3instr_7xx_clkdm\00", align 1
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 537, i32 27 }
@___asan_gen_.124 = private unnamed_addr constant [14 x i8] c"dss_7xx_clkdm\00", align 1
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 545, i32 27 }
@___asan_gen_.127 = private unnamed_addr constant [15 x i8] c"emif_7xx_clkdm\00", align 1
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 557, i32 27 }
@___asan_gen_.130 = private unnamed_addr constant [14 x i8] c"emu_7xx_clkdm\00", align 1
@___asan_gen_.132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 567, i32 27 }
@___asan_gen_.133 = private unnamed_addr constant [15 x i8] c"dsp2_7xx_clkdm\00", align 1
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 576, i32 27 }
@___asan_gen_.136 = private unnamed_addr constant [15 x i8] c"dsp1_7xx_clkdm\00", align 1
@___asan_gen_.138 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 588, i32 27 }
@___asan_gen_.139 = private unnamed_addr constant [14 x i8] c"cam_7xx_clkdm\00", align 1
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 600, i32 27 }
@___asan_gen_.142 = private unnamed_addr constant [16 x i8] c"l4per_7xx_clkdm\00", align 1
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 612, i32 27 }
@___asan_gen_.145 = private unnamed_addr constant [14 x i8] c"gpu_7xx_clkdm\00", align 1
@___asan_gen_.147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 622, i32 27 }
@___asan_gen_.148 = private unnamed_addr constant [15 x i8] c"eve4_7xx_clkdm\00", align 1
@___asan_gen_.150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 634, i32 27 }
@___asan_gen_.151 = private unnamed_addr constant [15 x i8] c"eve2_7xx_clkdm\00", align 1
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 646, i32 27 }
@___asan_gen_.154 = private unnamed_addr constant [15 x i8] c"eve3_7xx_clkdm\00", align 1
@___asan_gen_.156 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 658, i32 27 }
@___asan_gen_.157 = private unnamed_addr constant [18 x i8] c"wkupaon_7xx_clkdm\00", align 1
@___asan_gen_.159 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 670, i32 27 }
@___asan_gen_.160 = private unnamed_addr constant [15 x i8] c"eve1_7xx_clkdm\00", align 1
@___asan_gen_.162 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 680, i32 27 }
@___asan_gen_.165 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 313, i32 13 }
@___asan_gen_.168 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 314, i32 24 }
@___asan_gen_.171 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 323, i32 13 }
@___asan_gen_.172 = private unnamed_addr constant [23 x i8] c"l4per2_wkup_sleep_deps\00", align 1
@___asan_gen_.174 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 237, i32 25 }
@___asan_gen_.177 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 238, i32 18 }
@___asan_gen_.180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 239, i32 18 }
@___asan_gen_.183 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 240, i32 18 }
@___asan_gen_.186 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 241, i32 18 }
@___asan_gen_.189 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 335, i32 13 }
@___asan_gen_.192 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 336, i32 24 }
@___asan_gen_.195 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 344, i32 13 }
@___asan_gen_.198 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 345, i32 24 }
@___asan_gen_.199 = private unnamed_addr constant [20 x i8] c"iva_wkup_sleep_deps\00", align 1
@___asan_gen_.201 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 221, i32 25 }
@___asan_gen_.204 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 222, i32 18 }
@___asan_gen_.207 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 356, i32 13 }
@___asan_gen_.210 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 357, i32 24 }
@___asan_gen_.213 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 366, i32 24 }
@___asan_gen_.214 = private unnamed_addr constant [21 x i8] c"ipu1_wkup_sleep_deps\00", align 1
@___asan_gen_.216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 165, i32 25 }
@___asan_gen_.219 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 166, i32 18 }
@___asan_gen_.222 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 169, i32 18 }
@___asan_gen_.225 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 171, i32 18 }
@___asan_gen_.228 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 172, i32 18 }
@___asan_gen_.231 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 173, i32 18 }
@___asan_gen_.234 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 174, i32 18 }
@___asan_gen_.237 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 175, i32 18 }
@___asan_gen_.240 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 176, i32 18 }
@___asan_gen_.243 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 177, i32 18 }
@___asan_gen_.246 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 180, i32 18 }
@___asan_gen_.249 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 181, i32 18 }
@___asan_gen_.252 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 182, i32 18 }
@___asan_gen_.255 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 183, i32 18 }
@___asan_gen_.258 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 186, i32 18 }
@___asan_gen_.261 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 187, i32 18 }
@___asan_gen_.264 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 188, i32 18 }
@___asan_gen_.267 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 189, i32 18 }
@___asan_gen_.270 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 378, i32 24 }
@___asan_gen_.271 = private unnamed_addr constant [21 x i8] c"ipu2_wkup_sleep_deps\00", align 1
@___asan_gen_.273 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 193, i32 25 }
@___asan_gen_.276 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 390, i32 24 }
@___asan_gen_.277 = private unnamed_addr constant [23 x i8] c"l3init_wkup_sleep_deps\00", align 1
@___asan_gen_.279 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 226, i32 25 }
@___asan_gen_.280 = private unnamed_addr constant [22 x i8] c"l4sec_wkup_sleep_deps\00", align 1
@___asan_gen_.282 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 245, i32 25 }
@___asan_gen_.285 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 424, i32 24 }
@___asan_gen_.286 = private unnamed_addr constant [20 x i8] c"vpe_wkup_sleep_deps\00", align 1
@___asan_gen_.288 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 306, i32 25 }
@___asan_gen_.291 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 435, i32 13 }
@___asan_gen_.294 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 436, i32 24 }
@___asan_gen_.295 = private unnamed_addr constant [20 x i8] c"mpu_wkup_sleep_deps\00", align 1
@___asan_gen_.297 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 251, i32 25 }
@___asan_gen_.300 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 252, i32 18 }
@___asan_gen_.303 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 446, i32 13 }
@___asan_gen_.306 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 447, i32 24 }
@___asan_gen_.309 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 465, i32 13 }
@___asan_gen_.312 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 466, i32 24 }
@___asan_gen_.313 = private unnamed_addr constant [21 x i8] c"gmac_wkup_sleep_deps\00", align 1
@___asan_gen_.315 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 153, i32 25 }
@___asan_gen_.318 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 496, i32 13 }
@___asan_gen_.319 = private unnamed_addr constant [20 x i8] c"dma_wkup_sleep_deps\00", align 1
@___asan_gen_.321 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 39, i32 25 }
@___asan_gen_.324 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 507, i32 13 }
@___asan_gen_.327 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 508, i32 24 }
@___asan_gen_.328 = private unnamed_addr constant [21 x i8] c"pcie_wkup_sleep_deps\00", align 1
@___asan_gen_.330 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 280, i32 25 }
@___asan_gen_.333 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 538, i32 13 }
@___asan_gen_.336 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 547, i32 24 }
@___asan_gen_.337 = private unnamed_addr constant [20 x i8] c"dss_wkup_sleep_deps\00", align 1
@___asan_gen_.339 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 111, i32 25 }
@___asan_gen_.342 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 568, i32 13 }
@___asan_gen_.345 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 569, i32 24 }
@___asan_gen_.348 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 578, i32 24 }
@___asan_gen_.349 = private unnamed_addr constant [21 x i8] c"dsp2_wkup_sleep_deps\00", align 1
@___asan_gen_.351 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 84, i32 25 }
@___asan_gen_.354 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 590, i32 24 }
@___asan_gen_.355 = private unnamed_addr constant [21 x i8] c"dsp1_wkup_sleep_deps\00", align 1
@___asan_gen_.357 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 57, i32 25 }
@___asan_gen_.360 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 602, i32 24 }
@___asan_gen_.361 = private unnamed_addr constant [20 x i8] c"cam_wkup_sleep_deps\00", align 1
@___asan_gen_.363 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 34, i32 25 }
@___asan_gen_.366 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 624, i32 24 }
@___asan_gen_.367 = private unnamed_addr constant [20 x i8] c"gpu_wkup_sleep_deps\00", align 1
@___asan_gen_.369 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 159, i32 25 }
@___asan_gen_.372 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 636, i32 24 }
@___asan_gen_.373 = private unnamed_addr constant [21 x i8] c"eve4_wkup_sleep_deps\00", align 1
@___asan_gen_.375 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 144, i32 25 }
@___asan_gen_.378 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 648, i32 24 }
@___asan_gen_.379 = private unnamed_addr constant [21 x i8] c"eve2_wkup_sleep_deps\00", align 1
@___asan_gen_.381 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 126, i32 25 }
@___asan_gen_.384 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 660, i32 24 }
@___asan_gen_.385 = private unnamed_addr constant [21 x i8] c"eve3_wkup_sleep_deps\00", align 1
@___asan_gen_.387 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 135, i32 25 }
@___asan_gen_.390 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 672, i32 24 }
@___asan_gen_.391 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.393 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 682, i32 24 }
@___asan_gen_.394 = private unnamed_addr constant [21 x i8] c"eve1_wkup_sleep_deps\00", align 1
@___asan_gen_.395 = private constant [46 x i8] c"../arch/arm/mach-omap2/clockdomains7xx_data.c\00", align 1
@___asan_gen_.396 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.395, i32 117, i32 25 }
@llvm.compiler.used = appending global [113 x ptr] [ptr @l4per3_7xx_clkdm, ptr @l4per2_7xx_clkdm, ptr @mpu0_7xx_clkdm, ptr @iva_7xx_clkdm, ptr @coreaon_7xx_clkdm, ptr @ipu1_7xx_clkdm, ptr @ipu2_7xx_clkdm, ptr @l3init_7xx_clkdm, ptr @l4sec_7xx_clkdm, ptr @l3main1_7xx_clkdm, ptr @vpe_7xx_clkdm, ptr @mpu_7xx_clkdm, ptr @custefuse_7xx_clkdm, ptr @ipu_7xx_clkdm, ptr @mpu1_7xx_clkdm, ptr @gmac_7xx_clkdm, ptr @l4cfg_7xx_clkdm, ptr @dma_7xx_clkdm, ptr @rtc_7xx_clkdm, ptr @pcie_7xx_clkdm, ptr @atl_7xx_clkdm, ptr @l3instr_7xx_clkdm, ptr @dss_7xx_clkdm, ptr @emif_7xx_clkdm, ptr @emu_7xx_clkdm, ptr @dsp2_7xx_clkdm, ptr @dsp1_7xx_clkdm, ptr @cam_7xx_clkdm, ptr @l4per_7xx_clkdm, ptr @gpu_7xx_clkdm, ptr @eve4_7xx_clkdm, ptr @eve2_7xx_clkdm, ptr @eve3_7xx_clkdm, ptr @wkupaon_7xx_clkdm, ptr @eve1_7xx_clkdm, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @l4per2_wkup_sleep_deps, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @iva_wkup_sleep_deps, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @ipu1_wkup_sleep_deps, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @ipu2_wkup_sleep_deps, ptr @.str.33, ptr @l3init_wkup_sleep_deps, ptr @l4sec_wkup_sleep_deps, ptr @.str.34, ptr @vpe_wkup_sleep_deps, ptr @.str.35, ptr @.str.36, ptr @mpu_wkup_sleep_deps, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @gmac_wkup_sleep_deps, ptr @.str.42, ptr @dma_wkup_sleep_deps, ptr @.str.43, ptr @.str.44, ptr @pcie_wkup_sleep_deps, ptr @.str.45, ptr @.str.46, ptr @dss_wkup_sleep_deps, ptr @.str.47, ptr @.str.48, ptr @.str.49, ptr @dsp2_wkup_sleep_deps, ptr @.str.50, ptr @dsp1_wkup_sleep_deps, ptr @.str.51, ptr @cam_wkup_sleep_deps, ptr @.str.52, ptr @gpu_wkup_sleep_deps, ptr @.str.53, ptr @eve4_wkup_sleep_deps, ptr @.str.54, ptr @eve2_wkup_sleep_deps, ptr @.str.55, ptr @eve3_wkup_sleep_deps, ptr @.str.56, ptr @.str.57, ptr @eve1_wkup_sleep_deps], section "llvm.metadata"
@0 = internal global [113 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4per3_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4per2_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mpu0_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @iva_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @coreaon_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ipu1_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ipu2_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l3init_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4sec_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l3main1_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vpe_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mpu_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @custefuse_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ipu_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mpu1_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @gmac_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4cfg_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dma_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtc_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pcie_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atl_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l3instr_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dss_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @emif_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @emu_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dsp2_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dsp1_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cam_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4per_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @gpu_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.147 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve4_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve2_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve3_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.156 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @wkupaon_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve1_7xx_clkdm to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4per2_wkup_sleep_deps to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.177 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.183 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.195 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @iva_wkup_sleep_deps to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.201 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.213 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ipu1_wkup_sleep_deps to i32), i32 300, i32 384, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.219 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.225 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.231 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.234 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.237 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.240 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.249 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.255 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.258 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.264 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.267 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.270 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ipu2_wkup_sleep_deps to i32), i32 300, i32 384, i32 ptrtoint (ptr @___asan_gen_.271 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.273 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.276 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l3init_wkup_sleep_deps to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.277 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @l4sec_wkup_sleep_deps to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.280 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.282 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.285 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vpe_wkup_sleep_deps to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.286 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.288 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.291 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.294 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mpu_wkup_sleep_deps to i32), i32 312, i32 384, i32 ptrtoint (ptr @___asan_gen_.295 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.297 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.303 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.306 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.309 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.312 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @gmac_wkup_sleep_deps to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.313 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.315 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.318 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dma_wkup_sleep_deps to i32), i32 180, i32 224, i32 ptrtoint (ptr @___asan_gen_.319 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.321 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.327 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pcie_wkup_sleep_deps to i32), i32 276, i32 352, i32 ptrtoint (ptr @___asan_gen_.328 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.330 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.336 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dss_wkup_sleep_deps to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.337 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.339 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.342 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.348 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dsp2_wkup_sleep_deps to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.349 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.354 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dsp1_wkup_sleep_deps to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.355 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.357 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.360 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cam_wkup_sleep_deps to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.361 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.366 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @gpu_wkup_sleep_deps to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.367 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve4_wkup_sleep_deps to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.373 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.375 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve2_wkup_sleep_deps to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.379 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.381 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.384 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve3_wkup_sleep_deps to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.385 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.390 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.393 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @eve1_wkup_sleep_deps to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.394 to i32), i32 ptrtoint (ptr @___asan_gen_.395 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.396 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define dso_local void @dra7xx_clockdomains_init() local_unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @clkdm_register_platform_funcs(ptr noundef nonnull @omap4_clkdm_operations) #2
  %call1 = tail call i32 @clkdm_register_clkdms(ptr noundef nonnull @clockdomains_dra7xx) #2
  %call2 = tail call i32 @clkdm_complete_init() #2
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clkdm_register_platform_funcs(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clkdm_register_clkdms(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clkdm_complete_init() local_unnamed_addr #1

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #2

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #3 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 113)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #3 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 113)
  ret void
}

attributes #0 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind }
attributes #3 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #4 = { nomerge }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !56, !58, !60, !62, !64, !66, !68, !70, !72, !74, !76, !78, !80, !82, !84, !86, !88, !90, !92, !94, !96, !98, !100, !102, !104, !106, !108, !110, !112, !114, !116, !118, !120, !122, !124, !126, !128, !130, !132, !134, !136, !138, !140, !142, !144, !146, !148, !150, !152, !154, !156, !158, !160, !162, !164, !166, !168, !170, !172, !174, !176, !178, !180, !182, !184, !186, !188, !190, !192, !194, !196, !198, !200, !202, !204, !206, !208, !210, !212, !214, !216, !218, !220, !222, !224, !226}
!llvm.module.flags = !{!228, !229, !230, !231, !232, !233, !234, !235}
!llvm.ident = !{!236}

!0 = !{ptr @clockdomains_dra7xx, !1, !"clockdomains_dra7xx", i1 false, i1 false}
!1 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 693, i32 28}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 313, i32 13}
!4 = !{ptr @.str.1, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 314, i32 24}
!6 = !{ptr @l4per3_7xx_clkdm, !7, !"l4per3_7xx_clkdm", i1 false, i1 false}
!7 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 312, i32 27}
!8 = !{ptr @.str.2, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 323, i32 13}
!10 = !{ptr @l4per2_7xx_clkdm, !11, !"l4per2_7xx_clkdm", i1 false, i1 false}
!11 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 322, i32 27}
!12 = !{ptr @.str.3, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 238, i32 18}
!14 = !{ptr @.str.4, !15, !"<string literal>", i1 false, i1 false}
!15 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 239, i32 18}
!16 = !{ptr @.str.5, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 240, i32 18}
!18 = !{ptr @.str.6, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 241, i32 18}
!20 = !{ptr @l4per2_wkup_sleep_deps, !21, !"l4per2_wkup_sleep_deps", i1 false, i1 false}
!21 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 237, i32 25}
!22 = !{ptr @.str.7, !23, !"<string literal>", i1 false, i1 false}
!23 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 335, i32 13}
!24 = !{ptr @.str.8, !25, !"<string literal>", i1 false, i1 false}
!25 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 336, i32 24}
!26 = !{ptr @mpu0_7xx_clkdm, !27, !"mpu0_7xx_clkdm", i1 false, i1 false}
!27 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 334, i32 27}
!28 = !{ptr @.str.9, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 344, i32 13}
!30 = !{ptr @.str.10, !31, !"<string literal>", i1 false, i1 false}
!31 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 345, i32 24}
!32 = !{ptr @iva_7xx_clkdm, !33, !"iva_7xx_clkdm", i1 false, i1 false}
!33 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 343, i32 27}
!34 = !{ptr @.str.11, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 222, i32 18}
!36 = !{ptr @iva_wkup_sleep_deps, !37, !"iva_wkup_sleep_deps", i1 false, i1 false}
!37 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 221, i32 25}
!38 = !{ptr @.str.12, !39, !"<string literal>", i1 false, i1 false}
!39 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 356, i32 13}
!40 = !{ptr @.str.13, !41, !"<string literal>", i1 false, i1 false}
!41 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 357, i32 24}
!42 = !{ptr @coreaon_7xx_clkdm, !43, !"coreaon_7xx_clkdm", i1 false, i1 false}
!43 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 355, i32 27}
!44 = !{ptr @.str.14, !45, !"<string literal>", i1 false, i1 false}
!45 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 366, i32 24}
!46 = !{ptr @ipu1_7xx_clkdm, !47, !"ipu1_7xx_clkdm", i1 false, i1 false}
!47 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 364, i32 27}
!48 = !{ptr @.str.15, !49, !"<string literal>", i1 false, i1 false}
!49 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 166, i32 18}
!50 = !{ptr @.str.16, !51, !"<string literal>", i1 false, i1 false}
!51 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 169, i32 18}
!52 = !{ptr @.str.17, !53, !"<string literal>", i1 false, i1 false}
!53 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 171, i32 18}
!54 = !{ptr @.str.18, !55, !"<string literal>", i1 false, i1 false}
!55 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 172, i32 18}
!56 = !{ptr @.str.19, !57, !"<string literal>", i1 false, i1 false}
!57 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 173, i32 18}
!58 = !{ptr @.str.20, !59, !"<string literal>", i1 false, i1 false}
!59 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 174, i32 18}
!60 = !{ptr @.str.21, !61, !"<string literal>", i1 false, i1 false}
!61 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 175, i32 18}
!62 = !{ptr @.str.22, !63, !"<string literal>", i1 false, i1 false}
!63 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 176, i32 18}
!64 = !{ptr @.str.23, !65, !"<string literal>", i1 false, i1 false}
!65 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 177, i32 18}
!66 = !{ptr @.str.24, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 180, i32 18}
!68 = !{ptr @.str.25, !69, !"<string literal>", i1 false, i1 false}
!69 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 181, i32 18}
!70 = !{ptr @.str.26, !71, !"<string literal>", i1 false, i1 false}
!71 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 182, i32 18}
!72 = !{ptr @.str.27, !73, !"<string literal>", i1 false, i1 false}
!73 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 183, i32 18}
!74 = !{ptr @.str.28, !75, !"<string literal>", i1 false, i1 false}
!75 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 186, i32 18}
!76 = !{ptr @.str.29, !77, !"<string literal>", i1 false, i1 false}
!77 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 187, i32 18}
!78 = !{ptr @.str.30, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 188, i32 18}
!80 = !{ptr @.str.31, !81, !"<string literal>", i1 false, i1 false}
!81 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 189, i32 18}
!82 = !{ptr @ipu1_wkup_sleep_deps, !83, !"ipu1_wkup_sleep_deps", i1 false, i1 false}
!83 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 165, i32 25}
!84 = !{ptr @.str.32, !85, !"<string literal>", i1 false, i1 false}
!85 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 378, i32 24}
!86 = !{ptr @ipu2_7xx_clkdm, !87, !"ipu2_7xx_clkdm", i1 false, i1 false}
!87 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 376, i32 27}
!88 = !{ptr @ipu2_wkup_sleep_deps, !89, !"ipu2_wkup_sleep_deps", i1 false, i1 false}
!89 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 193, i32 25}
!90 = !{ptr @.str.33, !91, !"<string literal>", i1 false, i1 false}
!91 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 390, i32 24}
!92 = !{ptr @l3init_7xx_clkdm, !93, !"l3init_7xx_clkdm", i1 false, i1 false}
!93 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 388, i32 27}
!94 = !{ptr @l3init_wkup_sleep_deps, !95, !"l3init_wkup_sleep_deps", i1 false, i1 false}
!95 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 226, i32 25}
!96 = !{ptr @l4sec_7xx_clkdm, !97, !"l4sec_7xx_clkdm", i1 false, i1 false}
!97 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 400, i32 27}
!98 = !{ptr @l4sec_wkup_sleep_deps, !99, !"l4sec_wkup_sleep_deps", i1 false, i1 false}
!99 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 245, i32 25}
!100 = !{ptr @l3main1_7xx_clkdm, !101, !"l3main1_7xx_clkdm", i1 false, i1 false}
!101 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 412, i32 27}
!102 = !{ptr @.str.34, !103, !"<string literal>", i1 false, i1 false}
!103 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 424, i32 24}
!104 = !{ptr @vpe_7xx_clkdm, !105, !"vpe_7xx_clkdm", i1 false, i1 false}
!105 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 422, i32 27}
!106 = !{ptr @vpe_wkup_sleep_deps, !107, !"vpe_wkup_sleep_deps", i1 false, i1 false}
!107 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 306, i32 25}
!108 = !{ptr @.str.35, !109, !"<string literal>", i1 false, i1 false}
!109 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 435, i32 13}
!110 = !{ptr @.str.36, !111, !"<string literal>", i1 false, i1 false}
!111 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 436, i32 24}
!112 = !{ptr @mpu_7xx_clkdm, !113, !"mpu_7xx_clkdm", i1 false, i1 false}
!113 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 434, i32 27}
!114 = !{ptr @.str.37, !115, !"<string literal>", i1 false, i1 false}
!115 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 252, i32 18}
!116 = !{ptr @mpu_wkup_sleep_deps, !117, !"mpu_wkup_sleep_deps", i1 false, i1 false}
!117 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 251, i32 25}
!118 = !{ptr @.str.38, !119, !"<string literal>", i1 false, i1 false}
!119 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 446, i32 13}
!120 = !{ptr @.str.39, !121, !"<string literal>", i1 false, i1 false}
!121 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 447, i32 24}
!122 = !{ptr @custefuse_7xx_clkdm, !123, !"custefuse_7xx_clkdm", i1 false, i1 false}
!123 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 445, i32 27}
!124 = !{ptr @ipu_7xx_clkdm, !125, !"ipu_7xx_clkdm", i1 false, i1 false}
!125 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 454, i32 27}
!126 = !{ptr @.str.40, !127, !"<string literal>", i1 false, i1 false}
!127 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 465, i32 13}
!128 = !{ptr @.str.41, !129, !"<string literal>", i1 false, i1 false}
!129 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 466, i32 24}
!130 = !{ptr @mpu1_7xx_clkdm, !131, !"mpu1_7xx_clkdm", i1 false, i1 false}
!131 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 464, i32 27}
!132 = !{ptr @gmac_7xx_clkdm, !133, !"gmac_7xx_clkdm", i1 false, i1 false}
!133 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 473, i32 27}
!134 = !{ptr @gmac_wkup_sleep_deps, !135, !"gmac_wkup_sleep_deps", i1 false, i1 false}
!135 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 153, i32 25}
!136 = !{ptr @l4cfg_7xx_clkdm, !137, !"l4cfg_7xx_clkdm", i1 false, i1 false}
!137 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 485, i32 27}
!138 = !{ptr @.str.42, !139, !"<string literal>", i1 false, i1 false}
!139 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 496, i32 13}
!140 = !{ptr @dma_7xx_clkdm, !141, !"dma_7xx_clkdm", i1 false, i1 false}
!141 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 495, i32 27}
!142 = !{ptr @dma_wkup_sleep_deps, !143, !"dma_wkup_sleep_deps", i1 false, i1 false}
!143 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 39, i32 25}
!144 = !{ptr @.str.43, !145, !"<string literal>", i1 false, i1 false}
!145 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 507, i32 13}
!146 = !{ptr @.str.44, !147, !"<string literal>", i1 false, i1 false}
!147 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 508, i32 24}
!148 = !{ptr @rtc_7xx_clkdm, !149, !"rtc_7xx_clkdm", i1 false, i1 false}
!149 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 506, i32 27}
!150 = !{ptr @pcie_7xx_clkdm, !151, !"pcie_7xx_clkdm", i1 false, i1 false}
!151 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 515, i32 27}
!152 = !{ptr @pcie_wkup_sleep_deps, !153, !"pcie_wkup_sleep_deps", i1 false, i1 false}
!153 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 280, i32 25}
!154 = !{ptr @atl_7xx_clkdm, !155, !"atl_7xx_clkdm", i1 false, i1 false}
!155 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 527, i32 27}
!156 = !{ptr @.str.45, !157, !"<string literal>", i1 false, i1 false}
!157 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 538, i32 13}
!158 = !{ptr @l3instr_7xx_clkdm, !159, !"l3instr_7xx_clkdm", i1 false, i1 false}
!159 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 537, i32 27}
!160 = !{ptr @.str.46, !161, !"<string literal>", i1 false, i1 false}
!161 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 547, i32 24}
!162 = !{ptr @dss_7xx_clkdm, !163, !"dss_7xx_clkdm", i1 false, i1 false}
!163 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 545, i32 27}
!164 = !{ptr @dss_wkup_sleep_deps, !165, !"dss_wkup_sleep_deps", i1 false, i1 false}
!165 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 111, i32 25}
!166 = !{ptr @emif_7xx_clkdm, !167, !"emif_7xx_clkdm", i1 false, i1 false}
!167 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 557, i32 27}
!168 = !{ptr @.str.47, !169, !"<string literal>", i1 false, i1 false}
!169 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 568, i32 13}
!170 = !{ptr @.str.48, !171, !"<string literal>", i1 false, i1 false}
!171 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 569, i32 24}
!172 = !{ptr @emu_7xx_clkdm, !173, !"emu_7xx_clkdm", i1 false, i1 false}
!173 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 567, i32 27}
!174 = !{ptr @.str.49, !175, !"<string literal>", i1 false, i1 false}
!175 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 578, i32 24}
!176 = !{ptr @dsp2_7xx_clkdm, !177, !"dsp2_7xx_clkdm", i1 false, i1 false}
!177 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 576, i32 27}
!178 = !{ptr @dsp2_wkup_sleep_deps, !179, !"dsp2_wkup_sleep_deps", i1 false, i1 false}
!179 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 84, i32 25}
!180 = !{ptr @.str.50, !181, !"<string literal>", i1 false, i1 false}
!181 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 590, i32 24}
!182 = !{ptr @dsp1_7xx_clkdm, !183, !"dsp1_7xx_clkdm", i1 false, i1 false}
!183 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 588, i32 27}
!184 = !{ptr @dsp1_wkup_sleep_deps, !185, !"dsp1_wkup_sleep_deps", i1 false, i1 false}
!185 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 57, i32 25}
!186 = !{ptr @.str.51, !187, !"<string literal>", i1 false, i1 false}
!187 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 602, i32 24}
!188 = !{ptr @cam_7xx_clkdm, !189, !"cam_7xx_clkdm", i1 false, i1 false}
!189 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 600, i32 27}
!190 = !{ptr @cam_wkup_sleep_deps, !191, !"cam_wkup_sleep_deps", i1 false, i1 false}
!191 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 34, i32 25}
!192 = !{ptr @l4per_7xx_clkdm, !193, !"l4per_7xx_clkdm", i1 false, i1 false}
!193 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 612, i32 27}
!194 = !{ptr @.str.52, !195, !"<string literal>", i1 false, i1 false}
!195 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 624, i32 24}
!196 = !{ptr @gpu_7xx_clkdm, !197, !"gpu_7xx_clkdm", i1 false, i1 false}
!197 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 622, i32 27}
!198 = !{ptr @gpu_wkup_sleep_deps, !199, !"gpu_wkup_sleep_deps", i1 false, i1 false}
!199 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 159, i32 25}
!200 = !{ptr @.str.53, !201, !"<string literal>", i1 false, i1 false}
!201 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 636, i32 24}
!202 = !{ptr @eve4_7xx_clkdm, !203, !"eve4_7xx_clkdm", i1 false, i1 false}
!203 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 634, i32 27}
!204 = !{ptr @eve4_wkup_sleep_deps, !205, !"eve4_wkup_sleep_deps", i1 false, i1 false}
!205 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 144, i32 25}
!206 = !{ptr @.str.54, !207, !"<string literal>", i1 false, i1 false}
!207 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 648, i32 24}
!208 = !{ptr @eve2_7xx_clkdm, !209, !"eve2_7xx_clkdm", i1 false, i1 false}
!209 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 646, i32 27}
!210 = !{ptr @eve2_wkup_sleep_deps, !211, !"eve2_wkup_sleep_deps", i1 false, i1 false}
!211 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 126, i32 25}
!212 = !{ptr @.str.55, !213, !"<string literal>", i1 false, i1 false}
!213 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 660, i32 24}
!214 = !{ptr @eve3_7xx_clkdm, !215, !"eve3_7xx_clkdm", i1 false, i1 false}
!215 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 658, i32 27}
!216 = !{ptr @eve3_wkup_sleep_deps, !217, !"eve3_wkup_sleep_deps", i1 false, i1 false}
!217 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 135, i32 25}
!218 = !{ptr @.str.56, !219, !"<string literal>", i1 false, i1 false}
!219 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 672, i32 24}
!220 = !{ptr @wkupaon_7xx_clkdm, !221, !"wkupaon_7xx_clkdm", i1 false, i1 false}
!221 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 670, i32 27}
!222 = !{ptr @.str.57, !223, !"<string literal>", i1 false, i1 false}
!223 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 682, i32 24}
!224 = !{ptr @eve1_7xx_clkdm, !225, !"eve1_7xx_clkdm", i1 false, i1 false}
!225 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 680, i32 27}
!226 = !{ptr @eve1_wkup_sleep_deps, !227, !"eve1_wkup_sleep_deps", i1 false, i1 false}
!227 = !{!"../arch/arm/mach-omap2/clockdomains7xx_data.c", i32 117, i32 25}
!228 = !{i32 1, !"wchar_size", i32 2}
!229 = !{i32 1, !"min_enum_size", i32 4}
!230 = !{i32 8, !"branch-target-enforcement", i32 0}
!231 = !{i32 8, !"sign-return-address", i32 0}
!232 = !{i32 8, !"sign-return-address-all", i32 0}
!233 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!234 = !{i32 7, !"uwtable", i32 1}
!235 = !{i32 7, !"frame-pointer", i32 2}
!236 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
