

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'
================================================================
* Date:           Thu Dec 29 14:58:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    18830|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     8204|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     8204|    18866|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln75_fu_88_p2     |         +|   0|  0|    16|           9|           1|
    |and_ln75_fu_138_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln75_fu_82_p2    |      icmp|   0|  0|    11|           9|          10|
    |lshr_ln75_fu_113_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln75_fu_154_p2     |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln75_3_fu_148_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln75_fu_126_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln75_fu_132_p2    |       xor|   0|  0|  4096|        8192|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 18830|       41011|       40975|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |i_fu_42                  |   9|          2|     9|         18|
    |this_5_9_fu_46           |   9|          2|  8192|      16384|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  36|          8|  8203|      16406|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |     1|   0|     1|          0|
    |ap_done_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |i_fu_42                  |     9|   0|     9|          0|
    |this_5_9_fu_46           |  8192|   0|  8192|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  8204|   0|  8204|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_13|  return value|
|this_5_8             |   in|  8192|     ap_none|                              this_5_8|        scalar|
|this_0_load_2        |   in|  8192|     ap_none|                         this_0_load_2|        scalar|
|this_5_9_out         |  out|  8192|      ap_vld|                          this_5_9_out|       pointer|
|this_5_9_out_ap_vld  |  out|     1|      ap_vld|                          this_5_9_out|       pointer|
+---------------------+-----+------+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%this_5_9 = alloca i32 1"   --->   Operation 5 'alloca' 'this_5_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_0_load_2_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_0_load_2"   --->   Operation 6 'read' 'this_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_5_8_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_8"   --->   Operation 7 'read' 'this_5_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_5_8_read, i8192 %this_5_9"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i51"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_27 = load i9 %i" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 11 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.73ns)   --->   "%icmp_ln75 = icmp_eq  i9 %i_27, i9 256" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 13 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.90ns)   --->   "%add_ln75 = add i9 %i_27, i9 1" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 15 'add' 'add_ln75' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc.i51.split, void %for.inc657.preheader.exitStub" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 16 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%this_5_9_load = load i8192 %this_5_9" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 17 'load' 'this_5_9_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 18 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i9 %i_27" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 19 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln75, i5 0" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 20 'bitconcatenate' 'shl_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%zext_ln75 = zext i13 %shl_ln75_2" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 21 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%lshr_ln75 = lshr i8192 %this_0_load_2_read, i8192 %zext_ln75" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 22 'lshr' 'lshr_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%trunc_ln75_3 = trunc i8192 %lshr_ln75" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 23 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i13 %shl_ln75_2" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 24 'zext' 'zext_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%shl_ln75 = shl i8192 4294967295, i8192 %zext_ln75_5" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 25 'shl' 'shl_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%xor_ln75 = xor i8192 %shl_ln75, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 26 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%and_ln75 = and i8192 %this_5_9_load, i8192 %xor_ln75" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 27 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%zext_ln75_6 = zext i32 %trunc_ln75_3" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 28 'zext' 'zext_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%shl_ln75_3 = shl i8192 %zext_ln75_6, i8192 %zext_ln75_5" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 29 'shl' 'shl_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln75 = or i8192 %and_ln75, i8192 %shl_ln75_3" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 30 'or' 'or_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln75 = store i8192 %or_ln75, i8192 %this_5_9" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 31 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln75 = store i9 %add_ln75, i9 %i" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 32 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc.i51" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 33 'br' 'br_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%this_5_9_load_1 = load i8192 %this_5_9"   --->   Operation 34 'load' 'this_5_9_load_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_9_out, i8192 %this_5_9_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_5_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011]
this_5_9              (alloca           ) [ 011]
this_0_load_2_read    (read             ) [ 011]
this_5_8_read         (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_27                  (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln75             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln75              (add              ) [ 000]
br_ln75               (br               ) [ 000]
this_5_9_load         (load             ) [ 000]
specloopname_ln75     (specloopname     ) [ 000]
trunc_ln75            (trunc            ) [ 000]
shl_ln75_2            (bitconcatenate   ) [ 000]
zext_ln75             (zext             ) [ 000]
lshr_ln75             (lshr             ) [ 000]
trunc_ln75_3          (trunc            ) [ 000]
zext_ln75_5           (zext             ) [ 000]
shl_ln75              (shl              ) [ 000]
xor_ln75              (xor              ) [ 000]
and_ln75              (and              ) [ 000]
zext_ln75_6           (zext             ) [ 000]
shl_ln75_3            (shl              ) [ 000]
or_ln75               (or               ) [ 000]
store_ln75            (store            ) [ 000]
store_ln75            (store            ) [ 000]
br_ln75               (br               ) [ 000]
this_5_9_load_1       (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_0_load_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0_load_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_5_9_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_9_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="this_5_9_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_9/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="this_0_load_2_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8192" slack="0"/>
<pin id="52" dir="0" index="1" bw="8192" slack="0"/>
<pin id="53" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_0_load_2_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="this_5_8_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8192" slack="0"/>
<pin id="58" dir="0" index="1" bw="8192" slack="0"/>
<pin id="59" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_8_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8192" slack="0"/>
<pin id="65" dir="0" index="2" bw="8192" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8192" slack="0"/>
<pin id="71" dir="0" index="1" bw="8192" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_27_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="1"/>
<pin id="81" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln75_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln75_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_5_9_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8192" slack="1"/>
<pin id="96" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_9_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln75_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="shl_ln75_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_2/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln75_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="lshr_ln75_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8192" slack="1"/>
<pin id="115" dir="0" index="1" bw="13" slack="0"/>
<pin id="116" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln75/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln75_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln75_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln75_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="33" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln75/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln75_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8192" slack="0"/>
<pin id="134" dir="0" index="1" bw="8192" slack="0"/>
<pin id="135" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="and_ln75_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8192" slack="0"/>
<pin id="140" dir="0" index="1" bw="8192" slack="0"/>
<pin id="141" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln75_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_6/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln75_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="13" slack="0"/>
<pin id="151" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln75_3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="or_ln75_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8192" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="0"/>
<pin id="157" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln75_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8192" slack="0"/>
<pin id="162" dir="0" index="1" bw="8192" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln75_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="this_5_9_load_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8192" slack="1"/>
<pin id="172" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_9_load_1/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="181" class="1005" name="this_5_9_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8192" slack="0"/>
<pin id="183" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_9 "/>
</bind>
</comp>

<comp id="189" class="1005" name="this_0_load_2_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8192" slack="1"/>
<pin id="191" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_0_load_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="56" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="79" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="113" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="101" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="94" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="118" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="122" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="138" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="88" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="177"><net_src comp="42" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="184"><net_src comp="46" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="192"><net_src comp="50" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_5_9_out | {2 }
 - Input state : 
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_75_13 : this_5_8 | {1 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_75_13 : this_0_load_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln75 : 1
		add_ln75 : 1
		br_ln75 : 2
		trunc_ln75 : 1
		shl_ln75_2 : 2
		zext_ln75 : 3
		lshr_ln75 : 4
		trunc_ln75_3 : 5
		zext_ln75_5 : 3
		shl_ln75 : 4
		xor_ln75 : 5
		and_ln75 : 5
		zext_ln75_6 : 6
		shl_ln75_3 : 7
		or_ln75 : 8
		store_ln75 : 8
		store_ln75 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln75_fu_132        |    0    |   4096  |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln75_fu_138        |    0    |   4096  |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln75_fu_154        |    0    |   4096  |
|----------|-------------------------------|---------|---------|
|   lshr   |        lshr_ln75_fu_113       |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln75_fu_126        |    0    |   104   |
|          |       shl_ln75_3_fu_148       |    0    |   100   |
|----------|-------------------------------|---------|---------|
|    add   |         add_ln75_fu_88        |    0    |    16   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln75_fu_82        |    0    |    11   |
|----------|-------------------------------|---------|---------|
|   read   | this_0_load_2_read_read_fu_50 |    0    |    0    |
|          |    this_5_8_read_read_fu_56   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_62     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |        trunc_ln75_fu_97       |    0    |    0    |
|          |      trunc_ln75_3_fu_118      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|       shl_ln75_2_fu_101       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln75_fu_109       |    0    |    0    |
|   zext   |       zext_ln75_5_fu_122      |    0    |    0    |
|          |       zext_ln75_6_fu_144      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |  14690  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_174        |    9   |
|this_0_load_2_read_reg_189|  8192  |
|     this_5_9_reg_181     |  8192  |
+--------------------------+--------+
|           Total          |  16393 |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  14690 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  16393 |    -   |
+-----------+--------+--------+
|   Total   |  16393 |  14690 |
+-----------+--------+--------+
