Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7be3a362e0e942469fb632d608b966df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot random_gen_tb_behav xil_defaultlib.random_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Vivado/Work/random_generator/random_generator.srcs/sources_1/new/random_gen2.v" Line 3. Module random_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_gen
Compiling module xil_defaultlib.random_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_gen_tb_behav
