<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DAC_NEW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DAC_Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DAC_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DAC_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DAC_Top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DAC_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DAC_Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DAC_Top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DAC_Top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DAC_Top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DAC_Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DAC_Top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DAC_Top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DAC_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DAC_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DAC_Top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DAC_Top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DAC_Top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DAC_Top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DAC_Top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DAC_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DAC_Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DAC_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DAC_Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DAC_Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DAC_Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DAC_Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DAC_Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DAC_Top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DAC_Top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DAC_Top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DAC_Top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DAC_Top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DAC_Top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DAC_Top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DAC_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dac_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dac_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dac_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sin_rom.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="square_rom.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DAC_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_DAC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_DAC_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DAC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="trai_rom.tfi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493817463" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493817463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494073223" xil_pn:in_ck="-5312396112194540138" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494073222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DAC_Top.v"/>
      <outfile xil_pn:name="frequency_tiaozhi.v"/>
      <outfile xil_pn:name="phase_tiaozhi.v"/>
      <outfile xil_pn:name="sin_rom.v"/>
      <outfile xil_pn:name="square_rom.v"/>
      <outfile xil_pn:name="test_DAC.v"/>
      <outfile xil_pn:name="trai_rom.v"/>
      <outfile xil_pn:name="wave_select.v"/>
    </transform>
    <transform xil_pn:end_ts="1493817463" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2211135883454980962" xil_pn:start_ts="1493817463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493817463" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4282845094197059680" xil_pn:start_ts="1493817463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493817463" xil_pn:in_ck="-8632435532606638935" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6767005191137045468" xil_pn:start_ts="1493817463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sin.v"/>
      <outfile xil_pn:name="ipcore_dir/square.ngc"/>
      <outfile xil_pn:name="ipcore_dir/square.v"/>
      <outfile xil_pn:name="ipcore_dir/triangular.ngc"/>
      <outfile xil_pn:name="ipcore_dir/triangular.v"/>
    </transform>
    <transform xil_pn:end_ts="1494073227" xil_pn:in_ck="-5312396112194540138" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494073227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DAC_Top.v"/>
      <outfile xil_pn:name="frequency_tiaozhi.v"/>
      <outfile xil_pn:name="phase_tiaozhi.v"/>
      <outfile xil_pn:name="sin_rom.v"/>
      <outfile xil_pn:name="square_rom.v"/>
      <outfile xil_pn:name="test_DAC.v"/>
      <outfile xil_pn:name="trai_rom.v"/>
      <outfile xil_pn:name="wave_select.v"/>
    </transform>
    <transform xil_pn:end_ts="1494073231" xil_pn:in_ck="2454959538269053123" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="374632741345301085" xil_pn:start_ts="1494073227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_DAC_beh.prj"/>
      <outfile xil_pn:name="test_DAC_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494073231" xil_pn:in_ck="3717217602917445174" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3014406067913336000" xil_pn:start_ts="1494073231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_DAC_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1493816521" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493816521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493816521" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1167203202302569197" xil_pn:start_ts="1493816521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493817321" xil_pn:in_ck="-8632435532606638935" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6767005191137045468" xil_pn:start_ts="1493817320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sin.v"/>
      <outfile xil_pn:name="ipcore_dir/square.ngc"/>
      <outfile xil_pn:name="ipcore_dir/square.v"/>
      <outfile xil_pn:name="ipcore_dir/triangular.ngc"/>
      <outfile xil_pn:name="ipcore_dir/triangular.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493816521" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3899837217178870255" xil_pn:start_ts="1493816521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493816521" xil_pn:in_ck="5963618175267479318" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1493816521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493816521" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2676977570620092506" xil_pn:start_ts="1493816521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493860120" xil_pn:in_ck="2163831602586451192" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="616671050148138511" xil_pn:start_ts="1493860114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DAC_Top.lso"/>
      <outfile xil_pn:name="DAC_Top.ngc"/>
      <outfile xil_pn:name="DAC_Top.ngr"/>
      <outfile xil_pn:name="DAC_Top.prj"/>
      <outfile xil_pn:name="DAC_Top.stx"/>
      <outfile xil_pn:name="DAC_Top.syr"/>
      <outfile xil_pn:name="DAC_Top.xst"/>
      <outfile xil_pn:name="DAC_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1493859753" xil_pn:in_ck="90444863028" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981220391721788" xil_pn:start_ts="1493859753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493860124" xil_pn:in_ck="-3656987582230888857" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5924359721164540863" xil_pn:start_ts="1493860120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DAC_Top.bld"/>
      <outfile xil_pn:name="DAC_Top.ngd"/>
      <outfile xil_pn:name="DAC_Top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493860127" xil_pn:in_ck="-5193757998394032203" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1493860124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DAC_Top.pcf"/>
      <outfile xil_pn:name="DAC_Top_map.map"/>
      <outfile xil_pn:name="DAC_Top_map.mrp"/>
      <outfile xil_pn:name="DAC_Top_map.ncd"/>
      <outfile xil_pn:name="DAC_Top_map.ngm"/>
      <outfile xil_pn:name="DAC_Top_map.xrpt"/>
      <outfile xil_pn:name="DAC_Top_summary.xml"/>
      <outfile xil_pn:name="DAC_Top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493860135" xil_pn:in_ck="-386255669276647090" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1493860127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DAC_Top.ncd"/>
      <outfile xil_pn:name="DAC_Top.pad"/>
      <outfile xil_pn:name="DAC_Top.par"/>
      <outfile xil_pn:name="DAC_Top.ptwx"/>
      <outfile xil_pn:name="DAC_Top.unroutes"/>
      <outfile xil_pn:name="DAC_Top.xpi"/>
      <outfile xil_pn:name="DAC_Top_pad.csv"/>
      <outfile xil_pn:name="DAC_Top_pad.txt"/>
      <outfile xil_pn:name="DAC_Top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493860143" xil_pn:in_ck="107262508575551869" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1493860135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="DAC_Top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dac_top.bgn"/>
      <outfile xil_pn:name="dac_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1493858238" xil_pn:in_ck="157803250007622599" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1493858237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1493860135" xil_pn:in_ck="-5193757998394032335" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1493860133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DAC_Top.twr"/>
      <outfile xil_pn:name="DAC_Top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
