# compile vhdl design source files
vhdl xil_defaultlib  "../../../segdisp_16.3.srcs/sources_1/imports/new/counter.vhd"
vhdl xil_defaultlib  "../../../segdisp_16.3.srcs/sources_1/imports/SegmentDisplay.srcs/sim_1/new/SegDisp_tb.vhd"

# Do not sort compile order
nosort
