Analysis & Synthesis report for AsservissementEMG30
Mon Dec 18 16:25:52 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: GenePWM:inst4
 14. Parameter Settings for User Entity Instance: AsservissementPI:inst|Limiteur0Reset:inst19
 15. Parameter Settings for User Entity Instance: AsservissementPI:inst|Additionneur_Soust_X:inst5
 16. Parameter Settings for User Entity Instance: AsservissementPI:inst|Additionneur_Soust_X:inst4
 17. Parameter Settings for User Entity Instance: AsservissementPI:inst|Multiplieur_X:inst9
 18. Parameter Settings for User Entity Instance: AsservissementPI:inst|Multiplieur_X:inst8
 19. Parameter Settings for User Entity Instance: AsservissementPI:inst|Z_moins_1_X:inst1
 20. Parameter Settings for User Entity Instance: AsservissementPI:inst|Z_moins_1_X:inst2
 21. Parameter Settings for User Entity Instance: Additionneur_Soust_X:inst2
 22. Parameter Settings for User Entity Instance: vitesseCodeur:inst3
 23. Parameter Settings for Inferred Entity Instance: vitesseCodeur:inst3|lpm_divide:Div0
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 18 16:25:52 2017           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; AsservissementEMG30                             ;
; Top-level Entity Name              ; AsservissementEMG30                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 362                                             ;
;     Total combinational functions  ; 359                                             ;
;     Dedicated logic registers      ; 33                                              ;
; Total registers                    ; 33                                              ;
; Total pins                         ; 40                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE22F17C6        ;                     ;
; Top-level entity name                                                      ; AsservissementEMG30 ; AsservissementEMG30 ;
; Family name                                                                ; Cyclone IV E        ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; ../GenePWM/GenePWM.vhd                       ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/GenePWM/GenePWM.vhd                                    ;         ;
; ../vitesseCodeur/vitesseCodeur.vhd           ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/vitesseCodeur/vitesseCodeur.vhd                        ;         ;
; ../AsservissementPI/Z_moins_1_X.vhd          ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/AsservissementPI/Z_moins_1_X.vhd                       ;         ;
; ../AsservissementPI/Multiplieur_X.vhd        ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/AsservissementPI/Multiplieur_X.vhd                     ;         ;
; ../AsservissementPI/Limiteur0Reset.vhd       ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/AsservissementPI/Limiteur0Reset.vhd                    ;         ;
; ../AsservissementPI/AsservissementPI.bdf     ; yes             ; User Block Diagram/Schematic File  ; I:/ROBOT/Robot/AsservissementPI/AsservissementPI.bdf                  ;         ;
; ../AsservissementPI/Additionneur_Soust_X.vhd ; yes             ; User VHDL File                     ; I:/ROBOT/Robot/AsservissementPI/Additionneur_Soust_X.vhd              ;         ;
; AsservissementEMG30.bdf                      ; yes             ; User Block Diagram/Schematic File  ; I:/ROBOT/Robot/AsservissementEMG30/AsservissementEMG30.bdf            ;         ;
; lpm_divide.tdf                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_b2p.tdf                        ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/lpm_divide_b2p.tdf              ;         ;
; db/abs_divider_6dg.tdf                       ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/abs_divider_6dg.tdf             ;         ;
; db/alt_u_div_aaf.tdf                         ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/alt_u_div_aaf.tdf               ;         ;
; db/add_sub_7pc.tdf                           ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/add_sub_7pc.tdf                 ;         ;
; db/add_sub_8pc.tdf                           ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/add_sub_8pc.tdf                 ;         ;
; db/lpm_abs_i0a.tdf                           ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/lpm_abs_i0a.tdf                 ;         ;
; db/lpm_abs_k0a.tdf                           ; yes             ; Auto-Generated Megafunction        ; I:/ROBOT/Robot/AsservissementEMG30/db/lpm_abs_k0a.tdf                 ;         ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 362                         ;
;                                             ;                             ;
; Total combinational functions               ; 359                         ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 121                         ;
;     -- 3 input functions                    ; 202                         ;
;     -- <=2 input functions                  ; 36                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 213                         ;
;     -- arithmetic mode                      ; 146                         ;
;                                             ;                             ;
; Total registers                             ; 33                          ;
;     -- Dedicated logic registers            ; 33                          ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 40                          ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
; Maximum fan-out node                        ; vitesseCodeur:inst3|cpt[13] ;
; Maximum fan-out                             ; 42                          ;
; Total fan-out                               ; 1285                        ;
; Average fan-out                             ; 2.72                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AsservissementEMG30                     ; 359 (0)           ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |AsservissementEMG30                                                                                                                  ; work         ;
;    |GenePWM:inst4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|GenePWM:inst4                                                                                                    ; work         ;
;    |vitesseCodeur:inst3|                 ; 359 (39)          ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3                                                                                              ; work         ;
;       |lpm_divide:Div0|                  ; 320 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3|lpm_divide:Div0                                                                              ; work         ;
;          |lpm_divide_b2p:auto_generated| ; 320 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3|lpm_divide:Div0|lpm_divide_b2p:auto_generated                                                ; work         ;
;             |abs_divider_6dg:divider|    ; 320 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3|lpm_divide:Div0|lpm_divide_b2p:auto_generated|abs_divider_6dg:divider                        ; work         ;
;                |alt_u_div_aaf:divider|   ; 264 (264)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3|lpm_divide:Div0|lpm_divide_b2p:auto_generated|abs_divider_6dg:divider|alt_u_div_aaf:divider  ; work         ;
;                |lpm_abs_i0a:my_abs_den|  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AsservissementEMG30|vitesseCodeur:inst3|lpm_divide:Div0|lpm_divide_b2p:auto_generated|abs_divider_6dg:divider|lpm_abs_i0a:my_abs_den ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+-------------------------------------------------------+------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                         ;
+-------------------------------------------------------+------------------------------------------------------------+
; AsservissementPI:inst|Z_moins_1_X:inst2|No[0,1]       ; Stuck at GND due to stuck port data_in                     ;
; AsservissementPI:inst|Z_moins_1_X:inst1|No[0..16]     ; Lost fanout                                                ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[6..8]      ; Merged with AsservissementPI:inst|Z_moins_1_X:inst2|No[11] ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[3..5,9,12] ; Merged with AsservissementPI:inst|Z_moins_1_X:inst2|No[10] ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[10,11]     ; Stuck at GND due to stuck port data_in                     ;
; GenePWM:inst4|DIR                                     ; Stuck at GND due to stuck port data_in                     ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[2]         ; Stuck at GND due to stuck port data_in                     ;
; GenePWM:inst4|cpt[0..11]                              ; Stuck at GND due to stuck port clock                       ;
; Total Number of Removed Registers = 43                ;                                                            ;
+-------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; AsservissementPI:inst|Z_moins_1_X:inst2|No[0]  ; Stuck at GND              ; GenePWM:inst4|cpt[0], GenePWM:inst4|cpt[3], GenePWM:inst4|cpt[4], GenePWM:inst4|cpt[5], ;
;                                                ; due to stuck port data_in ; GenePWM:inst4|cpt[6], GenePWM:inst4|cpt[7], GenePWM:inst4|cpt[8], GenePWM:inst4|cpt[9], ;
;                                                ;                           ; GenePWM:inst4|cpt[10], GenePWM:inst4|cpt[11]                                            ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[1]  ; Stuck at GND              ; GenePWM:inst4|cpt[1]                                                                    ;
;                                                ; due to stuck port data_in ;                                                                                         ;
; AsservissementPI:inst|Z_moins_1_X:inst2|No[10] ; Stuck at GND              ; GenePWM:inst4|cpt[2]                                                                    ;
;                                                ; due to stuck port data_in ;                                                                                         ;
+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; GenePWM:inst4|PWM                      ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |AsservissementEMG30|GenePWM:inst4|cpt[4]                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |AsservissementEMG30|vitesseCodeur:inst3|cpt[7]                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |AsservissementEMG30|AsservissementPI:inst|Limiteur0Reset:inst19|Ns[11] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GenePWM:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 2500  ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Limiteur0Reset:inst19 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 22    ; Signed Integer                                                  ;
; m              ; 13    ; Signed Integer                                                  ;
; maxout         ; 2500  ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Additionneur_Soust_X:inst5 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                       ;
; soust          ; false ; Enumerated                                                           ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Additionneur_Soust_X:inst4 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                                       ;
; soust          ; true  ; Enumerated                                                           ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Multiplieur_X:inst9 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; coef           ; 0     ; Signed Float                                                  ;
; v              ; 10    ; Signed Integer                                                ;
; n              ; 17    ; Signed Integer                                                ;
; ncoef          ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Multiplieur_X:inst8 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; coef           ; 0     ; Signed Float                                                  ;
; v              ; 10    ; Signed Integer                                                ;
; n              ; 17    ; Signed Integer                                                ;
; ncoef          ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Z_moins_1_X:inst1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 17    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsservissementPI:inst|Z_moins_1_X:inst2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Additionneur_Soust_X:inst2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
; soust          ; false ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vitesseCodeur:inst3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; cptmax         ; 5000  ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vitesseCodeur:inst3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                    ;
; LPM_WIDTHD             ; 14             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_b2p ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 18 16:25:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AsservissementEMG30 -c AsservissementEMG30
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/genepwm/genepwm.vhd
    Info (12022): Found design unit 1: GenePWM-a_GenePWM
    Info (12023): Found entity 1: GenePWM
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/vitessecodeur/vitessecodeur.vhd
    Info (12022): Found design unit 1: vitesseCodeur-a_vitesseCodeur
    Info (12023): Found entity 1: vitesseCodeur
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/asservissementpi/z_moins_1_x.vhd
    Info (12022): Found design unit 1: Z_moins_1_X-a_Z_moins_1_X
    Info (12023): Found entity 1: Z_moins_1_X
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/asservissementpi/multiplieur_x.vhd
    Info (12022): Found design unit 1: Multiplieur_X-a_Multiplieur_X
    Info (12023): Found entity 1: Multiplieur_X
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/asservissementpi/limiteur0reset.vhd
    Info (12022): Found design unit 1: Limiteur0Reset-a_Limiteur0Reset
    Info (12023): Found entity 1: Limiteur0Reset
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/asservissementpi/consigne2.vhd
    Info (12022): Found design unit 1: consigne2-a_consigne2
    Info (12023): Found entity 1: consigne2
Info (12021): Found 1 design units, including 1 entities, in source file /robot/robot/asservissementpi/asservissementpi.bdf
    Info (12023): Found entity 1: AsservissementPI
Info (12021): Found 2 design units, including 1 entities, in source file /robot/robot/asservissementpi/additionneur_soust_x.vhd
    Info (12022): Found design unit 1: Additionneur_Soust_X-a_Additionneur_Soust_X
    Info (12023): Found entity 1: Additionneur_Soust_X
Info (12021): Found 1 design units, including 1 entities, in source file asservissementemg30.bdf
    Info (12023): Found entity 1: AsservissementEMG30
Info (12127): Elaborating entity "AsservissementEMG30" for the top level hierarchy
Info (12128): Elaborating entity "GenePWM" for hierarchy "GenePWM:inst4"
Info (12128): Elaborating entity "AsservissementPI" for hierarchy "AsservissementPI:inst"
Info (12128): Elaborating entity "Limiteur0Reset" for hierarchy "AsservissementPI:inst|Limiteur0Reset:inst19"
Info (12128): Elaborating entity "Additionneur_Soust_X" for hierarchy "AsservissementPI:inst|Additionneur_Soust_X:inst5"
Info (12128): Elaborating entity "Additionneur_Soust_X" for hierarchy "AsservissementPI:inst|Additionneur_Soust_X:inst4"
Info (12128): Elaborating entity "Multiplieur_X" for hierarchy "AsservissementPI:inst|Multiplieur_X:inst9"
Warning (10639): VHDL warning at Multiplieur_X.vhd(23): constant value overflow
Warning (10542): VHDL Variable Declaration warning at math_real.vhd(2373): used initial value expression for variable "RECIPROCAL" because variable was never assigned a value
Info (12128): Elaborating entity "Z_moins_1_X" for hierarchy "AsservissementPI:inst|Z_moins_1_X:inst1"
Info (12128): Elaborating entity "Z_moins_1_X" for hierarchy "AsservissementPI:inst|Z_moins_1_X:inst2"
Info (12128): Elaborating entity "Additionneur_Soust_X" for hierarchy "Additionneur_Soust_X:inst2"
Info (12128): Elaborating entity "vitesseCodeur" for hierarchy "vitesseCodeur:inst3"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vitesseCodeur:inst3|Div0"
Info (12130): Elaborated megafunction instantiation "vitesseCodeur:inst3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "vitesseCodeur:inst3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b2p.tdf
    Info (12023): Found entity 1: lpm_divide_b2p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf
    Info (12023): Found entity 1: abs_divider_6dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a
Info (13014): Ignored 13 buffer(s)
    Info (13016): Ignored 13 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DIR" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vitesseCodeur:inst3|lpm_divide:Div0|lpm_divide_b2p:auto_generated|abs_divider_6dg:divider|alt_u_div_aaf:divider|add_sub_2_result_int[0]~6"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Vconsigne[15]"
    Warning (15610): No output dependent on input pin "Vconsigne[14]"
    Warning (15610): No output dependent on input pin "Vconsigne[13]"
    Warning (15610): No output dependent on input pin "Vconsigne[12]"
    Warning (15610): No output dependent on input pin "Vconsigne[11]"
    Warning (15610): No output dependent on input pin "Vconsigne[10]"
    Warning (15610): No output dependent on input pin "Vconsigne[9]"
    Warning (15610): No output dependent on input pin "Vconsigne[8]"
    Warning (15610): No output dependent on input pin "Vconsigne[7]"
    Warning (15610): No output dependent on input pin "Vconsigne[6]"
    Warning (15610): No output dependent on input pin "Vconsigne[5]"
    Warning (15610): No output dependent on input pin "Vconsigne[4]"
    Warning (15610): No output dependent on input pin "Vconsigne[3]"
    Warning (15610): No output dependent on input pin "Vconsigne[2]"
    Warning (15610): No output dependent on input pin "Vconsigne[1]"
    Warning (15610): No output dependent on input pin "Vconsigne[0]"
    Warning (15610): No output dependent on input pin "Reset"
    Warning (15610): No output dependent on input pin "T10ms"
Info (21057): Implemented 402 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 362 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Mon Dec 18 16:25:52 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


