verilog work "FullAdder1Bit.v"
verilog work "Adder_Subtractor.v"
verilog work "BCD2Bin.v"
verilog work "BCD2Bin_Testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
