{
  "board": {
    "active_layer": 2,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [],
    "hidden_nets": [
      "",
      "DRAM_VREF",
      "DRAMREF",
      "DRAM_nCS0_B",
      "DRAM_CKE0_A",
      "DRAM_nCS1_B",
      "DRAM_CKE0_B",
      "DRAM_CA0_A",
      "DRAM_CA2_A",
      "DRAM_CA1_A",
      "DRAM_CKE1_A",
      "DRAM_CA5_A",
      "PCIE1_TXN",
      "PCIE1_TXP",
      "DRAM_nRST",
      "DRAM_CA2_B",
      "DRAM_nCS1_A",
      "DRAM_CA5_B",
      "DRAM_CA4_A",
      "DRAM_CA4_B",
      "DRAM_CA3_B",
      "DRAM_CA0_B",
      "DRAM_CA1_B",
      "DRAM_CKE1_B",
      "DRAM_nCS0_A",
      "DRAM_CA3_A",
      "PCIE2_TXN",
      "PCIE2_TXP"
    ],
    "high_contrast_mode": 1,
    "net_color_mode": 0,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": true,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      0,
      1,
      2,
      3,
      4,
      5,
      8,
      9,
      10,
      11,
      12,
      13,
      15,
      16,
      17,
      18,
      19,
      20,
      21,
      22,
      23,
      24,
      25,
      26,
      27,
      28,
      29,
      30,
      32,
      33,
      34,
      35,
      36,
      40,
      41
    ],
    "visible_layers": "05555555_f7550005",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "SBC.kicad_prl",
    "version": 4
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11,
      12,
      13,
      14,
      15
    ],
    "col_widths": [
      35,
      30,
      20,
      14,
      20,
      20,
      20,
      15,
      20,
      20,
      20,
      20,
      20,
      20,
      20,
      20
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": true,
    "filter_by_netclass": true,
    "filter_text": "",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": true,
    "sorting_column": 0
  },
  "project": {
    "files": [
      {
        "name": "SBC.kicad_sch",
        "open": true,
        "window": {
          "display": 2,
          "maximized": true,
          "pos_x": -8,
          "pos_y": -8,
          "size_x": 1936,
          "size_y": 1168
        }
      },
      {
        "name": "SBC.kicad_pcb",
        "open": false,
        "window": {
          "display": 1,
          "maximized": true,
          "pos_x": 1911,
          "pos_y": -9,
          "size_x": 2578,
          "size_y": 1398
        }
      }
    ]
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
