Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: Motorbipolar.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Motorbipolar.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Motorbipolar"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Motorbipolar
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\alber\Documents\DLPs\test\motorBi.vhd" into library work
Parsing entity <Motorbipolar>.
Parsing architecture <a_Motorbi> of entity <motorbipolar>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Motorbipolar> (architecture <a_Motorbi>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\alber\Documents\DLPs\test\motorBi.vhd" Line 139. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Motorbipolar>.
    Related source file is "C:\Users\alber\Documents\DLPs\test\motorBi.vhd".
    Found 1-bit register for signal <bandera>.
    Found 17-bit register for signal <conta1>.
    Found 1-bit register for signal <bandera1>.
    Found 2-bit register for signal <edpre>.
    Found 19-bit register for signal <conta0>.
    Found 19-bit adder for signal <conta0[18]_GND_3_o_add_0_OUT> created at line 49.
    Found 17-bit adder for signal <conta1[16]_GND_3_o_add_4_OUT> created at line 61.
    Found 4-bit 4-to-1 multiplexer for signal <edpre[1]_PWR_3_o_wide_mux_24_OUT> created at line 86.
    Found 1-bit 4-to-1 multiplexer for signal <edpre[1]_GND_3_o_wide_mux_25_OUT<1>> created at line 83.
WARNING:Xst:737 - Found 1-bit latch for signal <edfu<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <edfu<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  15 Multiplexer(s).
Unit <Motorbipolar> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 19-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 17-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Motorbipolar>.
The following registers are absorbed into counter <conta0>: 1 register on signal <conta0>.
The following registers are absorbed into counter <conta1>: 1 register on signal <conta1>.
Unit <Motorbipolar> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 17-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Motorbipolar> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Motorbipolar, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Motorbipolar.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 162
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 34
#      LUT3                        : 2
#      LUT4                        : 18
#      LUT5                        : 8
#      LUT6                        : 26
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 42
#      FD                          : 40
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  11440     0%  
 Number of Slice LUTs:                   90  out of   5720     1%  
    Number used as Logic:                90  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      49  out of     91    53%  
   Number with an unused LUT:             1  out of     91     1%  
   Number of fully used LUT-FF pairs:    41  out of     91    45%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    160     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 40    |
stop                               | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.799ns (Maximum Frequency: 263.227MHz)
   Minimum input arrival time before clock: 2.889ns
   Maximum output required time after clock: 6.509ns
   Maximum combinational path delay: 7.417ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.799ns (frequency: 263.227MHz)
  Total number of paths / destination ports: 1029 / 38
-------------------------------------------------------------------------
Delay:               3.799ns (Levels of Logic = 16)
  Source:            conta0_5 (FF)
  Destination:       conta0_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: conta0_5 to conta0_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.525   1.310  conta0_5 (conta0_5)
     LUT1:I0->O            1   0.254   0.000  Mcount_conta0_cy<5>_rt (Mcount_conta0_cy<5>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_conta0_cy<5> (Mcount_conta0_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<6> (Mcount_conta0_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<7> (Mcount_conta0_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<8> (Mcount_conta0_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<9> (Mcount_conta0_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<10> (Mcount_conta0_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<11> (Mcount_conta0_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<12> (Mcount_conta0_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<13> (Mcount_conta0_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<14> (Mcount_conta0_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<15> (Mcount_conta0_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_conta0_cy<16> (Mcount_conta0_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_conta0_cy<17> (Mcount_conta0_cy<17>)
     XORCY:CI->O           1   0.206   0.682  Mcount_conta0_xor<18> (Result<18>)
     LUT6:I5->O            1   0.254   0.000  conta0_18_rstpot (conta0_18_rstpot)
     FD:D                      0.074          conta0_18
    ----------------------------------------
    Total                      3.799ns (1.807ns logic, 1.992ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.889ns (Levels of Logic = 2)
  Source:            dir (PAD)
  Destination:       edfu_1 (LATCH)
  Destination Clock: stop falling

  Data Path: dir to edfu_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.271  dir_IBUF (dir_IBUF)
     LUT6:I1->O            1   0.254   0.000  Mmux_edpre[1]_GND_3_o_wide_mux_25_OUT<1>11 (edpre[1]_GND_3_o_wide_mux_25_OUT<1>)
     LD:D                      0.036          edfu_1
    ----------------------------------------
    Total                      2.889ns (1.618ns logic, 1.271ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.509ns (Levels of Logic = 3)
  Source:            bandera (FF)
  Destination:       mot<1> (PAD)
  Source Clock:      clk rising

  Data Path: bandera to mot<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.874  bandera (bandera)
     LUT3:I1->O            4   0.250   1.032  Mmux_auxban11 (auxban)
     LUT5:I2->O            1   0.235   0.681  Mmux_mot21 (mot_1_OBUF)
     OBUF:I->O                 2.912          mot_1_OBUF (mot<1>)
    ----------------------------------------
    Total                      6.509ns (3.922ns logic, 2.587ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               7.417ns (Levels of Logic = 4)
  Source:            vel (PAD)
  Destination:       mot<1> (PAD)

  Data Path: vel to mot<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.994  vel_IBUF (vel_IBUF)
     LUT3:I0->O            4   0.235   1.032  Mmux_auxban11 (auxban)
     LUT5:I2->O            1   0.235   0.681  Mmux_mot21 (mot_1_OBUF)
     OBUF:I->O                 2.912          mot_1_OBUF (mot<1>)
    ----------------------------------------
    Total                      7.417ns (4.710ns logic, 2.707ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.799|         |         |         |
stop           |         |    1.336|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.111|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.11 secs
 
--> 

Total memory usage is 4487800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

