INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_image_filter_top -prj image_filter.prj --initfile C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_filter 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_dadd_4_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_dadd_4_full_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_dmul_4_max_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_sitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_sitodp_4_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/AddWeighted.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddWeighted
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/AESL_axi_s_INPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/AESL_axi_s_OUTPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/AXIvideo2Mat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXIvideo2Mat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Block_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/CvtColor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/CvtColor_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Duplicate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Duplicate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Filter2D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Filter2D_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Filter2D_1_k_buf_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D_1_k_buf_eOg_ram
INFO: [VRFC 10-307] analyzing entity Filter2D_1_k_buf_eOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/GaussianBlur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GaussianBlur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_image_filter_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_ama_jbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ama_jbC_DSP48_4
INFO: [VRFC 10-307] analyzing entity image_filter_ama_jbC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_daddrcU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_daddrcU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_dmulsc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_dmulsc4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Aem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Aem_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Aem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Bew.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Bew_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Bew
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_CeG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_CeG_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_CeG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_DeQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_DeQ_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_DeQ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Ee0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Ee0_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Ee0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Ffa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Ffa_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Ffa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Gfk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Gfk_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Gfk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_Hfu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_Hfu_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_Hfu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_IfE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_IfE_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_IfE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_JfO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_JfO_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_JfO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_KfY.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_KfY_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_KfY
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_udo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_udo_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_udo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_vdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_vdy_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_vdy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_wdI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_wdI_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_wdI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_xdS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_xdS_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_xdS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_yd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_yd2_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_yd2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_img_zec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_img_zec_shiftReg
INFO: [VRFC 10-307] analyzing entity image_filter_img_zec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_kbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_kbM_DSP48_5
INFO: [VRFC 10-307] analyzing entity image_filter_mac_kbM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_lbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_lbW_DSP48_6
INFO: [VRFC 10-307] analyzing entity image_filter_mac_lbW
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_pcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_pcA_DSP48_7
INFO: [VRFC 10-307] analyzing entity image_filter_mac_pcA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mac_qcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_qcK_DSP48_8
INFO: [VRFC 10-307] analyzing entity image_filter_mac_qcK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mul_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mul_ibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_ibs_DSP48_3
INFO: [VRFC 10-307] analyzing entity image_filter_mul_ibs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_mux_hbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mux_hbi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/image_filter_sitotde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_sitotde
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Mat2AXIvideo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mat2AXIvideo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sobel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/Sobel_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sobel_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_AddWeigPgM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_AddWeigPgM_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_AddWeigPgM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_CvtColoLf8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoLf8_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoLf8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_CvtColoQgW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoQgW_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoQgW
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_DuplicaNgs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_DuplicaNgs_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_DuplicaNgs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_GaussiaMgi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_GaussiaMgi_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_GaussiaMgi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_Mat2AXIRg6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIRg6_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIRg6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_Sobel_1OgC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_1OgC_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_1OgC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/puf/solution1/sim/vhdl/start_for_Sobel_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_U0_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_U0
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_dadd_4_full_dsp_64.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_dmul_4_max_dsp_64.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_sitodp_4_no_dsp_32.vhd:185]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg
Compiling package floating_point_v7_1_3.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_3.vt2mutils
Compiling package floating_point_v7_1_3.vt2mcomps
Compiling architecture behav of entity xil_defaultlib.Block_proc [block_proc_default]
Compiling architecture behav of entity xil_defaultlib.AXIvideo2Mat [axivideo2mat_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_bkb_DSP48_0 [image_filter_mul_bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_bkb [\image_filter_mul_bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_cud_DSP48_1 [image_filter_mac_cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_cud [\image_filter_mac_cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_dEe_DSP48_2 [image_filter_mac_dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_dEe [\image_filter_mac_dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.CvtColor_1 [cvtcolor_1_default]
Compiling architecture rtl of entity xil_defaultlib.Filter2D_1_k_buf_eOg_ram [\Filter2D_1_k_buf_eOg_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.Filter2D_1_k_buf_eOg [filter2d_1_k_buf_eog_default]
Compiling architecture rtl of entity xil_defaultlib.image_filter_mux_hbi [\image_filter_mux_hbi(id=1,din1_...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_ibs_DSP48_3 [image_filter_mul_ibs_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_ibs [\image_filter_mul_ibs(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_ama_jbC_DSP48_4 [image_filter_ama_jbc_dsp48_4_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_ama_jbC [\image_filter_ama_jbC(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_kbM_DSP48_5 [image_filter_mac_kbm_dsp48_5_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_kbM [\image_filter_mac_kbM(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_lbW_DSP48_6 [image_filter_mac_lbw_dsp48_6_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_lbW [\image_filter_mac_lbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.Filter2D_1 [filter2d_1_default]
Compiling architecture behav of entity xil_defaultlib.GaussianBlur [gaussianblur_default]
Compiling architecture behav of entity xil_defaultlib.Duplicate [duplicate_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_pcA_DSP48_7 [image_filter_mac_pca_dsp48_7_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_pcA [\image_filter_mac_pcA(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_qcK_DSP48_8 [image_filter_mac_qck_dsp48_8_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_qcK [\image_filter_mac_qcK(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.Filter2D [filter2d_default]
Compiling architecture behav of entity xil_defaultlib.Sobel [sobel_default]
Compiling architecture behav of entity xil_defaultlib.Sobel_1 [sobel_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_3.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_3.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_3.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture image_filter_ap_dadd_4_full_dsp_64_arch of entity xil_defaultlib.image_filter_ap_dadd_4_full_dsp_64 [image_filter_ap_dadd_4_full_dsp_...]
Compiling architecture arch of entity xil_defaultlib.image_filter_daddrcU [\image_filter_daddrcU(id=1)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture image_filter_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.image_filter_ap_dmul_4_max_dsp_64 [image_filter_ap_dmul_4_max_dsp_6...]
Compiling architecture arch of entity xil_defaultlib.image_filter_dmulsc4 [\image_filter_dmulsc4(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture image_filter_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.image_filter_ap_sitodp_4_no_dsp_32 [image_filter_ap_sitodp_4_no_dsp_...]
Compiling architecture arch of entity xil_defaultlib.image_filter_sitotde [\image_filter_sitotde(id=1)\]
Compiling architecture behav of entity xil_defaultlib.AddWeighted [addweighted_default]
Compiling architecture behav of entity xil_defaultlib.CvtColor [cvtcolor_default]
Compiling architecture behav of entity xil_defaultlib.Mat2AXIvideo [mat2axivideo_default]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_udo_shiftReg [image_filter_img_udo_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_udo [\image_filter_img_udo(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_vdy_shiftReg [image_filter_img_vdy_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_vdy [\image_filter_img_vdy(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_wdI_shiftReg [image_filter_img_wdi_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_wdI [\image_filter_img_wdI(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_xdS_shiftReg [image_filter_img_xds_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_xdS [\image_filter_img_xdS(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_yd2_shiftReg [image_filter_img_yd2_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_yd2 [\image_filter_img_yd2(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_zec_shiftReg [image_filter_img_zec_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_zec [\image_filter_img_zec(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Aem_shiftReg [image_filter_img_aem_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Aem [\image_filter_img_Aem(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Bew_shiftReg [image_filter_img_bew_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Bew [\image_filter_img_Bew(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_CeG_shiftReg [image_filter_img_ceg_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_CeG [\image_filter_img_CeG(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_DeQ_shiftReg [image_filter_img_deq_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_DeQ [\image_filter_img_DeQ(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Ee0_shiftReg [image_filter_img_ee0_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Ee0 [\image_filter_img_Ee0(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Ffa_shiftReg [image_filter_img_ffa_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Ffa [\image_filter_img_Ffa(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Gfk_shiftReg [image_filter_img_gfk_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Gfk [\image_filter_img_Gfk(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Hfu_shiftReg [image_filter_img_hfu_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_Hfu [\image_filter_img_Hfu(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_IfE_shiftReg [image_filter_img_ife_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_IfE [\image_filter_img_IfE(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_JfO_shiftReg [image_filter_img_jfo_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_JfO [\image_filter_img_JfO(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_KfY_shiftReg [image_filter_img_kfy_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.image_filter_img_KfY [\image_filter_img_KfY(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoLf8_shiftReg [start_for_cvtcololf8_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoLf8 [\start_for_CvtColoLf8(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_GaussiaMgi_shiftReg [start_for_gaussiamgi_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_GaussiaMgi [\start_for_GaussiaMgi(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_DuplicaNgs_shiftReg [start_for_duplicangs_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_DuplicaNgs [\start_for_DuplicaNgs(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_U0_shiftReg [start_for_sobel_u0_shiftreg_defa...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_U0 [\start_for_Sobel_U0(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_1OgC_shiftReg [start_for_sobel_1ogc_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_1OgC [\start_for_Sobel_1OgC(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_AddWeigPgM_shiftReg [start_for_addweigpgm_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_AddWeigPgM [\start_for_AddWeigPgM(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoQgW_shiftReg [start_for_cvtcoloqgw_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoQgW [\start_for_CvtColoQgW(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIRg6_shiftReg [start_for_mat2axirg6_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIRg6 [\start_for_Mat2AXIRg6(1,4)\]
Compiling architecture behav of entity xil_defaultlib.image_filter [image_filter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_INPUT_STREAM [aesl_axi_s_input_stream_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_OUTPUT_STREAM [aesl_axi_s_output_stream_default]
Compiling architecture behav of entity xil_defaultlib.apatb_image_filter_top
Built simulation snapshot image_filter
