
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.445 ; gain = 2.020 ; free physical = 301654 ; free virtual = 385333
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des" "*.svh"]] 
# }
# synth_design -top des3 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top des3 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37484
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 301427 ; free virtual = 385153
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'des3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des3.v:35]
INFO: [Synth 8-6157] synthesizing module 'des' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_sel' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/key_sel.v:36]
INFO: [Synth 8-6155] done synthesizing module 'key_sel' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/key_sel.v:36]
INFO: [Synth 8-6157] synthesizing module 'crp' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox1.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox2.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox3.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox4.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox5.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox5.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox6.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox6.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox7.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox7.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'crp' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/crp.v:35]
WARNING: [Synth 8-6014] Unused sequential element L15_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des.v:205]
WARNING: [Synth 8-6014] Unused sequential element R15_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des.v:209]
INFO: [Synth 8-6155] done synthesizing module 'des' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des.v:35]
INFO: [Synth 8-6155] done synthesizing module 'des3' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des3.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 302089 ; free virtual = 385841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 301658 ; free virtual = 385413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 301618 ; free virtual = 385372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 303065 ; free virtual = 386841
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 48    
	   2 Input     32 Bit         XORs := 48    
+---Registers : 
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 99    
	               32 Bit    Registers := 90    
+---Muxes : 
	   2 Input   56 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2304  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298611 ; free virtual = 382489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sbox1       | dout       | 64x4          | LUT            | 
|sbox2       | dout       | 64x4          | LUT            | 
|sbox3       | dout       | 64x4          | LUT            | 
|sbox4       | dout       | 64x4          | LUT            | 
|sbox5       | dout       | 64x4          | LUT            | 
|sbox6       | dout       | 64x4          | LUT            | 
|sbox7       | dout       | 64x4          | LUT            | 
|sbox8       | dout       | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 297288 ; free virtual = 381174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5801] Static shift register (width=56,length=35) is implemented as 2 RAMB18E1 cells. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/des.v:54]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 297692 ; free virtual = 381578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298762 ; free virtual = 382636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298749 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298679 ; free virtual = 382554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298658 ; free virtual = 382533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298621 ; free virtual = 382496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298601 ; free virtual = 382477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|des3        | u1/key_r_reg[55] | 18     | 56    | NO           | YES                | YES               | 56     | 0       | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |  1541|
|4     |LUT3     |   112|
|5     |LUT4     |  2304|
|6     |LUT6     |  1537|
|7     |MUXCY_L  |     5|
|8     |RAMB18E1 |     2|
|9     |SRL16E   |    56|
|10    |FDRE     |  5958|
|11    |IBUF     |   234|
|12    |OBUF     |    64|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           | 11816|
|2     |  u0     |des        |  3832|
|3     |    u10  |crp_28     |    48|
|4     |    u11  |crp_29     |    48|
|5     |    u12  |crp_30     |    48|
|6     |    u13  |crp_31     |    48|
|7     |    u14  |crp_32     |    48|
|8     |    u15  |crp_33     |    48|
|9     |    u3   |crp_34     |    48|
|10    |    u4   |crp_35     |    48|
|11    |    u5   |crp_36     |    48|
|12    |    u6   |crp_37     |    48|
|13    |    u7   |crp_38     |    48|
|14    |    u8   |crp_39     |    48|
|15    |    u9   |crp_40     |    48|
|16    |    uk   |key_sel_41 |  1320|
|17    |  u1     |des_0      |  3776|
|18    |    u10  |crp_14     |    48|
|19    |    u11  |crp_15     |    48|
|20    |    u12  |crp_16     |    48|
|21    |    u13  |crp_17     |    48|
|22    |    u14  |crp_18     |    48|
|23    |    u15  |crp_19     |    48|
|24    |    u3   |crp_20     |    48|
|25    |    u4   |crp_21     |    48|
|26    |    u5   |crp_22     |    48|
|27    |    u6   |crp_23     |    48|
|28    |    u7   |crp_24     |    48|
|29    |    u8   |crp_25     |    48|
|30    |    u9   |crp_26     |    48|
|31    |    uk   |key_sel_27 |  1320|
|32    |  u2     |des_1      |  3720|
|33    |    u10  |crp        |    48|
|34    |    u11  |crp_2      |    48|
|35    |    u12  |crp_3      |    48|
|36    |    u13  |crp_4      |    48|
|37    |    u14  |crp_5      |    48|
|38    |    u15  |crp_6      |    48|
|39    |    u3   |crp_7      |    48|
|40    |    u4   |crp_8      |    48|
|41    |    u5   |crp_9      |    48|
|42    |    u6   |crp_10     |    48|
|43    |    u7   |crp_11     |    48|
|44    |    u8   |crp_12     |    48|
|45    |    u9   |crp_13     |    48|
|46    |    uk   |key_sel    |  1320|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298599 ; free virtual = 382474
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298627 ; free virtual = 382502
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 298629 ; free virtual = 382503
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2881.555 ; gain = 0.000 ; free physical = 298119 ; free virtual = 381997
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.555 ; gain = 0.000 ; free physical = 298157 ; free virtual = 382041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

Synth Design complete, checksum: 101e3dcf
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 2881.555 ; gain = 29.109 ; free physical = 298390 ; free virtual = 382275
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/util_temp_des3_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/timing_temp_des3_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2988.223 ; gain = 106.668 ; free physical = 299026 ; free virtual = 382930
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/power_temp_des3_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/des/power_temp_des3_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:56:32 2022...
real 122.79
user 112.76
sys 27.92
