library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity MUX is
    port(
        selecao: in std_logic;
	A: in std_logic_vector(31 downto 0);
	B: in std_logic_vector(31 downto 0);
	saida: out std_logic_vector(31 downto 0)
    );
end MUX;

architecture arc_MUX of MUX is
begin
	seletor: process
	begin
		case selecao is
			when '0' => saida <= A;
			when '1' => saida <= B;
			when others => saida <= x"00000000";
		end case;
	end process;
		
end arc_MUX;