

================================================================
== Vitis HLS Report for 'stage_M'
================================================================
* Date:           Wed Nov 15 15:58:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  2.231 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4912|     4912|  12.280 us|  12.280 us|  4912|  4912|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260  |stage_M_Pipeline_VITIS_LOOP_25_1  |      392|      392|   0.980 us|   0.980 us|   392|   392|       no|
        |grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342    |stage_M_Pipeline_l_S_m_0_r_l_m    |     4122|     4122|  10.305 us|  10.305 us|  4122|  4122|       no|
        |grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465  |stage_M_Pipeline_VITIS_LOOP_42_2  |      393|      393|   0.983 us|   0.983 us|   393|   393|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   119|    26704|    18824|    -|
|Memory               |        0|     -|     1248|     1287|    0|
|Multiplexer          |        -|     -|        -|     3058|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   119|    27962|    23171|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260  |stage_M_Pipeline_VITIS_LOOP_25_1  |        0|    0|     50|    159|    0|
    |grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465  |stage_M_Pipeline_VITIS_LOOP_42_2  |        0|    0|     84|    347|    0|
    |grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342    |stage_M_Pipeline_l_S_m_0_r_l_m    |        0|  119|  26570|  18318|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                  |        0|  119|  26704|  18824|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v2_U     |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_1_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_2_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_3_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_4_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_5_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_6_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_7_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_8_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_9_U   |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_10_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_11_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_12_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_13_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_14_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_15_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_16_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_17_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_18_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_19_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_20_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_21_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_22_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_23_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_24_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_25_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_26_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_27_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_28_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_29_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_30_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_31_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_32_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_33_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_34_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_35_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_36_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_37_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |v2_38_U  |stage_M_v2_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    +---------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                          |        0|1248|1287|    0|   390| 1248|    39|        12480|
    +---------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |ap_done             |   9|          2|    1|          2|
    |out_Ax_fifo1_write  |   9|          2|    1|          2|
    |v2_10_address0      |  20|          4|    4|         16|
    |v2_10_ce0           |  20|          4|    1|          4|
    |v2_10_ce1           |   9|          2|    1|          2|
    |v2_10_d0            |  14|          3|   32|         96|
    |v2_10_we0           |  14|          3|    1|          3|
    |v2_11_address0      |  20|          4|    4|         16|
    |v2_11_ce0           |  20|          4|    1|          4|
    |v2_11_ce1           |   9|          2|    1|          2|
    |v2_11_d0            |  14|          3|   32|         96|
    |v2_11_we0           |  14|          3|    1|          3|
    |v2_12_address0      |  20|          4|    4|         16|
    |v2_12_ce0           |  20|          4|    1|          4|
    |v2_12_ce1           |   9|          2|    1|          2|
    |v2_12_d0            |  14|          3|   32|         96|
    |v2_12_we0           |  14|          3|    1|          3|
    |v2_13_address0      |  20|          4|    4|         16|
    |v2_13_ce0           |  20|          4|    1|          4|
    |v2_13_ce1           |   9|          2|    1|          2|
    |v2_13_d0            |  14|          3|   32|         96|
    |v2_13_we0           |  14|          3|    1|          3|
    |v2_14_address0      |  20|          4|    4|         16|
    |v2_14_ce0           |  20|          4|    1|          4|
    |v2_14_ce1           |   9|          2|    1|          2|
    |v2_14_d0            |  14|          3|   32|         96|
    |v2_14_we0           |  14|          3|    1|          3|
    |v2_15_address0      |  20|          4|    4|         16|
    |v2_15_ce0           |  20|          4|    1|          4|
    |v2_15_ce1           |   9|          2|    1|          2|
    |v2_15_d0            |  14|          3|   32|         96|
    |v2_15_we0           |  14|          3|    1|          3|
    |v2_16_address0      |  20|          4|    4|         16|
    |v2_16_ce0           |  20|          4|    1|          4|
    |v2_16_ce1           |   9|          2|    1|          2|
    |v2_16_d0            |  14|          3|   32|         96|
    |v2_16_we0           |  14|          3|    1|          3|
    |v2_17_address0      |  20|          4|    4|         16|
    |v2_17_ce0           |  20|          4|    1|          4|
    |v2_17_ce1           |   9|          2|    1|          2|
    |v2_17_d0            |  14|          3|   32|         96|
    |v2_17_we0           |  14|          3|    1|          3|
    |v2_18_address0      |  20|          4|    4|         16|
    |v2_18_ce0           |  20|          4|    1|          4|
    |v2_18_ce1           |   9|          2|    1|          2|
    |v2_18_d0            |  14|          3|   32|         96|
    |v2_18_we0           |  14|          3|    1|          3|
    |v2_19_address0      |  20|          4|    4|         16|
    |v2_19_ce0           |  20|          4|    1|          4|
    |v2_19_ce1           |   9|          2|    1|          2|
    |v2_19_d0            |  14|          3|   32|         96|
    |v2_19_we0           |  14|          3|    1|          3|
    |v2_1_address0       |  20|          4|    4|         16|
    |v2_1_ce0            |  20|          4|    1|          4|
    |v2_1_ce1            |   9|          2|    1|          2|
    |v2_1_d0             |  14|          3|   32|         96|
    |v2_1_we0            |  14|          3|    1|          3|
    |v2_20_address0      |  20|          4|    4|         16|
    |v2_20_ce0           |  20|          4|    1|          4|
    |v2_20_ce1           |   9|          2|    1|          2|
    |v2_20_d0            |  14|          3|   32|         96|
    |v2_20_we0           |  14|          3|    1|          3|
    |v2_21_address0      |  20|          4|    4|         16|
    |v2_21_ce0           |  20|          4|    1|          4|
    |v2_21_ce1           |   9|          2|    1|          2|
    |v2_21_d0            |  14|          3|   32|         96|
    |v2_21_we0           |  14|          3|    1|          3|
    |v2_22_address0      |  20|          4|    4|         16|
    |v2_22_ce0           |  20|          4|    1|          4|
    |v2_22_ce1           |   9|          2|    1|          2|
    |v2_22_d0            |  14|          3|   32|         96|
    |v2_22_we0           |  14|          3|    1|          3|
    |v2_23_address0      |  20|          4|    4|         16|
    |v2_23_ce0           |  20|          4|    1|          4|
    |v2_23_ce1           |   9|          2|    1|          2|
    |v2_23_d0            |  14|          3|   32|         96|
    |v2_23_we0           |  14|          3|    1|          3|
    |v2_24_address0      |  20|          4|    4|         16|
    |v2_24_ce0           |  20|          4|    1|          4|
    |v2_24_ce1           |   9|          2|    1|          2|
    |v2_24_d0            |  14|          3|   32|         96|
    |v2_24_we0           |  14|          3|    1|          3|
    |v2_25_address0      |  20|          4|    4|         16|
    |v2_25_ce0           |  20|          4|    1|          4|
    |v2_25_ce1           |   9|          2|    1|          2|
    |v2_25_d0            |  14|          3|   32|         96|
    |v2_25_we0           |  14|          3|    1|          3|
    |v2_26_address0      |  20|          4|    4|         16|
    |v2_26_ce0           |  20|          4|    1|          4|
    |v2_26_ce1           |   9|          2|    1|          2|
    |v2_26_d0            |  14|          3|   32|         96|
    |v2_26_we0           |  14|          3|    1|          3|
    |v2_27_address0      |  20|          4|    4|         16|
    |v2_27_ce0           |  20|          4|    1|          4|
    |v2_27_ce1           |   9|          2|    1|          2|
    |v2_27_d0            |  14|          3|   32|         96|
    |v2_27_we0           |  14|          3|    1|          3|
    |v2_28_address0      |  20|          4|    4|         16|
    |v2_28_ce0           |  20|          4|    1|          4|
    |v2_28_ce1           |   9|          2|    1|          2|
    |v2_28_d0            |  14|          3|   32|         96|
    |v2_28_we0           |  14|          3|    1|          3|
    |v2_29_address0      |  20|          4|    4|         16|
    |v2_29_ce0           |  20|          4|    1|          4|
    |v2_29_ce1           |   9|          2|    1|          2|
    |v2_29_d0            |  14|          3|   32|         96|
    |v2_29_we0           |  14|          3|    1|          3|
    |v2_2_address0       |  20|          4|    4|         16|
    |v2_2_ce0            |  20|          4|    1|          4|
    |v2_2_ce1            |   9|          2|    1|          2|
    |v2_2_d0             |  14|          3|   32|         96|
    |v2_2_we0            |  14|          3|    1|          3|
    |v2_30_address0      |  20|          4|    4|         16|
    |v2_30_ce0           |  20|          4|    1|          4|
    |v2_30_ce1           |   9|          2|    1|          2|
    |v2_30_d0            |  14|          3|   32|         96|
    |v2_30_we0           |  14|          3|    1|          3|
    |v2_31_address0      |  20|          4|    4|         16|
    |v2_31_ce0           |  20|          4|    1|          4|
    |v2_31_ce1           |   9|          2|    1|          2|
    |v2_31_d0            |  14|          3|   32|         96|
    |v2_31_we0           |  14|          3|    1|          3|
    |v2_32_address0      |  20|          4|    4|         16|
    |v2_32_ce0           |  20|          4|    1|          4|
    |v2_32_ce1           |   9|          2|    1|          2|
    |v2_32_d0            |  14|          3|   32|         96|
    |v2_32_we0           |  14|          3|    1|          3|
    |v2_33_address0      |  20|          4|    4|         16|
    |v2_33_ce0           |  20|          4|    1|          4|
    |v2_33_ce1           |   9|          2|    1|          2|
    |v2_33_d0            |  14|          3|   32|         96|
    |v2_33_we0           |  14|          3|    1|          3|
    |v2_34_address0      |  20|          4|    4|         16|
    |v2_34_ce0           |  20|          4|    1|          4|
    |v2_34_ce1           |   9|          2|    1|          2|
    |v2_34_d0            |  14|          3|   32|         96|
    |v2_34_we0           |  14|          3|    1|          3|
    |v2_35_address0      |  20|          4|    4|         16|
    |v2_35_ce0           |  20|          4|    1|          4|
    |v2_35_ce1           |   9|          2|    1|          2|
    |v2_35_d0            |  14|          3|   32|         96|
    |v2_35_we0           |  14|          3|    1|          3|
    |v2_36_address0      |  20|          4|    4|         16|
    |v2_36_ce0           |  20|          4|    1|          4|
    |v2_36_ce1           |   9|          2|    1|          2|
    |v2_36_d0            |  14|          3|   32|         96|
    |v2_36_we0           |  14|          3|    1|          3|
    |v2_37_address0      |  20|          4|    4|         16|
    |v2_37_ce0           |  20|          4|    1|          4|
    |v2_37_ce1           |   9|          2|    1|          2|
    |v2_37_d0            |  14|          3|   32|         96|
    |v2_37_we0           |  14|          3|    1|          3|
    |v2_38_address0      |  20|          4|    4|         16|
    |v2_38_ce0           |  20|          4|    1|          4|
    |v2_38_ce1           |   9|          2|    1|          2|
    |v2_38_d0            |  14|          3|   32|         96|
    |v2_38_we0           |  14|          3|    1|          3|
    |v2_3_address0       |  20|          4|    4|         16|
    |v2_3_ce0            |  20|          4|    1|          4|
    |v2_3_ce1            |   9|          2|    1|          2|
    |v2_3_d0             |  14|          3|   32|         96|
    |v2_3_we0            |  14|          3|    1|          3|
    |v2_4_address0       |  20|          4|    4|         16|
    |v2_4_ce0            |  20|          4|    1|          4|
    |v2_4_ce1            |   9|          2|    1|          2|
    |v2_4_d0             |  14|          3|   32|         96|
    |v2_4_we0            |  14|          3|    1|          3|
    |v2_5_address0       |  20|          4|    4|         16|
    |v2_5_ce0            |  20|          4|    1|          4|
    |v2_5_ce1            |   9|          2|    1|          2|
    |v2_5_d0             |  14|          3|   32|         96|
    |v2_5_we0            |  14|          3|    1|          3|
    |v2_6_address0       |  20|          4|    4|         16|
    |v2_6_ce0            |  20|          4|    1|          4|
    |v2_6_ce1            |   9|          2|    1|          2|
    |v2_6_d0             |  14|          3|   32|         96|
    |v2_6_we0            |  14|          3|    1|          3|
    |v2_7_address0       |  20|          4|    4|         16|
    |v2_7_ce0            |  20|          4|    1|          4|
    |v2_7_ce1            |   9|          2|    1|          2|
    |v2_7_d0             |  14|          3|   32|         96|
    |v2_7_we0            |  14|          3|    1|          3|
    |v2_8_address0       |  20|          4|    4|         16|
    |v2_8_ce0            |  20|          4|    1|          4|
    |v2_8_ce1            |   9|          2|    1|          2|
    |v2_8_d0             |  14|          3|   32|         96|
    |v2_8_we0            |  14|          3|    1|          3|
    |v2_9_address0       |  20|          4|    4|         16|
    |v2_9_ce0            |  20|          4|    1|          4|
    |v2_9_ce1            |   9|          2|    1|          2|
    |v2_9_d0             |  14|          3|   32|         96|
    |v2_9_we0            |  14|          3|    1|          3|
    |v2_address0         |  20|          4|    4|         16|
    |v2_ce0              |  20|          4|    1|          4|
    |v2_ce1              |   9|          2|    1|          2|
    |v2_d0               |  14|          3|   32|         96|
    |v2_we0              |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |3058|        635| 1524|       4730|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  6|   0|    6|          0|
    |ap_done_reg                                               |  1|   0|    1|          0|
    |grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260_ap_start_reg  |  1|   0|    1|          0|
    |grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465_ap_start_reg  |  1|   0|    1|          0|
    |grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342_ap_start_reg    |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 10|   0|   10|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|       stage_M|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|       stage_M|  return value|
|v20_0_address0               |  out|   13|   ap_memory|         v20_0|         array|
|v20_0_ce0                    |  out|    1|   ap_memory|         v20_0|         array|
|v20_0_q0                     |   in|   32|   ap_memory|         v20_0|         array|
|v20_1_address0               |  out|   13|   ap_memory|         v20_1|         array|
|v20_1_ce0                    |  out|    1|   ap_memory|         v20_1|         array|
|v20_1_q0                     |   in|   32|   ap_memory|         v20_1|         array|
|v20_2_address0               |  out|   13|   ap_memory|         v20_2|         array|
|v20_2_ce0                    |  out|    1|   ap_memory|         v20_2|         array|
|v20_2_q0                     |   in|   32|   ap_memory|         v20_2|         array|
|v20_3_address0               |  out|   13|   ap_memory|         v20_3|         array|
|v20_3_ce0                    |  out|    1|   ap_memory|         v20_3|         array|
|v20_3_q0                     |   in|   32|   ap_memory|         v20_3|         array|
|v20_4_address0               |  out|   13|   ap_memory|         v20_4|         array|
|v20_4_ce0                    |  out|    1|   ap_memory|         v20_4|         array|
|v20_4_q0                     |   in|   32|   ap_memory|         v20_4|         array|
|v20_5_address0               |  out|   13|   ap_memory|         v20_5|         array|
|v20_5_ce0                    |  out|    1|   ap_memory|         v20_5|         array|
|v20_5_q0                     |   in|   32|   ap_memory|         v20_5|         array|
|v20_6_address0               |  out|   13|   ap_memory|         v20_6|         array|
|v20_6_ce0                    |  out|    1|   ap_memory|         v20_6|         array|
|v20_6_q0                     |   in|   32|   ap_memory|         v20_6|         array|
|v20_7_address0               |  out|   13|   ap_memory|         v20_7|         array|
|v20_7_ce0                    |  out|    1|   ap_memory|         v20_7|         array|
|v20_7_q0                     |   in|   32|   ap_memory|         v20_7|         array|
|v20_8_address0               |  out|   13|   ap_memory|         v20_8|         array|
|v20_8_ce0                    |  out|    1|   ap_memory|         v20_8|         array|
|v20_8_q0                     |   in|   32|   ap_memory|         v20_8|         array|
|v20_9_address0               |  out|   13|   ap_memory|         v20_9|         array|
|v20_9_ce0                    |  out|    1|   ap_memory|         v20_9|         array|
|v20_9_q0                     |   in|   32|   ap_memory|         v20_9|         array|
|v20_10_address0              |  out|   13|   ap_memory|        v20_10|         array|
|v20_10_ce0                   |  out|    1|   ap_memory|        v20_10|         array|
|v20_10_q0                    |   in|   32|   ap_memory|        v20_10|         array|
|v20_11_address0              |  out|   13|   ap_memory|        v20_11|         array|
|v20_11_ce0                   |  out|    1|   ap_memory|        v20_11|         array|
|v20_11_q0                    |   in|   32|   ap_memory|        v20_11|         array|
|v20_12_address0              |  out|   13|   ap_memory|        v20_12|         array|
|v20_12_ce0                   |  out|    1|   ap_memory|        v20_12|         array|
|v20_12_q0                    |   in|   32|   ap_memory|        v20_12|         array|
|v20_13_address0              |  out|   13|   ap_memory|        v20_13|         array|
|v20_13_ce0                   |  out|    1|   ap_memory|        v20_13|         array|
|v20_13_q0                    |   in|   32|   ap_memory|        v20_13|         array|
|v20_14_address0              |  out|   13|   ap_memory|        v20_14|         array|
|v20_14_ce0                   |  out|    1|   ap_memory|        v20_14|         array|
|v20_14_q0                    |   in|   32|   ap_memory|        v20_14|         array|
|v20_15_address0              |  out|   13|   ap_memory|        v20_15|         array|
|v20_15_ce0                   |  out|    1|   ap_memory|        v20_15|         array|
|v20_15_q0                    |   in|   32|   ap_memory|        v20_15|         array|
|v20_16_address0              |  out|   13|   ap_memory|        v20_16|         array|
|v20_16_ce0                   |  out|    1|   ap_memory|        v20_16|         array|
|v20_16_q0                    |   in|   32|   ap_memory|        v20_16|         array|
|v20_17_address0              |  out|   13|   ap_memory|        v20_17|         array|
|v20_17_ce0                   |  out|    1|   ap_memory|        v20_17|         array|
|v20_17_q0                    |   in|   32|   ap_memory|        v20_17|         array|
|v20_18_address0              |  out|   13|   ap_memory|        v20_18|         array|
|v20_18_ce0                   |  out|    1|   ap_memory|        v20_18|         array|
|v20_18_q0                    |   in|   32|   ap_memory|        v20_18|         array|
|v20_19_address0              |  out|   13|   ap_memory|        v20_19|         array|
|v20_19_ce0                   |  out|    1|   ap_memory|        v20_19|         array|
|v20_19_q0                    |   in|   32|   ap_memory|        v20_19|         array|
|v20_20_address0              |  out|   13|   ap_memory|        v20_20|         array|
|v20_20_ce0                   |  out|    1|   ap_memory|        v20_20|         array|
|v20_20_q0                    |   in|   32|   ap_memory|        v20_20|         array|
|v20_21_address0              |  out|   13|   ap_memory|        v20_21|         array|
|v20_21_ce0                   |  out|    1|   ap_memory|        v20_21|         array|
|v20_21_q0                    |   in|   32|   ap_memory|        v20_21|         array|
|v20_22_address0              |  out|   13|   ap_memory|        v20_22|         array|
|v20_22_ce0                   |  out|    1|   ap_memory|        v20_22|         array|
|v20_22_q0                    |   in|   32|   ap_memory|        v20_22|         array|
|v20_23_address0              |  out|   13|   ap_memory|        v20_23|         array|
|v20_23_ce0                   |  out|    1|   ap_memory|        v20_23|         array|
|v20_23_q0                    |   in|   32|   ap_memory|        v20_23|         array|
|v20_24_address0              |  out|   13|   ap_memory|        v20_24|         array|
|v20_24_ce0                   |  out|    1|   ap_memory|        v20_24|         array|
|v20_24_q0                    |   in|   32|   ap_memory|        v20_24|         array|
|v20_25_address0              |  out|   13|   ap_memory|        v20_25|         array|
|v20_25_ce0                   |  out|    1|   ap_memory|        v20_25|         array|
|v20_25_q0                    |   in|   32|   ap_memory|        v20_25|         array|
|v20_26_address0              |  out|   13|   ap_memory|        v20_26|         array|
|v20_26_ce0                   |  out|    1|   ap_memory|        v20_26|         array|
|v20_26_q0                    |   in|   32|   ap_memory|        v20_26|         array|
|v20_27_address0              |  out|   13|   ap_memory|        v20_27|         array|
|v20_27_ce0                   |  out|    1|   ap_memory|        v20_27|         array|
|v20_27_q0                    |   in|   32|   ap_memory|        v20_27|         array|
|v20_28_address0              |  out|   13|   ap_memory|        v20_28|         array|
|v20_28_ce0                   |  out|    1|   ap_memory|        v20_28|         array|
|v20_28_q0                    |   in|   32|   ap_memory|        v20_28|         array|
|v20_29_address0              |  out|   13|   ap_memory|        v20_29|         array|
|v20_29_ce0                   |  out|    1|   ap_memory|        v20_29|         array|
|v20_29_q0                    |   in|   32|   ap_memory|        v20_29|         array|
|v20_30_address0              |  out|   13|   ap_memory|        v20_30|         array|
|v20_30_ce0                   |  out|    1|   ap_memory|        v20_30|         array|
|v20_30_q0                    |   in|   32|   ap_memory|        v20_30|         array|
|v20_31_address0              |  out|   13|   ap_memory|        v20_31|         array|
|v20_31_ce0                   |  out|    1|   ap_memory|        v20_31|         array|
|v20_31_q0                    |   in|   32|   ap_memory|        v20_31|         array|
|v20_32_address0              |  out|   13|   ap_memory|        v20_32|         array|
|v20_32_ce0                   |  out|    1|   ap_memory|        v20_32|         array|
|v20_32_q0                    |   in|   32|   ap_memory|        v20_32|         array|
|v20_33_address0              |  out|   13|   ap_memory|        v20_33|         array|
|v20_33_ce0                   |  out|    1|   ap_memory|        v20_33|         array|
|v20_33_q0                    |   in|   32|   ap_memory|        v20_33|         array|
|v20_34_address0              |  out|   13|   ap_memory|        v20_34|         array|
|v20_34_ce0                   |  out|    1|   ap_memory|        v20_34|         array|
|v20_34_q0                    |   in|   32|   ap_memory|        v20_34|         array|
|v20_35_address0              |  out|   13|   ap_memory|        v20_35|         array|
|v20_35_ce0                   |  out|    1|   ap_memory|        v20_35|         array|
|v20_35_q0                    |   in|   32|   ap_memory|        v20_35|         array|
|v20_36_address0              |  out|   13|   ap_memory|        v20_36|         array|
|v20_36_ce0                   |  out|    1|   ap_memory|        v20_36|         array|
|v20_36_q0                    |   in|   32|   ap_memory|        v20_36|         array|
|v20_37_address0              |  out|   13|   ap_memory|        v20_37|         array|
|v20_37_ce0                   |  out|    1|   ap_memory|        v20_37|         array|
|v20_37_q0                    |   in|   32|   ap_memory|        v20_37|         array|
|v20_38_address0              |  out|   13|   ap_memory|        v20_38|         array|
|v20_38_ce0                   |  out|    1|   ap_memory|        v20_38|         array|
|v20_38_q0                    |   in|   32|   ap_memory|        v20_38|         array|
|v22_address0                 |  out|    9|   ap_memory|           v22|         array|
|v22_ce0                      |  out|    1|   ap_memory|           v22|         array|
|v22_q0                       |   in|   32|   ap_memory|           v22|         array|
|out_Ax_fifo1_din             |  out|   32|     ap_fifo|  out_Ax_fifo1|       pointer|
|out_Ax_fifo1_num_data_valid  |   in|   10|     ap_fifo|  out_Ax_fifo1|       pointer|
|out_Ax_fifo1_fifo_cap        |   in|   10|     ap_fifo|  out_Ax_fifo1|       pointer|
|out_Ax_fifo1_full_n          |   in|    1|     ap_fifo|  out_Ax_fifo1|       pointer|
|out_Ax_fifo1_write           |  out|    1|     ap_fifo|  out_Ax_fifo1|       pointer|
+-----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.69ns)   --->   "%v2 = alloca i64 1" [kernel.cpp:23]   --->   Operation 7 'alloca' 'v2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%v2_1 = alloca i64 1" [kernel.cpp:23]   --->   Operation 8 'alloca' 'v2_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.69ns)   --->   "%v2_2 = alloca i64 1" [kernel.cpp:23]   --->   Operation 9 'alloca' 'v2_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%v2_3 = alloca i64 1" [kernel.cpp:23]   --->   Operation 10 'alloca' 'v2_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%v2_4 = alloca i64 1" [kernel.cpp:23]   --->   Operation 11 'alloca' 'v2_4' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%v2_5 = alloca i64 1" [kernel.cpp:23]   --->   Operation 12 'alloca' 'v2_5' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%v2_6 = alloca i64 1" [kernel.cpp:23]   --->   Operation 13 'alloca' 'v2_6' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%v2_7 = alloca i64 1" [kernel.cpp:23]   --->   Operation 14 'alloca' 'v2_7' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%v2_8 = alloca i64 1" [kernel.cpp:23]   --->   Operation 15 'alloca' 'v2_8' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%v2_9 = alloca i64 1" [kernel.cpp:23]   --->   Operation 16 'alloca' 'v2_9' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%v2_10 = alloca i64 1" [kernel.cpp:23]   --->   Operation 17 'alloca' 'v2_10' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%v2_11 = alloca i64 1" [kernel.cpp:23]   --->   Operation 18 'alloca' 'v2_11' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%v2_12 = alloca i64 1" [kernel.cpp:23]   --->   Operation 19 'alloca' 'v2_12' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%v2_13 = alloca i64 1" [kernel.cpp:23]   --->   Operation 20 'alloca' 'v2_13' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%v2_14 = alloca i64 1" [kernel.cpp:23]   --->   Operation 21 'alloca' 'v2_14' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%v2_15 = alloca i64 1" [kernel.cpp:23]   --->   Operation 22 'alloca' 'v2_15' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%v2_16 = alloca i64 1" [kernel.cpp:23]   --->   Operation 23 'alloca' 'v2_16' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%v2_17 = alloca i64 1" [kernel.cpp:23]   --->   Operation 24 'alloca' 'v2_17' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%v2_18 = alloca i64 1" [kernel.cpp:23]   --->   Operation 25 'alloca' 'v2_18' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%v2_19 = alloca i64 1" [kernel.cpp:23]   --->   Operation 26 'alloca' 'v2_19' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%v2_20 = alloca i64 1" [kernel.cpp:23]   --->   Operation 27 'alloca' 'v2_20' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%v2_21 = alloca i64 1" [kernel.cpp:23]   --->   Operation 28 'alloca' 'v2_21' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%v2_22 = alloca i64 1" [kernel.cpp:23]   --->   Operation 29 'alloca' 'v2_22' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%v2_23 = alloca i64 1" [kernel.cpp:23]   --->   Operation 30 'alloca' 'v2_23' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%v2_24 = alloca i64 1" [kernel.cpp:23]   --->   Operation 31 'alloca' 'v2_24' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 32 [1/1] (0.69ns)   --->   "%v2_25 = alloca i64 1" [kernel.cpp:23]   --->   Operation 32 'alloca' 'v2_25' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%v2_26 = alloca i64 1" [kernel.cpp:23]   --->   Operation 33 'alloca' 'v2_26' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%v2_27 = alloca i64 1" [kernel.cpp:23]   --->   Operation 34 'alloca' 'v2_27' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "%v2_28 = alloca i64 1" [kernel.cpp:23]   --->   Operation 35 'alloca' 'v2_28' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.69ns)   --->   "%v2_29 = alloca i64 1" [kernel.cpp:23]   --->   Operation 36 'alloca' 'v2_29' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%v2_30 = alloca i64 1" [kernel.cpp:23]   --->   Operation 37 'alloca' 'v2_30' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%v2_31 = alloca i64 1" [kernel.cpp:23]   --->   Operation 38 'alloca' 'v2_31' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 39 [1/1] (0.69ns)   --->   "%v2_32 = alloca i64 1" [kernel.cpp:23]   --->   Operation 39 'alloca' 'v2_32' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%v2_33 = alloca i64 1" [kernel.cpp:23]   --->   Operation 40 'alloca' 'v2_33' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%v2_34 = alloca i64 1" [kernel.cpp:23]   --->   Operation 41 'alloca' 'v2_34' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%v2_35 = alloca i64 1" [kernel.cpp:23]   --->   Operation 42 'alloca' 'v2_35' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 43 [1/1] (0.69ns)   --->   "%v2_36 = alloca i64 1" [kernel.cpp:23]   --->   Operation 43 'alloca' 'v2_36' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 44 [1/1] (0.69ns)   --->   "%v2_37 = alloca i64 1" [kernel.cpp:23]   --->   Operation 44 'alloca' 'v2_37' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%v2_38 = alloca i64 1" [kernel.cpp:23]   --->   Operation 45 'alloca' 'v2_38' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_VITIS_LOOP_25_1, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_VITIS_LOOP_25_1, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_l_S_m_0_r_l_m, i32 %v22, i32 %v20_0, i32 %v20_1, i32 %v20_2, i32 %v20_3, i32 %v20_4, i32 %v20_5, i32 %v20_6, i32 %v20_7, i32 %v20_8, i32 %v20_9, i32 %v20_10, i32 %v20_11, i32 %v20_12, i32 %v20_13, i32 %v20_14, i32 %v20_15, i32 %v20_16, i32 %v20_17, i32 %v20_18, i32 %v20_19, i32 %v20_20, i32 %v20_21, i32 %v20_22, i32 %v20_23, i32 %v20_24, i32 %v20_25, i32 %v20_26, i32 %v20_27, i32 %v20_28, i32 %v20_29, i32 %v20_30, i32 %v20_31, i32 %v20_32, i32 %v20_33, i32 %v20_34, i32 %v20_35, i32 %v20_36, i32 %v20_37, i32 %v20_38, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_l_S_m_0_r_l_m, i32 %v22, i32 %v20_0, i32 %v20_1, i32 %v20_2, i32 %v20_3, i32 %v20_4, i32 %v20_5, i32 %v20_6, i32 %v20_7, i32 %v20_8, i32 %v20_9, i32 %v20_10, i32 %v20_11, i32 %v20_12, i32 %v20_13, i32 %v20_14, i32 %v20_15, i32 %v20_16, i32 %v20_17, i32 %v20_18, i32 %v20_19, i32 %v20_20, i32 %v20_21, i32 %v20_22, i32 %v20_23, i32 %v20_24, i32 %v20_25, i32 %v20_26, i32 %v20_27, i32 %v20_28, i32 %v20_29, i32 %v20_30, i32 %v20_31, i32 %v20_32, i32 %v20_33, i32 %v20_34, i32 %v20_35, i32 %v20_36, i32 %v20_37, i32 %v20_38, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_VITIS_LOOP_42_2, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38, i32 %out_Ax_fifo1"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_Ax_fifo1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v22, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_38, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_37, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_36, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_35, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_34, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_33, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_32, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_31, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_30, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_29, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_28, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_27, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_26, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_25, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_24, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_23, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_22, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_21, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_20, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_19, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_18, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_17, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_16, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v20_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stage_M_Pipeline_VITIS_LOOP_42_2, i32 %v2, i32 %v2_1, i32 %v2_2, i32 %v2_3, i32 %v2_4, i32 %v2_5, i32 %v2_6, i32 %v2_7, i32 %v2_8, i32 %v2_9, i32 %v2_10, i32 %v2_11, i32 %v2_12, i32 %v2_13, i32 %v2_14, i32 %v2_15, i32 %v2_16, i32 %v2_17, i32 %v2_18, i32 %v2_19, i32 %v2_20, i32 %v2_21, i32 %v2_22, i32 %v2_23, i32 %v2_24, i32 %v2_25, i32 %v2_26, i32 %v2_27, i32 %v2_28, i32 %v2_29, i32 %v2_30, i32 %v2_31, i32 %v2_32, i32 %v2_33, i32 %v2_34, i32 %v2_35, i32 %v2_36, i32 %v2_37, i32 %v2_38, i32 %out_Ax_fifo1"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [kernel.cpp:45]   --->   Operation 94 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v20_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_Ax_fifo1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v2                (alloca       ) [ 0011111]
v2_1              (alloca       ) [ 0011111]
v2_2              (alloca       ) [ 0011111]
v2_3              (alloca       ) [ 0011111]
v2_4              (alloca       ) [ 0011111]
v2_5              (alloca       ) [ 0011111]
v2_6              (alloca       ) [ 0011111]
v2_7              (alloca       ) [ 0011111]
v2_8              (alloca       ) [ 0011111]
v2_9              (alloca       ) [ 0011111]
v2_10             (alloca       ) [ 0011111]
v2_11             (alloca       ) [ 0011111]
v2_12             (alloca       ) [ 0011111]
v2_13             (alloca       ) [ 0011111]
v2_14             (alloca       ) [ 0011111]
v2_15             (alloca       ) [ 0011111]
v2_16             (alloca       ) [ 0011111]
v2_17             (alloca       ) [ 0011111]
v2_18             (alloca       ) [ 0011111]
v2_19             (alloca       ) [ 0011111]
v2_20             (alloca       ) [ 0011111]
v2_21             (alloca       ) [ 0011111]
v2_22             (alloca       ) [ 0011111]
v2_23             (alloca       ) [ 0011111]
v2_24             (alloca       ) [ 0011111]
v2_25             (alloca       ) [ 0011111]
v2_26             (alloca       ) [ 0011111]
v2_27             (alloca       ) [ 0011111]
v2_28             (alloca       ) [ 0011111]
v2_29             (alloca       ) [ 0011111]
v2_30             (alloca       ) [ 0011111]
v2_31             (alloca       ) [ 0011111]
v2_32             (alloca       ) [ 0011111]
v2_33             (alloca       ) [ 0011111]
v2_34             (alloca       ) [ 0011111]
v2_35             (alloca       ) [ 0011111]
v2_36             (alloca       ) [ 0011111]
v2_37             (alloca       ) [ 0011111]
v2_38             (alloca       ) [ 0011111]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
empty             (wait         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln45          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v20_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v20_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v20_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v20_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v20_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v20_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v20_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v20_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v20_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v20_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v20_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v20_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v20_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v20_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v20_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v20_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v20_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v20_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v20_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v20_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v20_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v20_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v20_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v20_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v20_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v20_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v20_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v20_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v20_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v20_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v20_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v20_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v20_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v20_33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v20_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v20_35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v20_36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v20_37">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="v20_38">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="v22">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_Ax_fifo1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Ax_fifo1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage_M_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage_M_Pipeline_l_S_m_0_r_l_m"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage_M_Pipeline_VITIS_LOOP_42_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="v2_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v2_1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v2_2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v2_3_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v2_4_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v2_5_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v2_6_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v2_7_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v2_8_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_8/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v2_9_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v2_10_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_10/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v2_11_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_11/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v2_12_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v2_13_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_13/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v2_14_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_14/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v2_15_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_15/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v2_16_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_16/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v2_17_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_17/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v2_18_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_18/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v2_19_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_19/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="v2_20_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_20/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v2_21_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_21/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v2_22_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_22/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v2_23_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_23/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v2_24_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_24/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v2_25_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_25/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="v2_26_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_26/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="v2_27_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_27/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="v2_28_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_28/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="v2_29_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_29/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="v2_30_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_30/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="v2_31_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_31/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="v2_32_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_32/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="v2_33_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_33/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="v2_34_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_34/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="v2_35_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_35/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="v2_36_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_36/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="v2_37_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_37/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="v2_38_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_38/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="0" index="3" bw="32" slack="0"/>
<pin id="265" dir="0" index="4" bw="32" slack="0"/>
<pin id="266" dir="0" index="5" bw="32" slack="0"/>
<pin id="267" dir="0" index="6" bw="32" slack="0"/>
<pin id="268" dir="0" index="7" bw="32" slack="0"/>
<pin id="269" dir="0" index="8" bw="32" slack="0"/>
<pin id="270" dir="0" index="9" bw="32" slack="0"/>
<pin id="271" dir="0" index="10" bw="32" slack="0"/>
<pin id="272" dir="0" index="11" bw="32" slack="0"/>
<pin id="273" dir="0" index="12" bw="32" slack="0"/>
<pin id="274" dir="0" index="13" bw="32" slack="0"/>
<pin id="275" dir="0" index="14" bw="32" slack="0"/>
<pin id="276" dir="0" index="15" bw="32" slack="0"/>
<pin id="277" dir="0" index="16" bw="32" slack="0"/>
<pin id="278" dir="0" index="17" bw="32" slack="0"/>
<pin id="279" dir="0" index="18" bw="32" slack="0"/>
<pin id="280" dir="0" index="19" bw="32" slack="0"/>
<pin id="281" dir="0" index="20" bw="32" slack="0"/>
<pin id="282" dir="0" index="21" bw="32" slack="0"/>
<pin id="283" dir="0" index="22" bw="32" slack="0"/>
<pin id="284" dir="0" index="23" bw="32" slack="0"/>
<pin id="285" dir="0" index="24" bw="32" slack="0"/>
<pin id="286" dir="0" index="25" bw="32" slack="0"/>
<pin id="287" dir="0" index="26" bw="32" slack="0"/>
<pin id="288" dir="0" index="27" bw="32" slack="0"/>
<pin id="289" dir="0" index="28" bw="32" slack="0"/>
<pin id="290" dir="0" index="29" bw="32" slack="0"/>
<pin id="291" dir="0" index="30" bw="32" slack="0"/>
<pin id="292" dir="0" index="31" bw="32" slack="0"/>
<pin id="293" dir="0" index="32" bw="32" slack="0"/>
<pin id="294" dir="0" index="33" bw="32" slack="0"/>
<pin id="295" dir="0" index="34" bw="32" slack="0"/>
<pin id="296" dir="0" index="35" bw="32" slack="0"/>
<pin id="297" dir="0" index="36" bw="32" slack="0"/>
<pin id="298" dir="0" index="37" bw="32" slack="0"/>
<pin id="299" dir="0" index="38" bw="32" slack="0"/>
<pin id="300" dir="0" index="39" bw="32" slack="0"/>
<pin id="301" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="0" index="3" bw="32" slack="0"/>
<pin id="347" dir="0" index="4" bw="32" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="0"/>
<pin id="349" dir="0" index="6" bw="32" slack="0"/>
<pin id="350" dir="0" index="7" bw="32" slack="0"/>
<pin id="351" dir="0" index="8" bw="32" slack="0"/>
<pin id="352" dir="0" index="9" bw="32" slack="0"/>
<pin id="353" dir="0" index="10" bw="32" slack="0"/>
<pin id="354" dir="0" index="11" bw="32" slack="0"/>
<pin id="355" dir="0" index="12" bw="32" slack="0"/>
<pin id="356" dir="0" index="13" bw="32" slack="0"/>
<pin id="357" dir="0" index="14" bw="32" slack="0"/>
<pin id="358" dir="0" index="15" bw="32" slack="0"/>
<pin id="359" dir="0" index="16" bw="32" slack="0"/>
<pin id="360" dir="0" index="17" bw="32" slack="0"/>
<pin id="361" dir="0" index="18" bw="32" slack="0"/>
<pin id="362" dir="0" index="19" bw="32" slack="0"/>
<pin id="363" dir="0" index="20" bw="32" slack="0"/>
<pin id="364" dir="0" index="21" bw="32" slack="0"/>
<pin id="365" dir="0" index="22" bw="32" slack="0"/>
<pin id="366" dir="0" index="23" bw="32" slack="0"/>
<pin id="367" dir="0" index="24" bw="32" slack="0"/>
<pin id="368" dir="0" index="25" bw="32" slack="0"/>
<pin id="369" dir="0" index="26" bw="32" slack="0"/>
<pin id="370" dir="0" index="27" bw="32" slack="0"/>
<pin id="371" dir="0" index="28" bw="32" slack="0"/>
<pin id="372" dir="0" index="29" bw="32" slack="0"/>
<pin id="373" dir="0" index="30" bw="32" slack="0"/>
<pin id="374" dir="0" index="31" bw="32" slack="0"/>
<pin id="375" dir="0" index="32" bw="32" slack="0"/>
<pin id="376" dir="0" index="33" bw="32" slack="0"/>
<pin id="377" dir="0" index="34" bw="32" slack="0"/>
<pin id="378" dir="0" index="35" bw="32" slack="0"/>
<pin id="379" dir="0" index="36" bw="32" slack="0"/>
<pin id="380" dir="0" index="37" bw="32" slack="0"/>
<pin id="381" dir="0" index="38" bw="32" slack="0"/>
<pin id="382" dir="0" index="39" bw="32" slack="0"/>
<pin id="383" dir="0" index="40" bw="32" slack="0"/>
<pin id="384" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="423" dir="1" index="80" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="40" bw="32" slack="0"/>
<pin id="507" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="82" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="82" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="82" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="82" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="82" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="82" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="82" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="82" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="82" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="302"><net_src comp="84" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="303"><net_src comp="104" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="304"><net_src comp="108" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="305"><net_src comp="112" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="306"><net_src comp="116" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="307"><net_src comp="120" pin="1"/><net_sink comp="260" pin=5"/></net>

<net id="308"><net_src comp="124" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="309"><net_src comp="128" pin="1"/><net_sink comp="260" pin=7"/></net>

<net id="310"><net_src comp="132" pin="1"/><net_sink comp="260" pin=8"/></net>

<net id="311"><net_src comp="136" pin="1"/><net_sink comp="260" pin=9"/></net>

<net id="312"><net_src comp="140" pin="1"/><net_sink comp="260" pin=10"/></net>

<net id="313"><net_src comp="144" pin="1"/><net_sink comp="260" pin=11"/></net>

<net id="314"><net_src comp="148" pin="1"/><net_sink comp="260" pin=12"/></net>

<net id="315"><net_src comp="152" pin="1"/><net_sink comp="260" pin=13"/></net>

<net id="316"><net_src comp="156" pin="1"/><net_sink comp="260" pin=14"/></net>

<net id="317"><net_src comp="160" pin="1"/><net_sink comp="260" pin=15"/></net>

<net id="318"><net_src comp="164" pin="1"/><net_sink comp="260" pin=16"/></net>

<net id="319"><net_src comp="168" pin="1"/><net_sink comp="260" pin=17"/></net>

<net id="320"><net_src comp="172" pin="1"/><net_sink comp="260" pin=18"/></net>

<net id="321"><net_src comp="176" pin="1"/><net_sink comp="260" pin=19"/></net>

<net id="322"><net_src comp="180" pin="1"/><net_sink comp="260" pin=20"/></net>

<net id="323"><net_src comp="184" pin="1"/><net_sink comp="260" pin=21"/></net>

<net id="324"><net_src comp="188" pin="1"/><net_sink comp="260" pin=22"/></net>

<net id="325"><net_src comp="192" pin="1"/><net_sink comp="260" pin=23"/></net>

<net id="326"><net_src comp="196" pin="1"/><net_sink comp="260" pin=24"/></net>

<net id="327"><net_src comp="200" pin="1"/><net_sink comp="260" pin=25"/></net>

<net id="328"><net_src comp="204" pin="1"/><net_sink comp="260" pin=26"/></net>

<net id="329"><net_src comp="208" pin="1"/><net_sink comp="260" pin=27"/></net>

<net id="330"><net_src comp="212" pin="1"/><net_sink comp="260" pin=28"/></net>

<net id="331"><net_src comp="216" pin="1"/><net_sink comp="260" pin=29"/></net>

<net id="332"><net_src comp="220" pin="1"/><net_sink comp="260" pin=30"/></net>

<net id="333"><net_src comp="224" pin="1"/><net_sink comp="260" pin=31"/></net>

<net id="334"><net_src comp="228" pin="1"/><net_sink comp="260" pin=32"/></net>

<net id="335"><net_src comp="232" pin="1"/><net_sink comp="260" pin=33"/></net>

<net id="336"><net_src comp="236" pin="1"/><net_sink comp="260" pin=34"/></net>

<net id="337"><net_src comp="240" pin="1"/><net_sink comp="260" pin=35"/></net>

<net id="338"><net_src comp="244" pin="1"/><net_sink comp="260" pin=36"/></net>

<net id="339"><net_src comp="248" pin="1"/><net_sink comp="260" pin=37"/></net>

<net id="340"><net_src comp="252" pin="1"/><net_sink comp="260" pin=38"/></net>

<net id="341"><net_src comp="256" pin="1"/><net_sink comp="260" pin=39"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="426"><net_src comp="0" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="427"><net_src comp="2" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="428"><net_src comp="4" pin="0"/><net_sink comp="342" pin=4"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="342" pin=5"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="342" pin=6"/></net>

<net id="431"><net_src comp="10" pin="0"/><net_sink comp="342" pin=7"/></net>

<net id="432"><net_src comp="12" pin="0"/><net_sink comp="342" pin=8"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="342" pin=9"/></net>

<net id="434"><net_src comp="16" pin="0"/><net_sink comp="342" pin=10"/></net>

<net id="435"><net_src comp="18" pin="0"/><net_sink comp="342" pin=11"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="342" pin=12"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="342" pin=13"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="342" pin=14"/></net>

<net id="439"><net_src comp="26" pin="0"/><net_sink comp="342" pin=15"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="342" pin=16"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="342" pin=17"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="342" pin=18"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="342" pin=19"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="342" pin=20"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="342" pin=21"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="342" pin=22"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="342" pin=23"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="342" pin=24"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="342" pin=25"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="342" pin=26"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="342" pin=27"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="342" pin=28"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="342" pin=29"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="342" pin=30"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="342" pin=31"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="342" pin=32"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="342" pin=33"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="342" pin=34"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="342" pin=35"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="342" pin=36"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="342" pin=37"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="342" pin=38"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="342" pin=39"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="342" pin=40"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="465" pin=40"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v20_0 | {}
	Port: v20_1 | {}
	Port: v20_2 | {}
	Port: v20_3 | {}
	Port: v20_4 | {}
	Port: v20_5 | {}
	Port: v20_6 | {}
	Port: v20_7 | {}
	Port: v20_8 | {}
	Port: v20_9 | {}
	Port: v20_10 | {}
	Port: v20_11 | {}
	Port: v20_12 | {}
	Port: v20_13 | {}
	Port: v20_14 | {}
	Port: v20_15 | {}
	Port: v20_16 | {}
	Port: v20_17 | {}
	Port: v20_18 | {}
	Port: v20_19 | {}
	Port: v20_20 | {}
	Port: v20_21 | {}
	Port: v20_22 | {}
	Port: v20_23 | {}
	Port: v20_24 | {}
	Port: v20_25 | {}
	Port: v20_26 | {}
	Port: v20_27 | {}
	Port: v20_28 | {}
	Port: v20_29 | {}
	Port: v20_30 | {}
	Port: v20_31 | {}
	Port: v20_32 | {}
	Port: v20_33 | {}
	Port: v20_34 | {}
	Port: v20_35 | {}
	Port: v20_36 | {}
	Port: v20_37 | {}
	Port: v20_38 | {}
	Port: v22 | {}
	Port: out_Ax_fifo1 | {5 6 }
 - Input state : 
	Port: stage_M : v20_0 | {3 4 }
	Port: stage_M : v20_1 | {3 4 }
	Port: stage_M : v20_2 | {3 4 }
	Port: stage_M : v20_3 | {3 4 }
	Port: stage_M : v20_4 | {3 4 }
	Port: stage_M : v20_5 | {3 4 }
	Port: stage_M : v20_6 | {3 4 }
	Port: stage_M : v20_7 | {3 4 }
	Port: stage_M : v20_8 | {3 4 }
	Port: stage_M : v20_9 | {3 4 }
	Port: stage_M : v20_10 | {3 4 }
	Port: stage_M : v20_11 | {3 4 }
	Port: stage_M : v20_12 | {3 4 }
	Port: stage_M : v20_13 | {3 4 }
	Port: stage_M : v20_14 | {3 4 }
	Port: stage_M : v20_15 | {3 4 }
	Port: stage_M : v20_16 | {3 4 }
	Port: stage_M : v20_17 | {3 4 }
	Port: stage_M : v20_18 | {3 4 }
	Port: stage_M : v20_19 | {3 4 }
	Port: stage_M : v20_20 | {3 4 }
	Port: stage_M : v20_21 | {3 4 }
	Port: stage_M : v20_22 | {3 4 }
	Port: stage_M : v20_23 | {3 4 }
	Port: stage_M : v20_24 | {3 4 }
	Port: stage_M : v20_25 | {3 4 }
	Port: stage_M : v20_26 | {3 4 }
	Port: stage_M : v20_27 | {3 4 }
	Port: stage_M : v20_28 | {3 4 }
	Port: stage_M : v20_29 | {3 4 }
	Port: stage_M : v20_30 | {3 4 }
	Port: stage_M : v20_31 | {3 4 }
	Port: stage_M : v20_32 | {3 4 }
	Port: stage_M : v20_33 | {3 4 }
	Port: stage_M : v20_34 | {3 4 }
	Port: stage_M : v20_35 | {3 4 }
	Port: stage_M : v20_36 | {3 4 }
	Port: stage_M : v20_37 | {3 4 }
	Port: stage_M : v20_38 | {3 4 }
	Port: stage_M : v22 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          | grp_stage_M_Pipeline_VITIS_LOOP_25_1_fu_260 |    0    |    0    |    47   |    89   |
|   call   |  grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342  |   119   |  76.626 |  27021  |  18723  |
|          | grp_stage_M_Pipeline_VITIS_LOOP_42_2_fu_465 |    0    |  15.093 |   236   |   613   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   119   |  91.719 |  27304  |  19425  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|  v2 |    0   |   32   |   33   |    0   |
| v2_1|    0   |   32   |   33   |    0   |
|v2_10|    0   |   32   |   33   |    0   |
|v2_11|    0   |   32   |   33   |    0   |
|v2_12|    0   |   32   |   33   |    0   |
|v2_13|    0   |   32   |   33   |    0   |
|v2_14|    0   |   32   |   33   |    0   |
|v2_15|    0   |   32   |   33   |    0   |
|v2_16|    0   |   32   |   33   |    0   |
|v2_17|    0   |   32   |   33   |    0   |
|v2_18|    0   |   32   |   33   |    0   |
|v2_19|    0   |   32   |   33   |    0   |
| v2_2|    0   |   32   |   33   |    0   |
|v2_20|    0   |   32   |   33   |    0   |
|v2_21|    0   |   32   |   33   |    0   |
|v2_22|    0   |   32   |   33   |    0   |
|v2_23|    0   |   32   |   33   |    0   |
|v2_24|    0   |   32   |   33   |    0   |
|v2_25|    0   |   32   |   33   |    0   |
|v2_26|    0   |   32   |   33   |    0   |
|v2_27|    0   |   32   |   33   |    0   |
|v2_28|    0   |   32   |   33   |    0   |
|v2_29|    0   |   32   |   33   |    0   |
| v2_3|    0   |   32   |   33   |    0   |
|v2_30|    0   |   32   |   33   |    0   |
|v2_31|    0   |   32   |   33   |    0   |
|v2_32|    0   |   32   |   33   |    0   |
|v2_33|    0   |   32   |   33   |    0   |
|v2_34|    0   |   32   |   33   |    0   |
|v2_35|    0   |   32   |   33   |    0   |
|v2_36|    0   |   32   |   33   |    0   |
|v2_37|    0   |   32   |   33   |    0   |
|v2_38|    0   |   32   |   33   |    0   |
| v2_4|    0   |   32   |   33   |    0   |
| v2_5|    0   |   32   |   33   |    0   |
| v2_6|    0   |   32   |   33   |    0   |
| v2_7|    0   |   32   |   33   |    0   |
| v2_8|    0   |   32   |   33   |    0   |
| v2_9|    0   |   32   |   33   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |  1248  |  1287  |    0   |
+-----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   119  |   91   |  27304 |  19425 |    -   |
|   Memory  |    0   |    -   |    -   |  1248  |  1287  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   119  |   91   |  28552 |  20712 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
