static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 ) ;\r\n}\r\nSTATIC void\r\nF_3 (\r\nstruct V_1 * V_5 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nswitch ( V_9 -> V_11 . V_12 ) {\r\ncase V_13 :\r\nif ( ( V_5 -> V_14 & V_15 ) &&\r\nV_9 -> V_11 . V_16 > 0 &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\n* V_7 += F_4 ( V_9 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nif ( ( V_5 -> V_14 & V_20 ) &&\r\nV_9 -> V_17 . V_21 > 0 ) {\r\n* V_7 += V_9 -> V_17 . V_21 ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nif ( ( V_5 -> V_14 & V_23 ) &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\n* V_7 += F_5 ( V_9 -> V_17 . V_18 , 4 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\ncase V_25 :\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_6 (\r\nstruct V_1 * V_5 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nswitch ( V_9 -> V_11 . V_26 ) {\r\ncase V_13 :\r\nif ( ( V_5 -> V_14 & V_27 ) &&\r\nV_9 -> V_11 . V_28 > 0 &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\n* V_7 += F_7 ( V_9 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nif ( ( V_5 -> V_14 & V_30 ) &&\r\nV_9 -> V_29 -> V_21 > 0 ) {\r\n* V_7 += V_9 -> V_29 -> V_21 ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nif ( ( V_5 -> V_14 & V_31 ) &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\n* V_7 += F_5 ( V_9 -> V_29 -> V_18 , 4 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_8 (\r\nstruct V_2 * V_3 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\n* V_6 += 2 ;\r\n* V_7 += sizeof( struct V_32 ) +\r\nF_9 ( V_9 -> V_11 . V_33 ) ;\r\nF_3 ( V_5 , V_6 , V_7 ) ;\r\nif ( F_10 ( V_9 ) )\r\nF_6 ( V_5 , V_6 , V_7 ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_8 * V_9 )\r\n{\r\nif ( ! F_12 ( & V_9 -> V_34 -> V_35 ) ) {\r\nASSERT ( V_9 -> V_11 . V_36 <= V_37 ) ;\r\nV_9 -> V_11 . V_38 = V_9 -> V_11 . V_36 ;\r\n} else {\r\nV_9 -> V_11 . V_33 = 2 ;\r\nV_9 -> V_11 . V_38 = 0 ;\r\nmemset ( & ( V_9 -> V_11 . V_39 [ 0 ] ) , 0 , sizeof( V_9 -> V_11 . V_39 ) ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_13 (\r\nstruct V_1 * V_5 ,\r\nstruct V_32 * V_40 ,\r\nstruct V_41 * V_42 ,\r\nstruct V_43 * * V_44 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nT_1 V_45 ;\r\nswitch ( V_9 -> V_11 . V_12 ) {\r\ncase V_13 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_46 | V_47 ) ;\r\nif ( ( V_5 -> V_14 & V_15 ) &&\r\nV_9 -> V_11 . V_16 > 0 &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\nstruct V_48 * V_49 ;\r\nASSERT ( V_9 -> V_17 . V_50 . V_51 != NULL ) ;\r\nASSERT ( V_9 -> V_17 . V_18 / sizeof( V_52 ) > 0 ) ;\r\nV_49 = F_14 ( V_42 , V_44 , V_53 ) ;\r\nV_45 = F_15 ( V_9 , V_49 , V_54 ) ;\r\nF_16 ( V_42 , * V_44 , V_45 ) ;\r\nASSERT ( V_45 <= V_9 -> V_17 . V_18 ) ;\r\nV_40 -> V_55 = V_45 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_15 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_15 |\r\nV_46 | V_47 ) ;\r\nif ( ( V_5 -> V_14 & V_20 ) &&\r\nV_9 -> V_17 . V_21 > 0 ) {\r\nASSERT ( V_9 -> V_17 . V_57 != NULL ) ;\r\nF_17 ( V_42 , V_44 , V_58 ,\r\nV_9 -> V_17 . V_57 ,\r\nV_9 -> V_17 . V_21 ) ;\r\nV_40 -> V_55 = V_9 -> V_17 . V_21 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nASSERT ( ! ( V_5 -> V_14 &\r\nV_20 ) ) ;\r\nV_5 -> V_14 &= ~ V_20 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nV_5 -> V_14 &=\r\n~ ( V_15 | V_20 |\r\nV_46 | V_47 ) ;\r\nif ( ( V_5 -> V_14 & V_23 ) &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\nV_45 = F_5 ( V_9 -> V_17 . V_18 , 4 ) ;\r\nASSERT ( V_9 -> V_17 . V_59 == 0 ||\r\nV_9 -> V_17 . V_59 == V_45 ) ;\r\nASSERT ( V_9 -> V_17 . V_50 . V_60 != NULL ) ;\r\nASSERT ( V_9 -> V_11 . V_61 > 0 ) ;\r\nF_17 ( V_42 , V_44 , V_62 ,\r\nV_9 -> V_17 . V_50 . V_60 , V_45 ) ;\r\nV_40 -> V_55 = ( unsigned ) V_45 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_23 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_15 | V_47 ) ;\r\nif ( V_5 -> V_14 & V_46 )\r\nV_40 -> V_63 . V_64 = V_9 -> V_17 . V_65 . V_66 ;\r\nbreak;\r\ncase V_25 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_15 | V_46 ) ;\r\nif ( V_5 -> V_14 & V_47 )\r\nV_40 -> V_63 . V_67 = V_9 -> V_17 . V_65 . V_68 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_18 (\r\nstruct V_1 * V_5 ,\r\nstruct V_32 * V_40 ,\r\nstruct V_41 * V_42 ,\r\nstruct V_43 * * V_44 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nT_1 V_45 ;\r\nswitch ( V_9 -> V_11 . V_26 ) {\r\ncase V_13 :\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_30 ) ;\r\nif ( ( V_5 -> V_14 & V_27 ) &&\r\nV_9 -> V_11 . V_28 > 0 &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\nstruct V_48 * V_49 ;\r\nASSERT ( V_9 -> V_29 -> V_18 / sizeof( V_52 ) ==\r\nV_9 -> V_11 . V_28 ) ;\r\nASSERT ( V_9 -> V_29 -> V_50 . V_51 != NULL ) ;\r\nV_49 = F_14 ( V_42 , V_44 , V_69 ) ;\r\nV_45 = F_15 ( V_9 , V_49 , V_70 ) ;\r\nF_16 ( V_42 , * V_44 , V_45 ) ;\r\nV_40 -> V_71 = V_45 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_27 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_27 ) ;\r\nif ( ( V_5 -> V_14 & V_30 ) &&\r\nV_9 -> V_29 -> V_21 > 0 ) {\r\nASSERT ( V_9 -> V_29 -> V_57 != NULL ) ;\r\nF_17 ( V_42 , V_44 , V_72 ,\r\nV_9 -> V_29 -> V_57 ,\r\nV_9 -> V_29 -> V_21 ) ;\r\nV_40 -> V_71 = V_9 -> V_29 -> V_21 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_30 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nV_5 -> V_14 &=\r\n~ ( V_27 | V_30 ) ;\r\nif ( ( V_5 -> V_14 & V_31 ) &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\nV_45 = F_5 ( V_9 -> V_29 -> V_18 , 4 ) ;\r\nASSERT ( V_9 -> V_29 -> V_59 == 0 ||\r\nV_9 -> V_29 -> V_59 == V_45 ) ;\r\nASSERT ( V_9 -> V_29 -> V_50 . V_60 != NULL ) ;\r\nF_17 ( V_42 , V_44 , V_73 ,\r\nV_9 -> V_29 -> V_50 . V_60 ,\r\nV_45 ) ;\r\nV_40 -> V_71 = ( unsigned ) V_45 ;\r\nV_40 -> V_56 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_31 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_19 (\r\nstruct V_2 * V_3 ,\r\nstruct V_41 * V_42 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nstruct V_32 * V_40 ;\r\nstruct V_43 * V_44 = NULL ;\r\nV_40 = F_14 ( V_42 , & V_44 , V_74 ) ;\r\nV_40 -> V_75 = V_76 ;\r\nV_40 -> V_77 = V_9 -> V_78 ;\r\nV_40 -> V_79 = V_9 -> V_80 . V_81 ;\r\nV_40 -> V_82 = V_9 -> V_80 . V_83 ;\r\nV_40 -> V_84 = V_9 -> V_80 . V_85 ;\r\nV_40 -> V_86 = V_87 ;\r\nV_40 -> V_56 = 2 ;\r\nF_16 ( V_42 , V_44 , sizeof( struct V_32 ) ) ;\r\nif ( V_9 -> V_11 . V_33 == 1 )\r\nF_11 ( V_9 ) ;\r\nF_17 ( V_42 , & V_44 , V_88 ,\r\n& V_9 -> V_11 ,\r\nF_9 ( V_9 -> V_11 . V_33 ) ) ;\r\nF_13 ( V_5 , V_40 , V_42 , & V_44 ) ;\r\nif ( F_10 ( V_9 ) ) {\r\nF_18 ( V_5 , V_40 , V_42 , & V_44 ) ;\r\n} else {\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_30 | V_27 ) ;\r\n}\r\nV_40 -> V_86 |= ( V_5 -> V_14 & ~ V_89 ) ;\r\n}\r\nSTATIC void\r\nF_20 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_8 * V_9 = F_1 ( V_3 ) -> V_10 ;\r\nASSERT ( F_21 ( V_9 , V_90 ) ) ;\r\nF_22 ( V_9 , V_91 ) ;\r\nF_23 ( & V_9 -> V_92 ) ;\r\n}\r\nSTATIC void\r\nF_24 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\nstruct V_8 * V_9 = F_1 ( V_3 ) -> V_10 ;\r\nF_25 ( V_9 , V_91 ) ;\r\nASSERT ( F_26 ( & V_9 -> V_92 ) > 0 ) ;\r\nif ( F_27 ( & V_9 -> V_92 ) )\r\nF_28 ( & V_9 -> V_93 , V_94 ) ;\r\n}\r\nSTATIC T_2\r\nF_29 (\r\nstruct V_2 * V_3 ,\r\nstruct V_95 * V_96 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nstruct V_97 * V_98 = NULL ;\r\nT_2 V_99 = V_100 ;\r\nint error ;\r\nif ( F_30 ( V_9 ) > 0 )\r\nreturn V_101 ;\r\nif ( ! F_31 ( V_9 , V_102 ) )\r\nreturn V_103 ;\r\nif ( F_30 ( V_9 ) > 0 ) {\r\nV_99 = V_101 ;\r\ngoto V_104;\r\n}\r\nif ( V_9 -> V_93 & V_105 ) {\r\nV_99 = V_101 ;\r\ngoto V_104;\r\n}\r\nif ( ! F_32 ( V_9 ) ) {\r\nV_99 = V_106 ;\r\ngoto V_104;\r\n}\r\nASSERT ( V_5 -> V_14 != 0 || F_33 ( V_9 -> V_34 ) ) ;\r\nASSERT ( V_5 -> V_107 == 0 || F_33 ( V_9 -> V_34 ) ) ;\r\nF_34 ( & V_3 -> V_108 -> V_109 ) ;\r\nerror = F_35 ( V_9 , & V_98 ) ;\r\nif ( ! error ) {\r\nif ( ! F_36 ( V_98 , V_96 ) )\r\nV_99 = V_106 ;\r\nF_37 ( V_98 ) ;\r\n}\r\nF_38 ( & V_3 -> V_108 -> V_109 ) ;\r\nV_104:\r\nF_39 ( V_9 , V_102 ) ;\r\nreturn V_99 ;\r\n}\r\nSTATIC void\r\nF_40 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nunsigned short V_110 ;\r\nASSERT ( V_9 -> V_111 != NULL ) ;\r\nASSERT ( F_21 ( V_9 , V_90 ) ) ;\r\nV_110 = V_5 -> V_112 ;\r\nV_5 -> V_112 = 0 ;\r\nif ( V_110 )\r\nF_39 ( V_9 , V_110 ) ;\r\n}\r\nSTATIC T_3\r\nF_41 (\r\nstruct V_2 * V_3 ,\r\nT_3 V_113 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nif ( F_42 ( V_9 , V_105 ) ) {\r\nF_24 ( V_3 , 0 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_113 ;\r\n}\r\nSTATIC void\r\nF_43 (\r\nstruct V_2 * V_3 ,\r\nT_3 V_113 )\r\n{\r\nF_1 ( V_3 ) -> V_114 = V_113 ;\r\n}\r\nvoid\r\nF_44 (\r\nstruct V_8 * V_9 ,\r\nstruct V_115 * V_116 )\r\n{\r\nstruct V_1 * V_5 ;\r\nASSERT ( V_9 -> V_111 == NULL ) ;\r\nV_5 = V_9 -> V_111 = F_45 ( V_117 , V_118 ) ;\r\nV_5 -> V_10 = V_9 ;\r\nF_46 ( V_116 , & V_5 -> V_4 , V_76 ,\r\n& V_119 ) ;\r\n}\r\nvoid\r\nF_47 (\r\nT_4 * V_9 )\r\n{\r\nF_48 ( V_117 , V_9 -> V_111 ) ;\r\n}\r\nvoid\r\nF_49 (\r\nstruct V_97 * V_98 ,\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 ;\r\nstruct V_2 * V_120 ;\r\nstruct V_2 * V_121 ;\r\nstruct V_2 * V_122 ;\r\nstruct V_123 * V_124 = V_3 -> V_108 ;\r\nint V_125 = 0 ;\r\nV_120 = V_98 -> V_126 ;\r\nV_122 = NULL ;\r\nwhile ( V_120 != NULL ) {\r\nif ( V_3 -> V_127 != F_49 ) {\r\nV_122 = V_120 ;\r\nV_120 = V_120 -> V_128 ;\r\ncontinue;\r\n}\r\nV_121 = V_120 -> V_128 ;\r\nif ( ! V_122 ) {\r\nV_98 -> V_126 = V_121 ;\r\n} else {\r\nV_122 -> V_128 = V_121 ;\r\n}\r\nV_120 -> V_128 = V_3 -> V_128 ;\r\nV_3 -> V_128 = V_120 ;\r\nV_5 = F_1 ( V_120 ) ;\r\nif ( V_5 -> V_107 && V_120 -> V_129 == V_5 -> V_130 )\r\nV_125 ++ ;\r\nV_120 = V_121 ;\r\n}\r\nV_5 = F_1 ( V_3 ) ;\r\nif ( V_5 -> V_107 && V_3 -> V_129 == V_5 -> V_130 )\r\nV_125 ++ ;\r\nif ( V_125 ) {\r\nstruct V_2 * V_131 [ V_125 ] ;\r\nint V_132 = 0 ;\r\nF_38 ( & V_124 -> V_109 ) ;\r\nfor ( V_120 = V_3 ; V_120 ; V_120 = V_120 -> V_128 ) {\r\nV_5 = F_1 ( V_120 ) ;\r\nif ( V_5 -> V_107 &&\r\nV_120 -> V_129 == V_5 -> V_130 ) {\r\nV_131 [ V_132 ++ ] = V_120 ;\r\n}\r\nASSERT ( V_132 <= V_125 ) ;\r\n}\r\nF_50 ( V_124 , V_131 , V_132 ,\r\nV_133 ) ;\r\n}\r\nfor ( V_120 = V_3 ; V_120 ; V_120 = V_121 ) {\r\nV_121 = V_120 -> V_128 ;\r\nV_120 -> V_128 = NULL ;\r\nV_5 = F_1 ( V_120 ) ;\r\nV_5 -> V_107 = 0 ;\r\nV_5 -> V_134 = 0 ;\r\nF_51 ( V_5 -> V_10 ) ;\r\n}\r\n}\r\nvoid\r\nF_52 (\r\nT_4 * V_9 ,\r\nbool V_135 )\r\n{\r\nT_5 * V_5 = V_9 -> V_111 ;\r\nif ( V_5 ) {\r\nstruct V_123 * V_124 = V_5 -> V_4 . V_108 ;\r\nif ( V_5 -> V_4 . V_136 & V_137 ) {\r\nF_38 ( & V_124 -> V_109 ) ;\r\nif ( V_5 -> V_4 . V_136 & V_137 ) {\r\nF_53 ( V_124 , & V_5 -> V_4 ,\r\nV_135 ?\r\nV_138 :\r\nV_133 ) ;\r\n} else\r\nF_34 ( & V_124 -> V_109 ) ;\r\n}\r\nV_5 -> V_107 = 0 ;\r\nV_5 -> V_134 = 0 ;\r\nV_5 -> V_14 = 0 ;\r\n}\r\nF_51 ( V_9 ) ;\r\n}\r\nvoid\r\nF_54 (\r\nstruct V_97 * V_98 ,\r\nstruct V_2 * V_3 )\r\n{\r\nF_52 ( F_1 ( V_3 ) -> V_10 , true ) ;\r\n}\r\nint\r\nF_55 (\r\nT_6 * V_139 ,\r\nT_7 * V_140 )\r\n{\r\nif ( V_139 -> V_141 == sizeof( V_142 ) ) {\r\nV_142 * V_143 = V_139 -> V_144 ;\r\nV_140 -> V_75 = V_143 -> V_75 ;\r\nV_140 -> V_56 = V_143 -> V_56 ;\r\nV_140 -> V_86 = V_143 -> V_86 ;\r\nV_140 -> V_71 = V_143 -> V_71 ;\r\nV_140 -> V_55 = V_143 -> V_55 ;\r\nV_140 -> V_77 = V_143 -> V_77 ;\r\nmemcpy ( V_140 -> V_63 . V_67 . V_145 ,\r\nV_143 -> V_63 . V_67 . V_145 ,\r\nsizeof( V_146 ) ) ;\r\nV_140 -> V_79 = V_143 -> V_79 ;\r\nV_140 -> V_82 = V_143 -> V_82 ;\r\nV_140 -> V_84 = V_143 -> V_84 ;\r\nreturn 0 ;\r\n} else if ( V_139 -> V_141 == sizeof( V_147 ) ) {\r\nV_147 * V_148 = V_139 -> V_144 ;\r\nV_140 -> V_75 = V_148 -> V_75 ;\r\nV_140 -> V_56 = V_148 -> V_56 ;\r\nV_140 -> V_86 = V_148 -> V_86 ;\r\nV_140 -> V_71 = V_148 -> V_71 ;\r\nV_140 -> V_55 = V_148 -> V_55 ;\r\nV_140 -> V_77 = V_148 -> V_77 ;\r\nmemcpy ( V_140 -> V_63 . V_67 . V_145 ,\r\nV_148 -> V_63 . V_67 . V_145 ,\r\nsizeof( V_146 ) ) ;\r\nV_140 -> V_79 = V_148 -> V_79 ;\r\nV_140 -> V_82 = V_148 -> V_82 ;\r\nV_140 -> V_84 = V_148 -> V_84 ;\r\nreturn 0 ;\r\n}\r\nreturn V_149 ;\r\n}
