<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element cic_ii_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSXFC6D6F31C8ES" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="8_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="av_st_in" internal="cic_ii_0.av_st_in" type="conduit" dir="end">
  <port name="in_error" internal="in_error" />
  <port name="in_valid" internal="in_valid" />
  <port name="in_ready" internal="in_ready" />
  <port name="in_data" internal="in_data" />
 </interface>
 <interface
   name="av_st_out"
   internal="cic_ii_0.av_st_out"
   type="conduit"
   dir="end">
  <port name="out_data" internal="out_data" />
  <port name="out_error" internal="out_error" />
  <port name="out_valid" internal="out_valid" />
  <port name="out_ready" internal="out_ready" />
 </interface>
 <interface name="clock" internal="cic_ii_0.clock" type="clock" dir="end">
  <port name="clk" internal="clk" />
 </interface>
 <interface name="rate" internal="cic_ii_0.rate" type="conduit" dir="end">
  <port name="rate" internal="rate" />
 </interface>
 <interface name="reset" internal="cic_ii_0.reset" type="reset" dir="end">
  <port name="reset_n" internal="reset_n" />
 </interface>
 <module
   name="cic_ii_0"
   kind="altera_cic_ii"
   version="14.1"
   enabled="1"
   autoexport="1">
  <parameter name="CH_PER_INT" value="1" />
  <parameter name="CLK_EN_PORT" value="false" />
  <parameter name="D_DELAY" value="1" />
  <parameter name="FILTER_TYPE" value="decimator" />
  <parameter name="INTERFACES" value="1" />
  <parameter name="IN_WIDTH" value="18" />
  <parameter name="RCF_FIX" value="8" />
  <parameter name="RCF_LB" value="2" />
  <parameter name="RCF_UB" value="128" />
  <parameter name="REQ_DIF_MEM" value="logic_element" />
  <parameter name="REQ_INT_MEM" value="logic_element" />
  <parameter name="REQ_OUT_WIDTH" value="8" />
  <parameter name="REQ_PIPELINE" value="0" />
  <parameter name="ROUND_TYPE" value="NONE" />
  <parameter name="STAGES" value="1" />
  <parameter name="VRC_EN" value="1" />
  <parameter name="design_env" value="NATIVE" />
  <parameter name="selected_device_family" value="Cyclone V" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
