(footprint "E2-5" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>ELECTROLYTIC CAPACITOR</b><p>\ngrid 2.032 mm, diameter 5 mm")
  (fp_text reference "REF**" (at 2.54 -1.016) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp ef480362-9f70-40c5-a073-6dfa7526652e)
  )
  (fp_text value ">VALUE" (at 2.54 2.159) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 5515d59c-6c23-4b0a-819b-e1674e31f444)
  )
  (fp_line (start -1.3 -1.6) (end -0.1 -1.6) (layer "F.SilkS") (width 0.175) (tstamp 954e8b19-0d69-4d81-956e-f659a9f3ba45))
  (fp_line (start -0.7 -1) (end -0.7 -2.2) (layer "F.SilkS") (width 0.175) (tstamp f76216fd-e549-4f27-9657-0ccf046f8f84))
  (fp_circle (center 0 0) (end 2.54 0) (layer "F.SilkS") (width 0.1524) (fill none) (tstamp 8aad5062-639f-4adc-b265-66b431b91715))
  (pad "+" thru_hole circle (at -1.016 0) (size 1.27 1.27) (drill 0.8128) (layers *.Cu *.Mask)
    (solder_mask_margin 0.0508) (tstamp 5a38d296-7863-4171-91e7-707b06f10341))
  (pad "-" thru_hole roundrect (at 1.016 0) (size 1.27 1.27) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp e444b421-c1bc-40e4-a6ba-a3db8432f510))
)
