#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Dec 16 05:21:31 2017
# Process ID: 8547
# Current directory: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1
# Command line: vivado -log MIPS_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl
# Log file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.vds
# Journal file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8563 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.832 ; gain = 75.984 ; free physical = 8344 ; free virtual = 28012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:50]
INFO: [Synth 8-3491] module 'PC' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:39' bound to instance 'PC_0' of component 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:387]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:49]
INFO: [Synth 8-3491] module 'IF_to_ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:38' bound to instance 'IF_to_ID_0' of component 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:393]
INFO: [Synth 8-638] synthesizing module 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:48]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'IF_to_ID' (2#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:48]
INFO: [Synth 8-3491] module 'ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:44' bound to instance 'ID_0' of component 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:400]
INFO: [Synth 8-638] synthesizing module 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:78]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-614] signal 'reg_rd_addr_1_o' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-614] signal 'reg_rd_addr_2_o' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:186]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element operand_1_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element operand_2_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element reg_1_load_relate_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element reg_2_load_relate_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element last_inst_is_load_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element next_pc_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element pause_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element next_inst_in_delayslot_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'ID' (3#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:78]
INFO: [Synth 8-3491] module 'ID_to_EX' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:38' bound to instance 'ID_to_EX_0' of component 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:419]
INFO: [Synth 8-638] synthesizing module 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:64]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ID_to_EX' (4#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:64]
INFO: [Synth 8-3491] module 'EX' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:44' bound to instance 'EX_0' of component 'EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:435]
INFO: [Synth 8-638] synthesizing module 'EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:80]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:214]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:216]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:331]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:332]
INFO: [Common 17-14] Message 'Synth 8-5639' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:244]
WARNING: [Synth 8-614] signal 'hi_o' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-614] signal 'lo_o' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-614] signal 'extended_offset_i' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element hi_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element lo_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element operand_1_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element operand_2_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element sum_result_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element overflow_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element compare_result_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element mul_sign_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element operand_mul_1_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element operand_mul_2_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element mult_result_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:193]
WARNING: [Synth 8-6014] Unused sequential element mult_accum_result_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:274]
INFO: [Synth 8-256] done synthesizing module 'EX' (5#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:80]
INFO: [Synth 8-3491] module 'EX_to_MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:38' bound to instance 'EX_to_MEM_0' of component 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:453]
INFO: [Synth 8-638] synthesizing module 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:68]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'EX_to_MEM' (6#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:68]
INFO: [Synth 8-3491] module 'MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:39' bound to instance 'MEM_0' of component 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:468]
INFO: [Synth 8-638] synthesizing module 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:107]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:127]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:183]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:201]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:220]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:260]
INFO: [Synth 8-226] default block is never used [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'MEM' (7#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:65]
INFO: [Synth 8-3491] module 'MEM_to_WB' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:38' bound to instance 'MEM_to_WB_0' of component 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:481]
INFO: [Synth 8-638] synthesizing module 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:56]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MEM_to_WB' (8#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:56]
INFO: [Synth 8-3491] module 'REGISTERS' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:42' bound to instance 'REGISTERS_0' of component 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:490]
INFO: [Synth 8-638] synthesizing module 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:98]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'REGISTERS' (9#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
INFO: [Synth 8-3491] module 'HI_LO' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:39' bound to instance 'HI_LO_0' of component 'HI_LO' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:498]
INFO: [Synth 8-638] synthesizing module 'HI_LO' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'HI_LO' (10#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:49]
INFO: [Synth 8-3491] module 'PAUSE_CTRL' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:38' bound to instance 'PAUSE_CTRL_0' of component 'PAUSE_CTRL' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:504]
INFO: [Synth 8-638] synthesizing module 'PAUSE_CTRL' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'PAUSE_CTRL' (11#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (12#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:50]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design EX has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design ID has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.332 ; gain = 124.484 ; free physical = 8337 ; free virtual = 28007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.332 ; gain = 124.484 ; free physical = 8341 ; free virtual = 28010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.336 ; gain = 132.488 ; free physical = 8341 ; free virtual = 28010
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "funct_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_rd_en_1_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_rd_en_2_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_wt_en_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "funct_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_rd_en_1_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_rd_en_2_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_wt_en_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "link_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extended_imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:275]
INFO: [Synth 8-5546] ROM "is_load_store_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hilo_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_wt_data_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:260]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:193]
INFO: [Synth 8-5546] ROM "ram_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ram_is_read_o" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'extended_imm_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'pause_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:197]
WARNING: [Synth 8-327] inferring latch for variable 'branch_target_addr_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:244]
WARNING: [Synth 8-327] inferring latch for variable 'link_addr_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:247]
WARNING: [Synth 8-327] inferring latch for variable 'branch_addr_offset_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:266]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wt_data_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.422 ; gain = 222.574 ; free physical = 8215 ; free virtual = 27884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   8 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  39 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   9 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	  38 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IF_to_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  39 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 3     
Module ID_to_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   8 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   8 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module EX_to_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module MEM_to_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module REGISTERS 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module HI_LO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module PAUSE_CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP L0, operation Mode is: A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
WARNING: [Synth 8-6014] Unused sequential element ID_to_EX_0/next_inst_in_delayslot_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:79]
INFO: [Synth 8-5587] ROM size for "ID_0/funct_o" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design EX has unconnected port is_in_delayslot_i
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[16]' (LD) to 'ID_0/extended_imm_reg[17]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[17]' (LD) to 'ID_0/extended_imm_reg[18]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[18]' (LD) to 'ID_0/extended_imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[19]' (LD) to 'ID_0/extended_imm_reg[20]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[20]' (LD) to 'ID_0/extended_imm_reg[21]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[21]' (LD) to 'ID_0/extended_imm_reg[22]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[22]' (LD) to 'ID_0/extended_imm_reg[23]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[23]' (LD) to 'ID_0/extended_imm_reg[24]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[24]' (LD) to 'ID_0/extended_imm_reg[25]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[25]' (LD) to 'ID_0/extended_imm_reg[26]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[26]' (LD) to 'ID_0/extended_imm_reg[27]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[27]' (LD) to 'ID_0/extended_imm_reg[28]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[28]' (LD) to 'ID_0/extended_imm_reg[29]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[29]' (LD) to 'ID_0/extended_imm_reg[30]'
INFO: [Synth 8-3886] merging instance 'ID_0/extended_imm_reg[30]' (LD) to 'ID_0/extended_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[4]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[5]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[3]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_to_EX_0/funct_o_reg[5] )
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[16]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[17]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[18]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[19]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[20]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[21]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[22]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[23]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[24]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[25]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[26]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[27]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[28]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[29]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/extended_offset_o_reg[30]' (FDRE) to 'ID_to_EX_0/extended_offset_o_reg[31]'
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[31]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[30]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[29]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[28]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[27]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[26]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[25]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[24]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[23]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[22]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[21]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[20]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[19]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[18]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[17]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[16]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[14]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[13]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[12]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[11]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[10]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[9]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[8]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[7]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[6]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[2]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/branch_addr_offset_reg[0]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/is_in_delayslot_o_reg) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_to_MEM_0/funct_o_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/funct_o_reg[5]) is unused and will be removed from module MIPS_CPU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_to_MEM_0/funct_o_reg[4] )
WARNING: [Synth 8-3332] Sequential element (EX_to_MEM_0/funct_o_reg[4]) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8084 ; free virtual = 27753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|ID          | op_o               | 64x3          | LUT            | 
|ID          | reg_rd_en_1_o      | 64x1          | LUT            | 
|ID          | reg_rd_en_2_o      | 64x1          | LUT            | 
|ID          | reg_wt_en_o        | 64x1          | LUT            | 
|MIPS_CPU    | ID_0/op_o          | 64x3          | LUT            | 
|MIPS_CPU    | ID_0/reg_rd_en_1_o | 64x1          | LUT            | 
|MIPS_CPU    | ID_0/reg_rd_en_2_o | 64x1          | LUT            | 
|MIPS_CPU    | ID_0/reg_wt_en_o   | 64x1          | LUT            | 
+------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|MIPS_CPU    | REGISTERS_0/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8084 ; free virtual = 27753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ID_0/pause_reg) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |   139|
|3     |DSP48E1 |     8|
|4     |LUT1    |   229|
|5     |LUT2    |   387|
|6     |LUT3    |   212|
|7     |LUT4    |   237|
|8     |LUT5    |   462|
|9     |LUT6    |   968|
|10    |MUXF7   |    17|
|11    |RAM32M  |    12|
|12    |FDRE    |   631|
|13    |FDSE    |     1|
|14    |LD      |    17|
|15    |LDC     |    96|
|16    |IBUF    |    66|
|17    |OBUF    |   103|
+------+--------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |  3589|
|2     |  EX_0        |EX        |   341|
|3     |  EX_to_MEM_0 |EX_to_MEM |   845|
|4     |  HI_LO_0     |HI_LO     |    64|
|5     |  ID_0        |ID        |   157|
|6     |  ID_to_EX_0  |ID_to_EX  |  1288|
|7     |  IF_to_ID_0  |IF_to_ID  |   499|
|8     |  MEM_to_WB_0 |MEM_to_WB |   137|
|9     |  PC_0        |PC        |    73|
|10    |  REGISTERS_0 |REGISTERS |    12|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 363 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.664 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.672 ; gain = 383.816 ; free physical = 8079 ; free virtual = 27749
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  LD => LDCE: 17 instances
  LDC => LDCE: 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

118 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1530.676 ; gain = 435.426 ; free physical = 8069 ; free virtual = 27738
INFO: [Common 17-1381] The checkpoint '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1554.688 ; gain = 0.000 ; free physical = 8067 ; free virtual = 27738
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 05:22:18 2017...
